
gallinasIncub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077a0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08007940  08007940  00008940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b50  08007b50  0000907c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007b50  08007b50  00008b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b58  08007b58  0000907c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b58  08007b58  00008b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b5c  08007b5c  00008b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08007b60  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000907c  2**0
                  CONTENTS
 10 .bss          00000210  2000007c  2000007c  0000907c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000028c  2000028c  0000907c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000907c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e518  00000000  00000000  000090ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000285d  00000000  00000000  000175c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d90  00000000  00000000  00019e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a5f  00000000  00000000  0001abb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022320  00000000  00000000  0001b617  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016eaa  00000000  00000000  0003d937  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cebc5  00000000  00000000  000547e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001233a6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ad8  00000000  00000000  001233ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00126ec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007928 	.word	0x08007928

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08007928 	.word	0x08007928

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b090      	sub	sp, #64	@ 0x40
 8000284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000286:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8000292:	f107 031c 	add.w	r3, r7, #28
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]
 800029e:	60da      	str	r2, [r3, #12]
 80002a0:	611a      	str	r2, [r3, #16]
 80002a2:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002a4:	1d3b      	adds	r3, r7, #4
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	605a      	str	r2, [r3, #4]
 80002ac:	609a      	str	r2, [r3, #8]
 80002ae:	60da      	str	r2, [r3, #12]
 80002b0:	611a      	str	r2, [r3, #16]
 80002b2:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002b4:	4b3a      	ldr	r3, [pc, #232]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002b6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80002ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002bc:	4b38      	ldr	r3, [pc, #224]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002be:	2200      	movs	r2, #0
 80002c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002c2:	4b37      	ldr	r3, [pc, #220]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002c8:	4b35      	ldr	r3, [pc, #212]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002ce:	4b34      	ldr	r3, [pc, #208]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002d4:	4b32      	ldr	r3, [pc, #200]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002dc:	4b30      	ldr	r3, [pc, #192]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002de:	2200      	movs	r2, #0
 80002e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002e2:	4b2f      	ldr	r3, [pc, #188]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002e4:	2201      	movs	r2, #1
 80002e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002e8:	4b2d      	ldr	r3, [pc, #180]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80002ee:	4b2c      	ldr	r3, [pc, #176]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002f0:	2201      	movs	r2, #1
 80002f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80002f4:	4b2a      	ldr	r3, [pc, #168]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002fc:	4b28      	ldr	r3, [pc, #160]	@ (80003a0 <MX_ADC1_Init+0x120>)
 80002fe:	2204      	movs	r2, #4
 8000300:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000302:	4b27      	ldr	r3, [pc, #156]	@ (80003a0 <MX_ADC1_Init+0x120>)
 8000304:	2200      	movs	r2, #0
 8000306:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000308:	4b25      	ldr	r3, [pc, #148]	@ (80003a0 <MX_ADC1_Init+0x120>)
 800030a:	2200      	movs	r2, #0
 800030c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800030e:	4824      	ldr	r0, [pc, #144]	@ (80003a0 <MX_ADC1_Init+0x120>)
 8000310:	f001 f84a 	bl	80013a8 <HAL_ADC_Init>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800031a:	f000 fd5f 	bl	8000ddc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800031e:	2300      	movs	r3, #0
 8000320:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000322:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000326:	4619      	mov	r1, r3
 8000328:	481d      	ldr	r0, [pc, #116]	@ (80003a0 <MX_ADC1_Init+0x120>)
 800032a:	f003 f871 	bl	8003410 <HAL_ADCEx_MultiModeConfigChannel>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8000334:	f000 fd52 	bl	8000ddc <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8000338:	2301      	movs	r3, #1
 800033a:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800033c:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 8000340:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.HighThreshold = 0;
 8000342:	2300      	movs	r3, #0
 8000344:	62fb      	str	r3, [r7, #44]	@ 0x2c
  AnalogWDGConfig.LowThreshold = 0;
 8000346:	2300      	movs	r3, #0
 8000348:	633b      	str	r3, [r7, #48]	@ 0x30
  AnalogWDGConfig.Channel = ADC_CHANNEL_14;
 800034a:	230e      	movs	r3, #14
 800034c:	627b      	str	r3, [r7, #36]	@ 0x24
  AnalogWDGConfig.ITMode = DISABLE;
 800034e:	2300      	movs	r3, #0
 8000350:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000354:	f107 031c 	add.w	r3, r7, #28
 8000358:	4619      	mov	r1, r3
 800035a:	4811      	ldr	r0, [pc, #68]	@ (80003a0 <MX_ADC1_Init+0x120>)
 800035c:	f002 fdda 	bl	8002f14 <HAL_ADC_AnalogWDGConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8000366:	f000 fd39 	bl	8000ddc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800036a:	230e      	movs	r3, #14
 800036c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800036e:	2301      	movs	r3, #1
 8000370:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000372:	2300      	movs	r3, #0
 8000374:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000376:	2300      	movs	r3, #0
 8000378:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800037a:	2300      	movs	r3, #0
 800037c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800037e:	2300      	movs	r3, #0
 8000380:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	4619      	mov	r1, r3
 8000386:	4806      	ldr	r0, [pc, #24]	@ (80003a0 <MX_ADC1_Init+0x120>)
 8000388:	f002 f950 	bl	800262c <HAL_ADC_ConfigChannel>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8000392:	f000 fd23 	bl	8000ddc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000396:	bf00      	nop
 8000398:	3740      	adds	r7, #64	@ 0x40
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	20000098 	.word	0x20000098

080003a4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b08a      	sub	sp, #40	@ 0x28
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ac:	f107 0314 	add.w	r3, r7, #20
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
 80003b8:	60da      	str	r2, [r3, #12]
 80003ba:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80003c4:	d12c      	bne.n	8000420 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80003c6:	4b18      	ldr	r3, [pc, #96]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	4a17      	ldr	r2, [pc, #92]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003d0:	6153      	str	r3, [r2, #20]
 80003d2:	4b15      	ldr	r3, [pc, #84]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003da:	613b      	str	r3, [r7, #16]
 80003dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003de:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	4a11      	ldr	r2, [pc, #68]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003e8:	6153      	str	r3, [r2, #20]
 80003ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000428 <HAL_ADC_MspInit+0x84>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB11     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80003f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80003fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003fc:	2303      	movs	r3, #3
 80003fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000400:	2300      	movs	r3, #0
 8000402:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000404:	f107 0314 	add.w	r3, r7, #20
 8000408:	4619      	mov	r1, r3
 800040a:	4808      	ldr	r0, [pc, #32]	@ (800042c <HAL_ADC_MspInit+0x88>)
 800040c:	f003 fb86 	bl	8003b1c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000410:	2200      	movs	r2, #0
 8000412:	2100      	movs	r1, #0
 8000414:	2012      	movs	r0, #18
 8000416:	f003 fb31 	bl	8003a7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800041a:	2012      	movs	r0, #18
 800041c:	f003 fb5a 	bl	8003ad4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000420:	bf00      	nop
 8000422:	3728      	adds	r7, #40	@ 0x28
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40021000 	.word	0x40021000
 800042c:	48000400 	.word	0x48000400

08000430 <read_temperature>:
  }
}

/* USER CODE BEGIN 1 */

uint16_t read_temperature(void) {
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 8000434:	4807      	ldr	r0, [pc, #28]	@ (8000454 <read_temperature+0x24>)
 8000436:	f001 fb31 	bl	8001a9c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800043a:	f04f 31ff 	mov.w	r1, #4294967295
 800043e:	4805      	ldr	r0, [pc, #20]	@ (8000454 <read_temperature+0x24>)
 8000440:	f001 fc60 	bl	8001d04 <HAL_ADC_PollForConversion>
  return HAL_ADC_GetValue(&hadc1);
 8000444:	4803      	ldr	r0, [pc, #12]	@ (8000454 <read_temperature+0x24>)
 8000446:	f001 fd7b 	bl	8001f40 <HAL_ADC_GetValue>
 800044a:	4603      	mov	r3, r0
 800044c:	b29b      	uxth	r3, r3
}
 800044e:	4618      	mov	r0, r3
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	20000098 	.word	0x20000098

08000458 <buzzer_init>:
#include "stm32f3xx_hal.h"

#define BUZZER_PORT GPIOA
#define BUZZER_PIN  GPIO_PIN_9

void buzzer_init(void) {
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  // Ya configurado como GPIO_Output en CubeMX
}
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr

08000466 <buzzer_on>:

void buzzer_on(void) {
 8000466:	b580      	push	{r7, lr}
 8000468:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
 800046a:	2201      	movs	r2, #1
 800046c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000470:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000474:	f003 fddc 	bl	8004030 <HAL_GPIO_WritePin>
}
 8000478:	bf00      	nop
 800047a:	bd80      	pop	{r7, pc}

0800047c <buzzer_off>:

void buzzer_off(void) {
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 8000480:	2200      	movs	r2, #0
 8000482:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000486:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800048a:	f003 fdd1 	bl	8004030 <HAL_GPIO_WritePin>
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}

08000492 <display7seg_init>:
#include "display7seg.h"
#include "stm32f3xx_hal.h"

void display7seg_init(void) {
 8000492:	b480      	push	{r7}
 8000494:	af00      	add	r7, sp, #0
  // Ya configurado como GPIO_Output en CubeMX
}
 8000496:	bf00      	nop
 8000498:	46bd      	mov	sp, r7
 800049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049e:	4770      	bx	lr

080004a0 <displayDigit>:

void displayDigit(uint8_t digit) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b086      	sub	sp, #24
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	4603      	mov	r3, r0
 80004a8:	71fb      	strb	r3, [r7, #7]
  const uint8_t segmentMap[10] = {
 80004aa:	4a2d      	ldr	r2, [pc, #180]	@ (8000560 <displayDigit+0xc0>)
 80004ac:	f107 030c 	add.w	r3, r7, #12
 80004b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80004b2:	c303      	stmia	r3!, {r0, r1}
 80004b4:	801a      	strh	r2, [r3, #0]
    0b00000111, // 7
    0b01111111, // 8
    0b01101111  // 9
  };

  uint8_t segments = segmentMap[digit];
 80004b6:	79fb      	ldrb	r3, [r7, #7]
 80004b8:	3318      	adds	r3, #24
 80004ba:	443b      	add	r3, r7
 80004bc:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80004c0:	75fb      	strb	r3, [r7, #23]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, (segments >> 0) & 1); // A
 80004c2:	7dfb      	ldrb	r3, [r7, #23]
 80004c4:	f003 0301 	and.w	r3, r3, #1
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	461a      	mov	r2, r3
 80004cc:	2101      	movs	r1, #1
 80004ce:	4825      	ldr	r0, [pc, #148]	@ (8000564 <displayDigit+0xc4>)
 80004d0:	f003 fdae 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, (segments >> 1) & 1); // B
 80004d4:	7dfb      	ldrb	r3, [r7, #23]
 80004d6:	085b      	lsrs	r3, r3, #1
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	f003 0301 	and.w	r3, r3, #1
 80004de:	b2db      	uxtb	r3, r3
 80004e0:	461a      	mov	r2, r3
 80004e2:	2102      	movs	r1, #2
 80004e4:	481f      	ldr	r0, [pc, #124]	@ (8000564 <displayDigit+0xc4>)
 80004e6:	f003 fda3 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, (segments >> 2) & 1); // C
 80004ea:	7dfb      	ldrb	r3, [r7, #23]
 80004ec:	089b      	lsrs	r3, r3, #2
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	f003 0301 	and.w	r3, r3, #1
 80004f4:	b2db      	uxtb	r3, r3
 80004f6:	461a      	mov	r2, r3
 80004f8:	2104      	movs	r1, #4
 80004fa:	481a      	ldr	r0, [pc, #104]	@ (8000564 <displayDigit+0xc4>)
 80004fc:	f003 fd98 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, (segments >> 3) & 1); // D
 8000500:	7dfb      	ldrb	r3, [r7, #23]
 8000502:	08db      	lsrs	r3, r3, #3
 8000504:	b2db      	uxtb	r3, r3
 8000506:	f003 0301 	and.w	r3, r3, #1
 800050a:	b2db      	uxtb	r3, r3
 800050c:	461a      	mov	r2, r3
 800050e:	2108      	movs	r1, #8
 8000510:	4814      	ldr	r0, [pc, #80]	@ (8000564 <displayDigit+0xc4>)
 8000512:	f003 fd8d 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, (segments >> 4) & 1); // E
 8000516:	7dfb      	ldrb	r3, [r7, #23]
 8000518:	091b      	lsrs	r3, r3, #4
 800051a:	b2db      	uxtb	r3, r3
 800051c:	f003 0301 	and.w	r3, r3, #1
 8000520:	b2db      	uxtb	r3, r3
 8000522:	461a      	mov	r2, r3
 8000524:	2110      	movs	r1, #16
 8000526:	480f      	ldr	r0, [pc, #60]	@ (8000564 <displayDigit+0xc4>)
 8000528:	f003 fd82 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, (segments >> 5) & 1); // F
 800052c:	7dfb      	ldrb	r3, [r7, #23]
 800052e:	095b      	lsrs	r3, r3, #5
 8000530:	b2db      	uxtb	r3, r3
 8000532:	f003 0301 	and.w	r3, r3, #1
 8000536:	b2db      	uxtb	r3, r3
 8000538:	461a      	mov	r2, r3
 800053a:	2120      	movs	r1, #32
 800053c:	4809      	ldr	r0, [pc, #36]	@ (8000564 <displayDigit+0xc4>)
 800053e:	f003 fd77 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, (segments >> 6) & 1); // G
 8000542:	7dfb      	ldrb	r3, [r7, #23]
 8000544:	099b      	lsrs	r3, r3, #6
 8000546:	b2db      	uxtb	r3, r3
 8000548:	f003 0301 	and.w	r3, r3, #1
 800054c:	b2db      	uxtb	r3, r3
 800054e:	461a      	mov	r2, r3
 8000550:	2140      	movs	r1, #64	@ 0x40
 8000552:	4804      	ldr	r0, [pc, #16]	@ (8000564 <displayDigit+0xc4>)
 8000554:	f003 fd6c 	bl	8004030 <HAL_GPIO_WritePin>
}
 8000558:	bf00      	nop
 800055a:	3718      	adds	r7, #24
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	08007940 	.word	0x08007940
 8000564:	48000400 	.word	0x48000400

08000568 <displayNumber>:

void displayNumber(uint16_t number) {
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b08d      	sub	sp, #52	@ 0x34
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	80fb      	strh	r3, [r7, #6]
  uint8_t digits[4] = {
 8000572:	88fb      	ldrh	r3, [r7, #6]
 8000574:	4a4a      	ldr	r2, [pc, #296]	@ (80006a0 <displayNumber+0x138>)
 8000576:	fba2 2303 	umull	r2, r3, r2, r3
 800057a:	099b      	lsrs	r3, r3, #6
 800057c:	b29a      	uxth	r2, r3
 800057e:	4b49      	ldr	r3, [pc, #292]	@ (80006a4 <displayNumber+0x13c>)
 8000580:	fba3 1302 	umull	r1, r3, r3, r2
 8000584:	08d9      	lsrs	r1, r3, #3
 8000586:	460b      	mov	r3, r1
 8000588:	009b      	lsls	r3, r3, #2
 800058a:	440b      	add	r3, r1
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	1ad3      	subs	r3, r2, r3
 8000590:	b29b      	uxth	r3, r3
 8000592:	b2db      	uxtb	r3, r3
 8000594:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000598:	88fb      	ldrh	r3, [r7, #6]
 800059a:	4a43      	ldr	r2, [pc, #268]	@ (80006a8 <displayNumber+0x140>)
 800059c:	fba2 2303 	umull	r2, r3, r2, r3
 80005a0:	095b      	lsrs	r3, r3, #5
 80005a2:	b29a      	uxth	r2, r3
 80005a4:	4b3f      	ldr	r3, [pc, #252]	@ (80006a4 <displayNumber+0x13c>)
 80005a6:	fba3 1302 	umull	r1, r3, r3, r2
 80005aa:	08d9      	lsrs	r1, r3, #3
 80005ac:	460b      	mov	r3, r1
 80005ae:	009b      	lsls	r3, r3, #2
 80005b0:	440b      	add	r3, r1
 80005b2:	005b      	lsls	r3, r3, #1
 80005b4:	1ad3      	subs	r3, r2, r3
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80005be:	88fb      	ldrh	r3, [r7, #6]
 80005c0:	4a38      	ldr	r2, [pc, #224]	@ (80006a4 <displayNumber+0x13c>)
 80005c2:	fba2 2303 	umull	r2, r3, r2, r3
 80005c6:	08db      	lsrs	r3, r3, #3
 80005c8:	b29a      	uxth	r2, r3
 80005ca:	4b36      	ldr	r3, [pc, #216]	@ (80006a4 <displayNumber+0x13c>)
 80005cc:	fba3 1302 	umull	r1, r3, r3, r2
 80005d0:	08d9      	lsrs	r1, r3, #3
 80005d2:	460b      	mov	r3, r1
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	440b      	add	r3, r1
 80005d8:	005b      	lsls	r3, r3, #1
 80005da:	1ad3      	subs	r3, r2, r3
 80005dc:	b29b      	uxth	r3, r3
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80005e4:	88fa      	ldrh	r2, [r7, #6]
 80005e6:	4b2f      	ldr	r3, [pc, #188]	@ (80006a4 <displayNumber+0x13c>)
 80005e8:	fba3 1302 	umull	r1, r3, r3, r2
 80005ec:	08d9      	lsrs	r1, r3, #3
 80005ee:	460b      	mov	r3, r1
 80005f0:	009b      	lsls	r3, r3, #2
 80005f2:	440b      	add	r3, r1
 80005f4:	005b      	lsls	r3, r3, #1
 80005f6:	1ad3      	subs	r3, r2, r3
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    (number / 100) % 10,
    (number / 10) % 10,
    number % 10
  };

  GPIO_TypeDef* digitPorts[4] = {GPIOA, GPIOA, GPIOA, GPIOB};
 8000600:	4b2a      	ldr	r3, [pc, #168]	@ (80006ac <displayNumber+0x144>)
 8000602:	f107 0414 	add.w	r4, r7, #20
 8000606:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000608:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint16_t digitPins[4] = {GPIO_PIN_1, GPIO_PIN_2, GPIO_PIN_3, GPIO_PIN_8};
 800060c:	4a28      	ldr	r2, [pc, #160]	@ (80006b0 <displayNumber+0x148>)
 800060e:	f107 030c 	add.w	r3, r7, #12
 8000612:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000616:	e883 0003 	stmia.w	r3, {r0, r1}

  for (int i = 0; i < 4; i++) {
 800061a:	2300      	movs	r3, #0
 800061c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800061e:	e036      	b.n	800068e <displayNumber+0x126>
    // Apagar todos los dígitos
    for (int j = 0; j < 4; j++) {
 8000620:	2300      	movs	r3, #0
 8000622:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000624:	e012      	b.n	800064c <displayNumber+0xe4>
      HAL_GPIO_WritePin(digitPorts[j], digitPins[j], GPIO_PIN_RESET);
 8000626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	3330      	adds	r3, #48	@ 0x30
 800062c:	443b      	add	r3, r7
 800062e:	f853 0c1c 	ldr.w	r0, [r3, #-28]
 8000632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	3330      	adds	r3, #48	@ 0x30
 8000638:	443b      	add	r3, r7
 800063a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800063e:	2200      	movs	r2, #0
 8000640:	4619      	mov	r1, r3
 8000642:	f003 fcf5 	bl	8004030 <HAL_GPIO_WritePin>
    for (int j = 0; j < 4; j++) {
 8000646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000648:	3301      	adds	r3, #1
 800064a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800064c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800064e:	2b03      	cmp	r3, #3
 8000650:	dde9      	ble.n	8000626 <displayNumber+0xbe>
    }

    // Mostrar el dígito actual
    displayDigit(digits[i]);
 8000652:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000658:	4413      	add	r3, r2
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ff1f 	bl	80004a0 <displayDigit>

    // Activar el dígito correspondiente
    HAL_GPIO_WritePin(digitPorts[i], digitPins[i], GPIO_PIN_SET);
 8000662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000664:	009b      	lsls	r3, r3, #2
 8000666:	3330      	adds	r3, #48	@ 0x30
 8000668:	443b      	add	r3, r7
 800066a:	f853 0c1c 	ldr.w	r0, [r3, #-28]
 800066e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000670:	005b      	lsls	r3, r3, #1
 8000672:	3330      	adds	r3, #48	@ 0x30
 8000674:	443b      	add	r3, r7
 8000676:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800067a:	2201      	movs	r2, #1
 800067c:	4619      	mov	r1, r3
 800067e:	f003 fcd7 	bl	8004030 <HAL_GPIO_WritePin>

    HAL_Delay(2); // Persistencia visual
 8000682:	2002      	movs	r0, #2
 8000684:	f000 fe4e 	bl	8001324 <HAL_Delay>
  for (int i = 0; i < 4; i++) {
 8000688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800068a:	3301      	adds	r3, #1
 800068c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800068e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000690:	2b03      	cmp	r3, #3
 8000692:	ddc5      	ble.n	8000620 <displayNumber+0xb8>
  }
}
 8000694:	bf00      	nop
 8000696:	bf00      	nop
 8000698:	3734      	adds	r7, #52	@ 0x34
 800069a:	46bd      	mov	sp, r7
 800069c:	bd90      	pop	{r4, r7, pc}
 800069e:	bf00      	nop
 80006a0:	10624dd3 	.word	0x10624dd3
 80006a4:	cccccccd 	.word	0xcccccccd
 80006a8:	51eb851f 	.word	0x51eb851f
 80006ac:	0800794c 	.word	0x0800794c
 80006b0:	0800795c 	.word	0x0800795c

080006b4 <MX_GPIO_Init>:
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
     PA10   ------> S_TIM1_CH3
*/
void MX_GPIO_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b090      	sub	sp, #64	@ 0x40
 80006b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
 80006c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	4b8c      	ldr	r3, [pc, #560]	@ (80008fc <MX_GPIO_Init+0x248>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	4a8b      	ldr	r2, [pc, #556]	@ (80008fc <MX_GPIO_Init+0x248>)
 80006d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80006d4:	6153      	str	r3, [r2, #20]
 80006d6:	4b89      	ldr	r3, [pc, #548]	@ (80008fc <MX_GPIO_Init+0x248>)
 80006d8:	695b      	ldr	r3, [r3, #20]
 80006da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80006de:	617b      	str	r3, [r7, #20]
 80006e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006e2:	4b86      	ldr	r3, [pc, #536]	@ (80008fc <MX_GPIO_Init+0x248>)
 80006e4:	695b      	ldr	r3, [r3, #20]
 80006e6:	4a85      	ldr	r2, [pc, #532]	@ (80008fc <MX_GPIO_Init+0x248>)
 80006e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80006ec:	6153      	str	r3, [r2, #20]
 80006ee:	4b83      	ldr	r3, [pc, #524]	@ (80008fc <MX_GPIO_Init+0x248>)
 80006f0:	695b      	ldr	r3, [r3, #20]
 80006f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006f6:	613b      	str	r3, [r7, #16]
 80006f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b80      	ldr	r3, [pc, #512]	@ (80008fc <MX_GPIO_Init+0x248>)
 80006fc:	695b      	ldr	r3, [r3, #20]
 80006fe:	4a7f      	ldr	r2, [pc, #508]	@ (80008fc <MX_GPIO_Init+0x248>)
 8000700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000704:	6153      	str	r3, [r2, #20]
 8000706:	4b7d      	ldr	r3, [pc, #500]	@ (80008fc <MX_GPIO_Init+0x248>)
 8000708:	695b      	ldr	r3, [r3, #20]
 800070a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000712:	4b7a      	ldr	r3, [pc, #488]	@ (80008fc <MX_GPIO_Init+0x248>)
 8000714:	695b      	ldr	r3, [r3, #20]
 8000716:	4a79      	ldr	r2, [pc, #484]	@ (80008fc <MX_GPIO_Init+0x248>)
 8000718:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800071c:	6153      	str	r3, [r2, #20]
 800071e:	4b77      	ldr	r3, [pc, #476]	@ (80008fc <MX_GPIO_Init+0x248>)
 8000720:	695b      	ldr	r3, [r3, #20]
 8000722:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800072a:	4b74      	ldr	r3, [pc, #464]	@ (80008fc <MX_GPIO_Init+0x248>)
 800072c:	695b      	ldr	r3, [r3, #20]
 800072e:	4a73      	ldr	r2, [pc, #460]	@ (80008fc <MX_GPIO_Init+0x248>)
 8000730:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000734:	6153      	str	r3, [r2, #20]
 8000736:	4b71      	ldr	r3, [pc, #452]	@ (80008fc <MX_GPIO_Init+0x248>)
 8000738:	695b      	ldr	r3, [r3, #20]
 800073a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	210f      	movs	r1, #15
 8000746:	486e      	ldr	r0, [pc, #440]	@ (8000900 <MX_GPIO_Init+0x24c>)
 8000748:	f003 fc72 	bl	8004030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800074c:	2200      	movs	r2, #0
 800074e:	f240 11ff 	movw	r1, #511	@ 0x1ff
 8000752:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000756:	f003 fc6b 	bl	8004030 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800075a:	2200      	movs	r2, #0
 800075c:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 8000760:	4868      	ldr	r0, [pc, #416]	@ (8000904 <MX_GPIO_Init+0x250>)
 8000762:	f003 fc65 	bl	8004030 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000766:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800076a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800076c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000770:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000776:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800077a:	4619      	mov	r1, r3
 800077c:	4860      	ldr	r0, [pc, #384]	@ (8000900 <MX_GPIO_Init+0x24c>)
 800077e:	f003 f9cd 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000782:	230f      	movs	r3, #15
 8000784:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000786:	2301      	movs	r3, #1
 8000788:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078a:	2300      	movs	r3, #0
 800078c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078e:	2300      	movs	r3, #0
 8000790:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000792:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000796:	4619      	mov	r1, r3
 8000798:	4859      	ldr	r0, [pc, #356]	@ (8000900 <MX_GPIO_Init+0x24c>)
 800079a:	f003 f9bf 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800079e:	f240 13ff 	movw	r3, #511	@ 0x1ff
 80007a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a4:	2301      	movs	r3, #1
 80007a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	2300      	movs	r3, #0
 80007ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007b4:	4619      	mov	r1, r3
 80007b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007ba:	f003 f9af 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80007be:	23f0      	movs	r3, #240	@ 0xf0
 80007c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c2:	2300      	movs	r3, #0
 80007c4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007ce:	4619      	mov	r1, r3
 80007d0:	484b      	ldr	r0, [pc, #300]	@ (8000900 <MX_GPIO_Init+0x24c>)
 80007d2:	f003 f9a3 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80007d6:	f240 53ff 	movw	r3, #1535	@ 0x5ff
 80007da:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007dc:	2301      	movs	r3, #1
 80007de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e4:	2300      	movs	r3, #0
 80007e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007ec:	4619      	mov	r1, r3
 80007ee:	4845      	ldr	r0, [pc, #276]	@ (8000904 <MX_GPIO_Init+0x250>)
 80007f0:	f003 f994 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80007f4:	f44f 4372 	mov.w	r3, #61952	@ 0xf200
 80007f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007fa:	2303      	movs	r3, #3
 80007fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000802:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000806:	4619      	mov	r1, r3
 8000808:	483e      	ldr	r0, [pc, #248]	@ (8000904 <MX_GPIO_Init+0x250>)
 800080a:	f003 f987 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800080e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000812:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000814:	2303      	movs	r3, #3
 8000816:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800081c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000820:	4619      	mov	r1, r3
 8000822:	4837      	ldr	r0, [pc, #220]	@ (8000900 <MX_GPIO_Init+0x24c>)
 8000824:	f003 f97a 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8000828:	f44f 53d0 	mov.w	r3, #6656	@ 0x1a00
 800082c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800082e:	2300      	movs	r3, #0
 8000830:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000836:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800083a:	4619      	mov	r1, r3
 800083c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000840:	f003 f96c 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000848:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084a:	2302      	movs	r3, #2
 800084c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	2300      	movs	r3, #0
 8000850:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000852:	2300      	movs	r3, #0
 8000854:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000856:	2306      	movs	r3, #6
 8000858:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800085a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800085e:	4619      	mov	r1, r3
 8000860:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000864:	f003 f95a 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000868:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800086c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800086e:	2303      	movs	r3, #3
 8000870:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800087a:	4619      	mov	r1, r3
 800087c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000880:	f003 f94c 	bl	8003b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000884:	2304      	movs	r3, #4
 8000886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000888:	2303      	movs	r3, #3
 800088a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000890:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000894:	4619      	mov	r1, r3
 8000896:	481c      	ldr	r0, [pc, #112]	@ (8000908 <MX_GPIO_Init+0x254>)
 8000898:	f003 f940 	bl	8003b1c <HAL_GPIO_Init>

  GPIO_InitTypeDef GPIO_InitStructManual = {0};
 800089c:	f107 0318 	add.w	r3, r7, #24
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  GPIO_InitStructManual.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructManual.Pull = GPIO_PULLDOWN;
 80008b0:	2302      	movs	r3, #2
 80008b2:	623b      	str	r3, [r7, #32]

  GPIO_InitStructManual.Pin = GPIO_PIN_0;
 80008b4:	2301      	movs	r3, #1
 80008b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructManual);
 80008b8:	f107 0318 	add.w	r3, r7, #24
 80008bc:	4619      	mov	r1, r3
 80008be:	4811      	ldr	r0, [pc, #68]	@ (8000904 <MX_GPIO_Init+0x250>)
 80008c0:	f003 f92c 	bl	8003b1c <HAL_GPIO_Init>

  GPIO_InitStructManual.Pin = GPIO_PIN_1;
 80008c4:	2302      	movs	r3, #2
 80008c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructManual);
 80008c8:	f107 0318 	add.w	r3, r7, #24
 80008cc:	4619      	mov	r1, r3
 80008ce:	480d      	ldr	r0, [pc, #52]	@ (8000904 <MX_GPIO_Init+0x250>)
 80008d0:	f003 f924 	bl	8003b1c <HAL_GPIO_Init>

  GPIO_InitStructManual.Pin = GPIO_PIN_2;
 80008d4:	2304      	movs	r3, #4
 80008d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructManual);
 80008d8:	f107 0318 	add.w	r3, r7, #24
 80008dc:	4619      	mov	r1, r3
 80008de:	4809      	ldr	r0, [pc, #36]	@ (8000904 <MX_GPIO_Init+0x250>)
 80008e0:	f003 f91c 	bl	8003b1c <HAL_GPIO_Init>

  GPIO_InitStructManual.Pin = GPIO_PIN_3;
 80008e4:	2308      	movs	r3, #8
 80008e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructManual);
 80008e8:	f107 0318 	add.w	r3, r7, #24
 80008ec:	4619      	mov	r1, r3
 80008ee:	4805      	ldr	r0, [pc, #20]	@ (8000904 <MX_GPIO_Init+0x250>)
 80008f0:	f003 f914 	bl	8003b1c <HAL_GPIO_Init>

}
 80008f4:	bf00      	nop
 80008f6:	3740      	adds	r7, #64	@ 0x40
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40021000 	.word	0x40021000
 8000900:	48000800 	.word	0x48000800
 8000904:	48000400 	.word	0x48000400
 8000908:	48000c00 	.word	0x48000c00

0800090c <keypad_read>:

void keypad_init(void) {
  // Ya configurado en CubeMX como salidas (filas) y entradas con pull-up (columnas)
}

uint8_t keypad_read(void) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
  for (int row = 0; row < 4; row++) {
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	e03f      	b.n	8000998 <keypad_read+0x8c>
    // Activar una fila
    HAL_GPIO_WritePin(ROW_PORT, row_pins[row], GPIO_PIN_RESET);
 8000918:	4a23      	ldr	r2, [pc, #140]	@ (80009a8 <keypad_read+0x9c>)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000920:	2200      	movs	r2, #0
 8000922:	4619      	mov	r1, r3
 8000924:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000928:	f003 fb82 	bl	8004030 <HAL_GPIO_WritePin>

    for (int col = 0; col < 4; col++) {
 800092c:	2300      	movs	r3, #0
 800092e:	603b      	str	r3, [r7, #0]
 8000930:	e022      	b.n	8000978 <keypad_read+0x6c>
      if (HAL_GPIO_ReadPin(COL_PORT, col_pins[col]) == GPIO_PIN_RESET) {
 8000932:	4a1e      	ldr	r2, [pc, #120]	@ (80009ac <keypad_read+0xa0>)
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800093a:	4619      	mov	r1, r3
 800093c:	481c      	ldr	r0, [pc, #112]	@ (80009b0 <keypad_read+0xa4>)
 800093e:	f003 fb57 	bl	8003ff0 <HAL_GPIO_ReadPin>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d114      	bne.n	8000972 <keypad_read+0x66>
        HAL_Delay(50); // Antirrebote
 8000948:	2032      	movs	r0, #50	@ 0x32
 800094a:	f000 fceb 	bl	8001324 <HAL_Delay>
        HAL_GPIO_WritePin(ROW_PORT, row_pins[row], GPIO_PIN_SET);
 800094e:	4a16      	ldr	r2, [pc, #88]	@ (80009a8 <keypad_read+0x9c>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000956:	2201      	movs	r2, #1
 8000958:	4619      	mov	r1, r3
 800095a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800095e:	f003 fb67 	bl	8004030 <HAL_GPIO_WritePin>
        return keymap[row][col];
 8000962:	4a14      	ldr	r2, [pc, #80]	@ (80009b4 <keypad_read+0xa8>)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	441a      	add	r2, r3
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	4413      	add	r3, r2
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	e016      	b.n	80009a0 <keypad_read+0x94>
    for (int col = 0; col < 4; col++) {
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	3301      	adds	r3, #1
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	2b03      	cmp	r3, #3
 800097c:	ddd9      	ble.n	8000932 <keypad_read+0x26>
      }
    }

    // Desactivar la fila
    HAL_GPIO_WritePin(ROW_PORT, row_pins[row], GPIO_PIN_SET);
 800097e:	4a0a      	ldr	r2, [pc, #40]	@ (80009a8 <keypad_read+0x9c>)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000986:	2201      	movs	r2, #1
 8000988:	4619      	mov	r1, r3
 800098a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800098e:	f003 fb4f 	bl	8004030 <HAL_GPIO_WritePin>
  for (int row = 0; row < 4; row++) {
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	3301      	adds	r3, #1
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2b03      	cmp	r3, #3
 800099c:	ddbc      	ble.n	8000918 <keypad_read+0xc>
  }

  return 0; // Ninguna tecla presionada
 800099e:	2300      	movs	r3, #0
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000000 	.word	0x20000000
 80009ac:	20000008 	.word	0x20000008
 80009b0:	48000400 	.word	0x48000400
 80009b4:	20000010 	.word	0x20000010

080009b8 <keypad_logic_init>:

static uint16_t tiempo_simulado = 0;
static uint16_t tiempo_confirmado = 0;
static bool entrada_completa = false;

void keypad_logic_init(void) {
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  tiempo_simulado = 0;
 80009bc:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <keypad_logic_init+0x20>)
 80009be:	2200      	movs	r2, #0
 80009c0:	801a      	strh	r2, [r3, #0]
  tiempo_confirmado = 0;
 80009c2:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <keypad_logic_init+0x24>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	801a      	strh	r2, [r3, #0]
  entrada_completa = false;
 80009c8:	4b05      	ldr	r3, [pc, #20]	@ (80009e0 <keypad_logic_init+0x28>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	701a      	strb	r2, [r3, #0]
}
 80009ce:	bf00      	nop
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr
 80009d8:	200000e8 	.word	0x200000e8
 80009dc:	200000ea 	.word	0x200000ea
 80009e0:	200000ec 	.word	0x200000ec

080009e4 <keypad_logic_update>:

void keypad_logic_update(void) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
  char tecla = keypad_read();
 80009ea:	f7ff ff8f 	bl	800090c <keypad_read>
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
  if (tecla == 0 || entrada_completa) return;
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d05d      	beq.n	8000ab4 <keypad_logic_update+0xd0>
 80009f8:	4b30      	ldr	r3, [pc, #192]	@ (8000abc <keypad_logic_update+0xd8>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d159      	bne.n	8000ab4 <keypad_logic_update+0xd0>

  if (tecla >= '0' && tecla <= '9') {
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	2b2f      	cmp	r3, #47	@ 0x2f
 8000a04:	d918      	bls.n	8000a38 <keypad_logic_update+0x54>
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	2b39      	cmp	r3, #57	@ 0x39
 8000a0a:	d815      	bhi.n	8000a38 <keypad_logic_update+0x54>
    if (tiempo_simulado < 9999) {
 8000a0c:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac0 <keypad_logic_update+0xdc>)
 8000a0e:	881b      	ldrh	r3, [r3, #0]
 8000a10:	f242 720e 	movw	r2, #9998	@ 0x270e
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d84e      	bhi.n	8000ab6 <keypad_logic_update+0xd2>
      tiempo_simulado = tiempo_simulado * 10 + (tecla - '0');
 8000a18:	4b29      	ldr	r3, [pc, #164]	@ (8000ac0 <keypad_logic_update+0xdc>)
 8000a1a:	881b      	ldrh	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	0092      	lsls	r2, r2, #2
 8000a20:	4413      	add	r3, r2
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	b29b      	uxth	r3, r3
 8000a2a:	4413      	add	r3, r2
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	3b30      	subs	r3, #48	@ 0x30
 8000a30:	b29a      	uxth	r2, r3
 8000a32:	4b23      	ldr	r3, [pc, #140]	@ (8000ac0 <keypad_logic_update+0xdc>)
 8000a34:	801a      	strh	r2, [r3, #0]
    if (tiempo_simulado < 9999) {
 8000a36:	e03e      	b.n	8000ab6 <keypad_logic_update+0xd2>
    }
  } else if (tecla == '#') {
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	2b23      	cmp	r3, #35	@ 0x23
 8000a3c:	d10c      	bne.n	8000a58 <keypad_logic_update+0x74>
    tiempo_confirmado = tiempo_simulado * 60; // minutos → segundos
 8000a3e:	4b20      	ldr	r3, [pc, #128]	@ (8000ac0 <keypad_logic_update+0xdc>)
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	461a      	mov	r2, r3
 8000a44:	0112      	lsls	r2, r2, #4
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac4 <keypad_logic_update+0xe0>)
 8000a4e:	801a      	strh	r2, [r3, #0]
    entrada_completa = true;
 8000a50:	4b1a      	ldr	r3, [pc, #104]	@ (8000abc <keypad_logic_update+0xd8>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	701a      	strb	r2, [r3, #0]
 8000a56:	e02e      	b.n	8000ab6 <keypad_logic_update+0xd2>
  } else if (tecla == '*') {
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8000a5c:	d102      	bne.n	8000a64 <keypad_logic_update+0x80>
    reset_entrada();
 8000a5e:	f000 f84b 	bl	8000af8 <reset_entrada>
 8000a62:	e028      	b.n	8000ab6 <keypad_logic_update+0xd2>
  } else if (tecla == 'A') {
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	2b41      	cmp	r3, #65	@ 0x41
 8000a68:	d106      	bne.n	8000a78 <keypad_logic_update+0x94>
    tiempo_confirmado = 20;
 8000a6a:	4b16      	ldr	r3, [pc, #88]	@ (8000ac4 <keypad_logic_update+0xe0>)
 8000a6c:	2214      	movs	r2, #20
 8000a6e:	801a      	strh	r2, [r3, #0]
    entrada_completa = true;
 8000a70:	4b12      	ldr	r3, [pc, #72]	@ (8000abc <keypad_logic_update+0xd8>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	701a      	strb	r2, [r3, #0]
 8000a76:	e01e      	b.n	8000ab6 <keypad_logic_update+0xd2>
  } else if (tecla == 'B') {
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	2b42      	cmp	r3, #66	@ 0x42
 8000a7c:	d106      	bne.n	8000a8c <keypad_logic_update+0xa8>
    tiempo_confirmado = 10;
 8000a7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ac4 <keypad_logic_update+0xe0>)
 8000a80:	220a      	movs	r2, #10
 8000a82:	801a      	strh	r2, [r3, #0]
    entrada_completa = true;
 8000a84:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <keypad_logic_update+0xd8>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	701a      	strb	r2, [r3, #0]
 8000a8a:	e014      	b.n	8000ab6 <keypad_logic_update+0xd2>
  } else if (tecla == 'C') {
 8000a8c:	79fb      	ldrb	r3, [r7, #7]
 8000a8e:	2b43      	cmp	r3, #67	@ 0x43
 8000a90:	d106      	bne.n	8000aa0 <keypad_logic_update+0xbc>
    tiempo_confirmado = 5;
 8000a92:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac4 <keypad_logic_update+0xe0>)
 8000a94:	2205      	movs	r2, #5
 8000a96:	801a      	strh	r2, [r3, #0]
    entrada_completa = true;
 8000a98:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <keypad_logic_update+0xd8>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	701a      	strb	r2, [r3, #0]
 8000a9e:	e00a      	b.n	8000ab6 <keypad_logic_update+0xd2>
  } else if (tecla == 'D') {
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	2b44      	cmp	r3, #68	@ 0x44
 8000aa4:	d107      	bne.n	8000ab6 <keypad_logic_update+0xd2>
    tiempo_confirmado = 1;
 8000aa6:	4b07      	ldr	r3, [pc, #28]	@ (8000ac4 <keypad_logic_update+0xe0>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	801a      	strh	r2, [r3, #0]
    entrada_completa = true;
 8000aac:	4b03      	ldr	r3, [pc, #12]	@ (8000abc <keypad_logic_update+0xd8>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	701a      	strb	r2, [r3, #0]
 8000ab2:	e000      	b.n	8000ab6 <keypad_logic_update+0xd2>
  if (tecla == 0 || entrada_completa) return;
 8000ab4:	bf00      	nop
  }
}
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	200000ec 	.word	0x200000ec
 8000ac0:	200000e8 	.word	0x200000e8
 8000ac4:	200000ea 	.word	0x200000ea

08000ac8 <entrada_finalizada>:

bool entrada_finalizada(void) {
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  return entrada_completa;
 8000acc:	4b03      	ldr	r3, [pc, #12]	@ (8000adc <entrada_finalizada+0x14>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	200000ec 	.word	0x200000ec

08000ae0 <get_tiempo_confirmado>:

uint16_t get_tiempo_confirmado(void) {
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  return tiempo_confirmado;
 8000ae4:	4b03      	ldr	r3, [pc, #12]	@ (8000af4 <get_tiempo_confirmado+0x14>)
 8000ae6:	881b      	ldrh	r3, [r3, #0]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	200000ea 	.word	0x200000ea

08000af8 <reset_entrada>:

void reset_entrada(void) {
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  tiempo_simulado = 0;
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <reset_entrada+0x20>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	801a      	strh	r2, [r3, #0]
  tiempo_confirmado = 0;
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <reset_entrada+0x24>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	801a      	strh	r2, [r3, #0]
  entrada_completa = false;
 8000b08:	4b05      	ldr	r3, [pc, #20]	@ (8000b20 <reset_entrada+0x28>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	701a      	strb	r2, [r3, #0]
}
 8000b0e:	bf00      	nop
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	200000e8 	.word	0x200000e8
 8000b1c:	200000ea 	.word	0x200000ea
 8000b20:	200000ec 	.word	0x200000ec

08000b24 <lcd_init>:

static void lcd_send_nibble(uint8_t nibble);
static void lcd_send_cmd(uint8_t cmd);
static void lcd_send_data(uint8_t data);

void lcd_init(void) {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  HAL_Delay(50);
 8000b28:	2032      	movs	r0, #50	@ 0x32
 8000b2a:	f000 fbfb 	bl	8001324 <HAL_Delay>
  lcd_send_cmd(0x33);
 8000b2e:	2033      	movs	r0, #51	@ 0x33
 8000b30:	f000 f884 	bl	8000c3c <lcd_send_cmd>
  lcd_send_cmd(0x32);
 8000b34:	2032      	movs	r0, #50	@ 0x32
 8000b36:	f000 f881 	bl	8000c3c <lcd_send_cmd>
  lcd_send_cmd(0x28); // 4-bit, 2 lines
 8000b3a:	2028      	movs	r0, #40	@ 0x28
 8000b3c:	f000 f87e 	bl	8000c3c <lcd_send_cmd>
  lcd_send_cmd(0x0C); // Display ON, cursor OFF
 8000b40:	200c      	movs	r0, #12
 8000b42:	f000 f87b 	bl	8000c3c <lcd_send_cmd>
  lcd_send_cmd(0x06); // Entry mode
 8000b46:	2006      	movs	r0, #6
 8000b48:	f000 f878 	bl	8000c3c <lcd_send_cmd>
  lcd_clear();
 8000b4c:	f000 f812 	bl	8000b74 <lcd_clear>
  lcd_setCursor(0, 0);
 8000b50:	2100      	movs	r1, #0
 8000b52:	2000      	movs	r0, #0
 8000b54:	f000 f818 	bl	8000b88 <lcd_setCursor>
  lcd_print("LCD OK");
 8000b58:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <lcd_init+0x4c>)
 8000b5a:	f000 f830 	bl	8000bbe <lcd_print>
  HAL_Delay(1000);
 8000b5e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b62:	f000 fbdf 	bl	8001324 <HAL_Delay>
  lcd_clear();
 8000b66:	f000 f805 	bl	8000b74 <lcd_clear>
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	08007964 	.word	0x08007964

08000b74 <lcd_clear>:

void lcd_clear(void) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  lcd_send_cmd(0x01);
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f000 f85f 	bl	8000c3c <lcd_send_cmd>
  HAL_Delay(2);
 8000b7e:	2002      	movs	r0, #2
 8000b80:	f000 fbd0 	bl	8001324 <HAL_Delay>
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <lcd_setCursor>:

void lcd_setCursor(uint8_t row, uint8_t col) {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	460a      	mov	r2, r1
 8000b92:	71fb      	strb	r3, [r7, #7]
 8000b94:	4613      	mov	r3, r2
 8000b96:	71bb      	strb	r3, [r7, #6]
  uint8_t addr = (row == 0) ? 0x80 + col : 0xC0 + col;
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d103      	bne.n	8000ba6 <lcd_setCursor+0x1e>
 8000b9e:	79bb      	ldrb	r3, [r7, #6]
 8000ba0:	3b80      	subs	r3, #128	@ 0x80
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	e002      	b.n	8000bac <lcd_setCursor+0x24>
 8000ba6:	79bb      	ldrb	r3, [r7, #6]
 8000ba8:	3b40      	subs	r3, #64	@ 0x40
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	73fb      	strb	r3, [r7, #15]
  lcd_send_cmd(addr);
 8000bae:	7bfb      	ldrb	r3, [r7, #15]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 f843 	bl	8000c3c <lcd_send_cmd>
}
 8000bb6:	bf00      	nop
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <lcd_print>:

void lcd_print(char *str) {
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b082      	sub	sp, #8
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
  while (*str) lcd_send_data(*str++);
 8000bc6:	e006      	b.n	8000bd6 <lcd_print+0x18>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	1c5a      	adds	r2, r3, #1
 8000bcc:	607a      	str	r2, [r7, #4]
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f000 f852 	bl	8000c7a <lcd_send_data>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1f4      	bne.n	8000bc8 <lcd_print+0xa>
}
 8000bde:	bf00      	nop
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <lcd_print_int>:

void lcd_print_int(uint16_t num) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	80fb      	strh	r3, [r7, #6]
  char buf[6];
  sprintf(buf, "%u", num);
 8000bf2:	88fa      	ldrh	r2, [r7, #6]
 8000bf4:	f107 0308 	add.w	r3, r7, #8
 8000bf8:	4906      	ldr	r1, [pc, #24]	@ (8000c14 <lcd_print_int+0x2c>)
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f006 f9f4 	bl	8006fe8 <siprintf>
  lcd_print(buf);
 8000c00:	f107 0308 	add.w	r3, r7, #8
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff ffda 	bl	8000bbe <lcd_print>
}
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	0800796c 	.word	0x0800796c

08000c18 <lcd_print_line>:

void lcd_print_line(uint8_t row, char *str) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	6039      	str	r1, [r7, #0]
 8000c22:	71fb      	strb	r3, [r7, #7]
  lcd_setCursor(row, 0);
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	2100      	movs	r1, #0
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff ffad 	bl	8000b88 <lcd_setCursor>
  lcd_print(str);
 8000c2e:	6838      	ldr	r0, [r7, #0]
 8000c30:	f7ff ffc5 	bl	8000bbe <lcd_print>
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <lcd_send_cmd>:
  lcd_clear();
  lcd_setCursor(1, 0);
  lcd_print(estado);
}

static void lcd_send_cmd(uint8_t cmd) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	2110      	movs	r1, #16
 8000c4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c4e:	f003 f9ef 	bl	8004030 <HAL_GPIO_WritePin>
  lcd_send_nibble(cmd >> 4);
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	091b      	lsrs	r3, r3, #4
 8000c56:	b2db      	uxtb	r3, r3
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f000 f82d 	bl	8000cb8 <lcd_send_nibble>
  lcd_send_nibble(cmd & 0x0F);
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	f003 030f 	and.w	r3, r3, #15
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	4618      	mov	r0, r3
 8000c68:	f000 f826 	bl	8000cb8 <lcd_send_nibble>
  HAL_Delay(2);
 8000c6c:	2002      	movs	r0, #2
 8000c6e:	f000 fb59 	bl	8001324 <HAL_Delay>
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <lcd_send_data>:

static void lcd_send_data(uint8_t data) {
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b082      	sub	sp, #8
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	4603      	mov	r3, r0
 8000c82:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8000c84:	2201      	movs	r2, #1
 8000c86:	2110      	movs	r1, #16
 8000c88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c8c:	f003 f9d0 	bl	8004030 <HAL_GPIO_WritePin>
  lcd_send_nibble(data >> 4);
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	091b      	lsrs	r3, r3, #4
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 f80e 	bl	8000cb8 <lcd_send_nibble>
  lcd_send_nibble(data & 0x0F);
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	f003 030f 	and.w	r3, r3, #15
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 f807 	bl	8000cb8 <lcd_send_nibble>
  HAL_Delay(2);
 8000caa:	2002      	movs	r0, #2
 8000cac:	f000 fb3a 	bl	8001324 <HAL_Delay>
}
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <lcd_send_nibble>:

static void lcd_send_nibble(uint8_t nibble) {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(D4_PORT, D4_PIN, (nibble >> 0) & 1);
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 0301 	and.w	r3, r3, #1
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	461a      	mov	r2, r3
 8000ccc:	2140      	movs	r1, #64	@ 0x40
 8000cce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd2:	f003 f9ad 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(D5_PORT, D5_PIN, (nibble >> 1) & 1);
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	085b      	lsrs	r3, r3, #1
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	f003 0301 	and.w	r3, r3, #1
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	2180      	movs	r1, #128	@ 0x80
 8000ce6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cea:	f003 f9a1 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(D6_PORT, D6_PIN, (nibble >> 2) & 1);
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	089b      	lsrs	r3, r3, #2
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	f003 0301 	and.w	r3, r3, #1
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	4811      	ldr	r0, [pc, #68]	@ (8000d44 <lcd_send_nibble+0x8c>)
 8000d00:	f003 f996 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(D7_PORT, D7_PIN, (nibble >> 3) & 1);
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	08db      	lsrs	r3, r3, #3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	461a      	mov	r2, r3
 8000d12:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d16:	480b      	ldr	r0, [pc, #44]	@ (8000d44 <lcd_send_nibble+0x8c>)
 8000d18:	f003 f98a 	bl	8004030 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2120      	movs	r1, #32
 8000d20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d24:	f003 f984 	bl	8004030 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f000 fafb 	bl	8001324 <HAL_Delay>
  HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2120      	movs	r1, #32
 8000d32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d36:	f003 f97b 	bl	8004030 <HAL_GPIO_WritePin>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	48000400 	.word	0x48000400

08000d48 <assert_failed>:




#ifdef USE_FULL_ASSERT
void assert_failed(uint8_t *file, uint32_t line) {
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	6039      	str	r1, [r7, #0]
  while (1) {}
 8000d52:	bf00      	nop
 8000d54:	e7fd      	b.n	8000d52 <assert_failed+0xa>

08000d56 <SystemClock_Config>:
}
#endif


void SystemClock_Config(void)
  {
 8000d56:	b580      	push	{r7, lr}
 8000d58:	b090      	sub	sp, #64	@ 0x40
 8000d5a:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d5c:	f107 0318 	add.w	r3, r7, #24
 8000d60:	2228      	movs	r2, #40	@ 0x28
 8000d62:	2100      	movs	r1, #0
 8000d64:	4618      	mov	r0, r3
 8000d66:	f006 f961 	bl	800702c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
 8000d76:	611a      	str	r2, [r3, #16]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d80:	2310      	movs	r3, #16
 8000d82:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d84:	2302      	movs	r3, #2
 8000d86:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d8c:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000d8e:	f44f 1320 	mov.w	r3, #2621440	@ 0x280000
 8000d92:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000d94:	2300      	movs	r3, #0
 8000d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d98:	f107 0318 	add.w	r3, r7, #24
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f003 f973 	bl	8004088 <HAL_RCC_OscConfig>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <SystemClock_Config+0x56>
    {
      Error_Handler();
 8000da8:	f000 f818 	bl	8000ddc <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dac:	230f      	movs	r3, #15
 8000dae:	607b      	str	r3, [r7, #4]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db0:	2302      	movs	r3, #2
 8000db2:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db4:	2300      	movs	r3, #0
 8000db6:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000db8:	2300      	movs	r3, #0
 8000dba:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f004 fb81 	bl	80054cc <HAL_RCC_ClockConfig>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <SystemClock_Config+0x7e>
    {
      Error_Handler();
 8000dd0:	f000 f804 	bl	8000ddc <Error_Handler>
    }
  }
 8000dd4:	bf00      	nop
 8000dd6:	3740      	adds	r7, #64	@ 0x40
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <Error_Handler>:


void Error_Handler(void) {
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  while (1) {
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <Error_Handler+0x4>

08000de4 <main>:
    // Error loop
  }
  }


int main(void) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
  HAL_Init();
 8000dea:	f000 fa35 	bl	8001258 <HAL_Init>
  SystemClock_Config();
 8000dee:	f7ff ffb2 	bl	8000d56 <SystemClock_Config>
  MX_GPIO_Init();
 8000df2:	f7ff fc5f 	bl	80006b4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000df6:	f7ff fa43 	bl	8000280 <MX_ADC1_Init>
  MX_TIM4_Init();            // PWM para servo
 8000dfa:	f000 f9bd 	bl	8001178 <MX_TIM4_Init>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4844      	ldr	r0, [pc, #272]	@ (8000f14 <main+0x130>)
 8000e02:	f004 fed9 	bl	8005bb8 <HAL_TIM_PWM_Start>

  lcd_init();
 8000e06:	f7ff fe8d 	bl	8000b24 <lcd_init>
  buzzer_init();
 8000e0a:	f7ff fb25 	bl	8000458 <buzzer_init>
  servo_init();
 8000e0e:	f000 f895 	bl	8000f3c <servo_init>
  display7seg_init();
 8000e12:	f7ff fb3e 	bl	8000492 <display7seg_init>
  keypad_logic_init();
 8000e16:	f7ff fdcf 	bl	80009b8 <keypad_logic_init>

  lcd_print_line(0, "Tiempo:");
 8000e1a:	493f      	ldr	r1, [pc, #252]	@ (8000f18 <main+0x134>)
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f7ff fefb 	bl	8000c18 <lcd_print_line>
  lcd_print_line(1, "Ingresa min o A-D");
 8000e22:	493e      	ldr	r1, [pc, #248]	@ (8000f1c <main+0x138>)
 8000e24:	2001      	movs	r0, #1
 8000e26:	f7ff fef7 	bl	8000c18 <lcd_print_line>

  while (1) {
    keypad_logic_update();
 8000e2a:	f7ff fddb 	bl	80009e4 <keypad_logic_update>

    if (entrada_finalizada()) {
 8000e2e:	f7ff fe4b 	bl	8000ac8 <entrada_finalizada>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0f8      	beq.n	8000e2a <main+0x46>
      uint16_t tiempo = get_tiempo_confirmado();  // en segundos
 8000e38:	f7ff fe52 	bl	8000ae0 <get_tiempo_confirmado>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	80fb      	strh	r3, [r7, #6]

      lcd_clear();
 8000e40:	f7ff fe98 	bl	8000b74 <lcd_clear>
      lcd_print_line(0, "Confirmado:");
 8000e44:	4936      	ldr	r1, [pc, #216]	@ (8000f20 <main+0x13c>)
 8000e46:	2000      	movs	r0, #0
 8000e48:	f7ff fee6 	bl	8000c18 <lcd_print_line>
      lcd_setCursor(1, 0);
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	2001      	movs	r0, #1
 8000e50:	f7ff fe9a 	bl	8000b88 <lcd_setCursor>
      lcd_print_int(tiempo);
 8000e54:	88fb      	ldrh	r3, [r7, #6]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fec6 	bl	8000be8 <lcd_print_int>
      lcd_print(" seg");
 8000e5c:	4831      	ldr	r0, [pc, #196]	@ (8000f24 <main+0x140>)
 8000e5e:	f7ff feae 	bl	8000bbe <lcd_print>

      // Simulación de cuenta regresiva
      while (tiempo > 0) {
 8000e62:	e037      	b.n	8000ed4 <main+0xf0>
        lcd_setCursor(0, 0);
 8000e64:	2100      	movs	r1, #0
 8000e66:	2000      	movs	r0, #0
 8000e68:	f7ff fe8e 	bl	8000b88 <lcd_setCursor>
        lcd_print("Restante:");
 8000e6c:	482e      	ldr	r0, [pc, #184]	@ (8000f28 <main+0x144>)
 8000e6e:	f7ff fea6 	bl	8000bbe <lcd_print>
        lcd_setCursor(1, 0);
 8000e72:	2100      	movs	r1, #0
 8000e74:	2001      	movs	r0, #1
 8000e76:	f7ff fe87 	bl	8000b88 <lcd_setCursor>
        lcd_print_int(tiempo);
 8000e7a:	88fb      	ldrh	r3, [r7, #6]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff feb3 	bl	8000be8 <lcd_print_int>
        lcd_print("s ");
 8000e82:	482a      	ldr	r0, [pc, #168]	@ (8000f2c <main+0x148>)
 8000e84:	f7ff fe9b 	bl	8000bbe <lcd_print>

        displayNumber(tiempo);  // Mostrar en display 7 segmentos
 8000e88:	88fb      	ldrh	r3, [r7, #6]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fb6c 	bl	8000568 <displayNumber>

        if (tiempo % 5 == 0) {
 8000e90:	88fa      	ldrh	r2, [r7, #6]
 8000e92:	4b27      	ldr	r3, [pc, #156]	@ (8000f30 <main+0x14c>)
 8000e94:	fba3 1302 	umull	r1, r3, r3, r2
 8000e98:	0899      	lsrs	r1, r3, #2
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	440b      	add	r3, r1
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d10e      	bne.n	8000ec6 <main+0xe2>
          uint16_t temp = read_temperature();
 8000ea8:	f7ff fac2 	bl	8000430 <read_temperature>
 8000eac:	4603      	mov	r3, r0
 8000eae:	80bb      	strh	r3, [r7, #4]
          lcd_setCursor(0, 0);
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f7ff fe68 	bl	8000b88 <lcd_setCursor>
          lcd_print("Temp:");
 8000eb8:	481e      	ldr	r0, [pc, #120]	@ (8000f34 <main+0x150>)
 8000eba:	f7ff fe80 	bl	8000bbe <lcd_print>
          lcd_print_int(temp);
 8000ebe:	88bb      	ldrh	r3, [r7, #4]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff fe91 	bl	8000be8 <lcd_print_int>
        }

        HAL_Delay(1000); // Simula 1 segundo
 8000ec6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eca:	f000 fa2b 	bl	8001324 <HAL_Delay>
        tiempo--;
 8000ece:	88fb      	ldrh	r3, [r7, #6]
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	80fb      	strh	r3, [r7, #6]
      while (tiempo > 0) {
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1c4      	bne.n	8000e64 <main+0x80>
      }

      // Fin del ciclo
      lcd_clear();
 8000eda:	f7ff fe4b 	bl	8000b74 <lcd_clear>
      lcd_print("Fin del ciclo");
 8000ede:	4816      	ldr	r0, [pc, #88]	@ (8000f38 <main+0x154>)
 8000ee0:	f7ff fe6d 	bl	8000bbe <lcd_print>
      buzzer_on();
 8000ee4:	f7ff fabf 	bl	8000466 <buzzer_on>
      HAL_Delay(2000);
 8000ee8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000eec:	f000 fa1a 	bl	8001324 <HAL_Delay>
      buzzer_off();
 8000ef0:	f7ff fac4 	bl	800047c <buzzer_off>
      servo_set_angle(90); // Ejemplo: abrir compuerta
 8000ef4:	205a      	movs	r0, #90	@ 0x5a
 8000ef6:	f000 f82f 	bl	8000f58 <servo_set_angle>

      reset_entrada();
 8000efa:	f7ff fdfd 	bl	8000af8 <reset_entrada>
      lcd_clear();
 8000efe:	f7ff fe39 	bl	8000b74 <lcd_clear>
      lcd_print_line(0, "Tiempo:");
 8000f02:	4905      	ldr	r1, [pc, #20]	@ (8000f18 <main+0x134>)
 8000f04:	2000      	movs	r0, #0
 8000f06:	f7ff fe87 	bl	8000c18 <lcd_print_line>
      lcd_print_line(1, "Ingresa min o A-D");
 8000f0a:	4904      	ldr	r1, [pc, #16]	@ (8000f1c <main+0x138>)
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f7ff fe83 	bl	8000c18 <lcd_print_line>
    keypad_logic_update();
 8000f12:	e78a      	b.n	8000e2a <main+0x46>
 8000f14:	200000f4 	.word	0x200000f4
 8000f18:	08007970 	.word	0x08007970
 8000f1c:	08007978 	.word	0x08007978
 8000f20:	0800798c 	.word	0x0800798c
 8000f24:	08007998 	.word	0x08007998
 8000f28:	080079a0 	.word	0x080079a0
 8000f2c:	080079ac 	.word	0x080079ac
 8000f30:	cccccccd 	.word	0xcccccccd
 8000f34:	080079b0 	.word	0x080079b0
 8000f38:	080079b8 	.word	0x080079b8

08000f3c <servo_init>:

#define SERVO_MIN_PULSE 500   // 0° → 0.5 ms
#define SERVO_MAX_PULSE 2500  // 180° → 2.5 ms
#define SERVO_PERIOD     20000 // 20 ms (50 Hz)

void servo_init(void) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  // Ya configurado en CubeMX como PWM en TIM4_CH1
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000f40:	2100      	movs	r1, #0
 8000f42:	4804      	ldr	r0, [pc, #16]	@ (8000f54 <servo_init+0x18>)
 8000f44:	f004 fe38 	bl	8005bb8 <HAL_TIM_PWM_Start>
  servo_set_angle(0); // Posición inicial
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f000 f805 	bl	8000f58 <servo_set_angle>
}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200000f4 	.word	0x200000f4

08000f58 <servo_set_angle>:

void servo_set_angle(uint8_t angle) {
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
  if (angle > 180) angle = 180;
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	2bb4      	cmp	r3, #180	@ 0xb4
 8000f66:	d901      	bls.n	8000f6c <servo_set_angle+0x14>
 8000f68:	23b4      	movs	r3, #180	@ 0xb4
 8000f6a:	71fb      	strb	r3, [r7, #7]

  uint32_t pulse = SERVO_MIN_PULSE + ((SERVO_MAX_PULSE - SERVO_MIN_PULSE) * angle) / 180;
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000f72:	fb02 f303 	mul.w	r3, r2, r3
 8000f76:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa0 <servo_set_angle+0x48>)
 8000f78:	fb82 1203 	smull	r1, r2, r2, r3
 8000f7c:	441a      	add	r2, r3
 8000f7e:	11d2      	asrs	r2, r2, #7
 8000f80:	17db      	asrs	r3, r3, #31
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000f88:	60fb      	str	r3, [r7, #12]

  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse);
 8000f8a:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <servo_set_angle+0x4c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000f92:	bf00      	nop
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	b60b60b7 	.word	0xb60b60b7
 8000fa4:	200000f4 	.word	0x200000f4

08000fa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fae:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <HAL_MspInit+0x44>)
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	4a0e      	ldr	r2, [pc, #56]	@ (8000fec <HAL_MspInit+0x44>)
 8000fb4:	f043 0301 	orr.w	r3, r3, #1
 8000fb8:	6193      	str	r3, [r2, #24]
 8000fba:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <HAL_MspInit+0x44>)
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc6:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <HAL_MspInit+0x44>)
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	4a08      	ldr	r2, [pc, #32]	@ (8000fec <HAL_MspInit+0x44>)
 8000fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fd0:	61d3      	str	r3, [r2, #28]
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <HAL_MspInit+0x44>)
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000fde:	2007      	movs	r0, #7
 8000fe0:	f002 fd2c 	bl	8003a3c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40021000 	.word	0x40021000

08000ff0 <HAL_TIM_MspPostInit>:

/* USER CODE BEGIN 1 */
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]
  if(htim->Instance == TIM4)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a12      	ldr	r2, [pc, #72]	@ (8001058 <HAL_TIM_MspPostInit+0x68>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d11d      	bne.n	800104e <HAL_TIM_MspPostInit+0x5e>
  {
    __HAL_RCC_GPIOA_CLK_ENABLE(); // Asegurate que el puerto esté habilitado
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <HAL_TIM_MspPostInit+0x6c>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	4a11      	ldr	r2, [pc, #68]	@ (800105c <HAL_TIM_MspPostInit+0x6c>)
 8001018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800101c:	6153      	str	r3, [r2, #20]
 800101e:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <HAL_TIM_MspPostInit+0x6c>)
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]

    /**TIM4 GPIO Configuration
    PA10     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800102a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800102e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2300      	movs	r3, #0
 800103a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800103c:	2302      	movs	r3, #2
 800103e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	4619      	mov	r1, r3
 8001046:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104a:	f002 fd67 	bl	8003b1c <HAL_GPIO_Init>
  }
}
 800104e:	bf00      	nop
 8001050:	3720      	adds	r7, #32
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	40000800 	.word	0x40000800
 800105c:	40021000 	.word	0x40021000

08001060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <NMI_Handler+0x4>

08001068 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <HardFault_Handler+0x4>

08001070 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001074:	bf00      	nop
 8001076:	e7fd      	b.n	8001074 <MemManage_Handler+0x4>

08001078 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <BusFault_Handler+0x4>

08001080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001084:	bf00      	nop
 8001086:	e7fd      	b.n	8001084 <UsageFault_Handler+0x4>

08001088 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b6:	f000 f915 	bl	80012e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80010c4:	4802      	ldr	r0, [pc, #8]	@ (80010d0 <ADC1_2_IRQHandler+0x10>)
 80010c6:	f000 ff67 	bl	8001f98 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000098 	.word	0x20000098

080010d4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <TIM4_IRQHandler+0x10>)
 80010da:	f004 ff29 	bl	8005f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200000f4 	.word	0x200000f4

080010e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f0:	4a14      	ldr	r2, [pc, #80]	@ (8001144 <_sbrk+0x5c>)
 80010f2:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <_sbrk+0x60>)
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010fc:	4b13      	ldr	r3, [pc, #76]	@ (800114c <_sbrk+0x64>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d102      	bne.n	800110a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001104:	4b11      	ldr	r3, [pc, #68]	@ (800114c <_sbrk+0x64>)
 8001106:	4a12      	ldr	r2, [pc, #72]	@ (8001150 <_sbrk+0x68>)
 8001108:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800110a:	4b10      	ldr	r3, [pc, #64]	@ (800114c <_sbrk+0x64>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	429a      	cmp	r2, r3
 8001116:	d207      	bcs.n	8001128 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001118:	f005 ff90 	bl	800703c <__errno>
 800111c:	4603      	mov	r3, r0
 800111e:	220c      	movs	r2, #12
 8001120:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
 8001126:	e009      	b.n	800113c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001128:	4b08      	ldr	r3, [pc, #32]	@ (800114c <_sbrk+0x64>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800112e:	4b07      	ldr	r3, [pc, #28]	@ (800114c <_sbrk+0x64>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4413      	add	r3, r2
 8001136:	4a05      	ldr	r2, [pc, #20]	@ (800114c <_sbrk+0x64>)
 8001138:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800113a:	68fb      	ldr	r3, [r7, #12]
}
 800113c:	4618      	mov	r0, r3
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20010000 	.word	0x20010000
 8001148:	00000400 	.word	0x00000400
 800114c:	200000f0 	.word	0x200000f0
 8001150:	20000290 	.word	0x20000290

08001154 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <SystemInit+0x20>)
 800115a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800115e:	4a05      	ldr	r2, [pc, #20]	@ (8001174 <SystemInit+0x20>)
 8001160:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001164:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
 800118c:	615a      	str	r2, [r3, #20]
 800118e:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001190:	4b1a      	ldr	r3, [pc, #104]	@ (80011fc <MX_TIM4_Init+0x84>)
 8001192:	4a1b      	ldr	r2, [pc, #108]	@ (8001200 <MX_TIM4_Init+0x88>)
 8001194:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71; // 72 MHz / (71+1) = 1 MHz
 8001196:	4b19      	ldr	r3, [pc, #100]	@ (80011fc <MX_TIM4_Init+0x84>)
 8001198:	2247      	movs	r2, #71	@ 0x47
 800119a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800119c:	4b17      	ldr	r3, [pc, #92]	@ (80011fc <MX_TIM4_Init+0x84>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000 - 1; // 20 ms → 50 Hz
 80011a2:	4b16      	ldr	r3, [pc, #88]	@ (80011fc <MX_TIM4_Init+0x84>)
 80011a4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80011a8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011aa:	4b14      	ldr	r3, [pc, #80]	@ (80011fc <MX_TIM4_Init+0x84>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <MX_TIM4_Init+0x84>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80011b6:	4811      	ldr	r0, [pc, #68]	@ (80011fc <MX_TIM4_Init+0x84>)
 80011b8:	f004 fbee 	bl	8005998 <HAL_TIM_PWM_Init>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_TIM4_Init+0x4e>
  {
    Error_Handler();
 80011c2:	f7ff fe0b 	bl	8000ddc <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011c6:	2360      	movs	r3, #96	@ 0x60
 80011c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500; // Centro (1.5 ms)
 80011ca:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80011ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011d0:	2300      	movs	r3, #0
 80011d2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	2200      	movs	r2, #0
 80011dc:	4619      	mov	r1, r3
 80011de:	4807      	ldr	r0, [pc, #28]	@ (80011fc <MX_TIM4_Init+0x84>)
 80011e0:	f004 ffa8 	bl	8006134 <HAL_TIM_PWM_ConfigChannel>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80011ea:	f7ff fdf7 	bl	8000ddc <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim4);
 80011ee:	4803      	ldr	r0, [pc, #12]	@ (80011fc <MX_TIM4_Init+0x84>)
 80011f0:	f7ff fefe 	bl	8000ff0 <HAL_TIM_MspPostInit>
}
 80011f4:	bf00      	nop
 80011f6:	3720      	adds	r7, #32
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	200000f4 	.word	0x200000f4
 8001200:	40000800 	.word	0x40000800

08001204 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001204:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800123c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001208:	f7ff ffa4 	bl	8001154 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800120c:	480c      	ldr	r0, [pc, #48]	@ (8001240 <LoopForever+0x6>)
  ldr r1, =_edata
 800120e:	490d      	ldr	r1, [pc, #52]	@ (8001244 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001210:	4a0d      	ldr	r2, [pc, #52]	@ (8001248 <LoopForever+0xe>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001214:	e002      	b.n	800121c <LoopCopyDataInit>

08001216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800121a:	3304      	adds	r3, #4

0800121c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800121c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800121e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001220:	d3f9      	bcc.n	8001216 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001222:	4a0a      	ldr	r2, [pc, #40]	@ (800124c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001224:	4c0a      	ldr	r4, [pc, #40]	@ (8001250 <LoopForever+0x16>)
  movs r3, #0
 8001226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001228:	e001      	b.n	800122e <LoopFillZerobss>

0800122a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800122a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800122c:	3204      	adds	r2, #4

0800122e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800122e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001230:	d3fb      	bcc.n	800122a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001232:	f005 ff09 	bl	8007048 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001236:	f7ff fdd5 	bl	8000de4 <main>

0800123a <LoopForever>:

LoopForever:
    b LoopForever
 800123a:	e7fe      	b.n	800123a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800123c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001244:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001248:	08007b60 	.word	0x08007b60
  ldr r2, =_sbss
 800124c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001250:	2000028c 	.word	0x2000028c

08001254 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001254:	e7fe      	b.n	8001254 <ADC3_IRQHandler>
	...

08001258 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800125c:	4b08      	ldr	r3, [pc, #32]	@ (8001280 <HAL_Init+0x28>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a07      	ldr	r2, [pc, #28]	@ (8001280 <HAL_Init+0x28>)
 8001262:	f043 0310 	orr.w	r3, r3, #16
 8001266:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001268:	2003      	movs	r0, #3
 800126a:	f002 fbe7 	bl	8003a3c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800126e:	2000      	movs	r0, #0
 8001270:	f000 f808 	bl	8001284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001274:	f7ff fe98 	bl	8000fa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40022000 	.word	0x40022000

08001284 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800128c:	4b12      	ldr	r3, [pc, #72]	@ (80012d8 <HAL_InitTick+0x54>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <HAL_InitTick+0x58>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800129a:	fbb3 f3f1 	udiv	r3, r3, r1
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f002 fc2e 	bl	8003b04 <HAL_SYSTICK_Config>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e00e      	b.n	80012d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b0f      	cmp	r3, #15
 80012b6:	d80a      	bhi.n	80012ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b8:	2200      	movs	r2, #0
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295
 80012c0:	f002 fbdc 	bl	8003a7c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012c4:	4a06      	ldr	r2, [pc, #24]	@ (80012e0 <HAL_InitTick+0x5c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e000      	b.n	80012d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000020 	.word	0x20000020
 80012dc:	20000028 	.word	0x20000028
 80012e0:	20000024 	.word	0x20000024

080012e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e8:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <HAL_IncTick+0x20>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <HAL_IncTick+0x24>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a04      	ldr	r2, [pc, #16]	@ (8001308 <HAL_IncTick+0x24>)
 80012f6:	6013      	str	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20000028 	.word	0x20000028
 8001308:	20000140 	.word	0x20000140

0800130c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001310:	4b03      	ldr	r3, [pc, #12]	@ (8001320 <HAL_GetTick+0x14>)
 8001312:	681b      	ldr	r3, [r3, #0]
}
 8001314:	4618      	mov	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	20000140 	.word	0x20000140

08001324 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800132c:	f7ff ffee 	bl	800130c <HAL_GetTick>
 8001330:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800133c:	d005      	beq.n	800134a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800133e:	4b0a      	ldr	r3, [pc, #40]	@ (8001368 <HAL_Delay+0x44>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	461a      	mov	r2, r3
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800134a:	bf00      	nop
 800134c:	f7ff ffde 	bl	800130c <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	68fa      	ldr	r2, [r7, #12]
 8001358:	429a      	cmp	r2, r3
 800135a:	d8f7      	bhi.n	800134c <HAL_Delay+0x28>
  {
  }
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000028 	.word	0x20000028

0800136c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b09a      	sub	sp, #104	@ 0x68
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80013b6:	2300      	movs	r3, #0
 80013b8:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d101      	bne.n	80013c8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	e35e      	b.n	8001a86 <HAL_ADC_Init+0x6de>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013d0:	d012      	beq.n	80013f8 <HAL_ADC_Init+0x50>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a8b      	ldr	r2, [pc, #556]	@ (8001604 <HAL_ADC_Init+0x25c>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d00d      	beq.n	80013f8 <HAL_ADC_Init+0x50>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a89      	ldr	r2, [pc, #548]	@ (8001608 <HAL_ADC_Init+0x260>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d008      	beq.n	80013f8 <HAL_ADC_Init+0x50>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a88      	ldr	r2, [pc, #544]	@ (800160c <HAL_ADC_Init+0x264>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d003      	beq.n	80013f8 <HAL_ADC_Init+0x50>
 80013f0:	21f2      	movs	r1, #242	@ 0xf2
 80013f2:	4887      	ldr	r0, [pc, #540]	@ (8001610 <HAL_ADC_Init+0x268>)
 80013f4:	f7ff fca8 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d012      	beq.n	8001426 <HAL_ADC_Init+0x7e>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001408:	d00d      	beq.n	8001426 <HAL_ADC_Init+0x7e>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001412:	d008      	beq.n	8001426 <HAL_ADC_Init+0x7e>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800141c:	d003      	beq.n	8001426 <HAL_ADC_Init+0x7e>
 800141e:	21f3      	movs	r1, #243	@ 0xf3
 8001420:	487b      	ldr	r0, [pc, #492]	@ (8001610 <HAL_ADC_Init+0x268>)
 8001422:	f7ff fc91 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d00f      	beq.n	800144e <HAL_ADC_Init+0xa6>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	2b08      	cmp	r3, #8
 8001434:	d00b      	beq.n	800144e <HAL_ADC_Init+0xa6>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2b10      	cmp	r3, #16
 800143c:	d007      	beq.n	800144e <HAL_ADC_Init+0xa6>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	2b18      	cmp	r3, #24
 8001444:	d003      	beq.n	800144e <HAL_ADC_Init+0xa6>
 8001446:	21f4      	movs	r1, #244	@ 0xf4
 8001448:	4871      	ldr	r0, [pc, #452]	@ (8001610 <HAL_ADC_Init+0x268>)
 800144a:	f7ff fc7d 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d007      	beq.n	8001466 <HAL_ADC_Init+0xbe>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	2b20      	cmp	r3, #32
 800145c:	d003      	beq.n	8001466 <HAL_ADC_Init+0xbe>
 800145e:	21f5      	movs	r1, #245	@ 0xf5
 8001460:	486b      	ldr	r0, [pc, #428]	@ (8001610 <HAL_ADC_Init+0x268>)
 8001462:	f7ff fc71 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d007      	beq.n	800147e <HAL_ADC_Init+0xd6>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d003      	beq.n	800147e <HAL_ADC_Init+0xd6>
 8001476:	21f6      	movs	r1, #246	@ 0xf6
 8001478:	4865      	ldr	r0, [pc, #404]	@ (8001610 <HAL_ADC_Init+0x268>)
 800147a:	f7ff fc65 	bl	8000d48 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	7e5b      	ldrb	r3, [r3, #25]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d007      	beq.n	8001496 <HAL_ADC_Init+0xee>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	7e5b      	ldrb	r3, [r3, #25]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d003      	beq.n	8001496 <HAL_ADC_Init+0xee>
 800148e:	21f7      	movs	r1, #247	@ 0xf7
 8001490:	485f      	ldr	r0, [pc, #380]	@ (8001610 <HAL_ADC_Init+0x268>)
 8001492:	f7ff fc59 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800149a:	2b00      	cmp	r3, #0
 800149c:	d012      	beq.n	80014c4 <HAL_ADC_Init+0x11c>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014a6:	d00d      	beq.n	80014c4 <HAL_ADC_Init+0x11c>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80014b0:	d008      	beq.n	80014c4 <HAL_ADC_Init+0x11c>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80014ba:	d003      	beq.n	80014c4 <HAL_ADC_Init+0x11c>
 80014bc:	21f8      	movs	r1, #248	@ 0xf8
 80014be:	4854      	ldr	r0, [pc, #336]	@ (8001610 <HAL_ADC_Init+0x268>)
 80014c0:	f7ff fc42 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 808b 	beq.w	80015e4 <HAL_ADC_Init+0x23c>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d2:	2b40      	cmp	r3, #64	@ 0x40
 80014d4:	f000 8086 	beq.w	80015e4 <HAL_ADC_Init+0x23c>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014dc:	2bc0      	cmp	r3, #192	@ 0xc0
 80014de:	f000 8081 	beq.w	80015e4 <HAL_ADC_Init+0x23c>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e6:	f5b3 7f70 	cmp.w	r3, #960	@ 0x3c0
 80014ea:	d07b      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014f0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80014f4:	d076      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014fa:	f5b3 7f50 	cmp.w	r3, #832	@ 0x340
 80014fe:	d071      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001504:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8001508:	d06c      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800150e:	f5b3 7f70 	cmp.w	r3, #960	@ 0x3c0
 8001512:	d067      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001518:	2b40      	cmp	r3, #64	@ 0x40
 800151a:	d063      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001520:	2b00      	cmp	r3, #0
 8001522:	d05f      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001528:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800152c:	d05a      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001532:	f5b3 7f50 	cmp.w	r3, #832	@ 0x340
 8001536:	d055      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800153c:	2bc0      	cmp	r3, #192	@ 0xc0
 800153e:	d051      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001544:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001548:	d04c      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800154e:	2b80      	cmp	r3, #128	@ 0x80
 8001550:	d048      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001556:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 800155a:	d043      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001560:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8001564:	d03e      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156a:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 800156e:	d039      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001574:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001578:	d034      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800157e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001582:	d02f      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001588:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 800158c:	d02a      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001596:	d025      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800159c:	f5b3 7f60 	cmp.w	r3, #896	@ 0x380
 80015a0:	d020      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015a6:	f5b3 7f50 	cmp.w	r3, #832	@ 0x340
 80015aa:	d01b      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b0:	f5b3 7f70 	cmp.w	r3, #960	@ 0x3c0
 80015b4:	d016      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ba:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 80015be:	d011      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c4:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 80015c8:	d00c      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ce:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 80015d2:	d007      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d003      	beq.n	80015e4 <HAL_ADC_Init+0x23c>
 80015dc:	21f9      	movs	r1, #249	@ 0xf9
 80015de:	480c      	ldr	r0, [pc, #48]	@ (8001610 <HAL_ADC_Init+0x268>)
 80015e0:	f7ff fbb2 	bl	8000d48 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d012      	beq.n	8001614 <HAL_ADC_Init+0x26c>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d00d      	beq.n	8001614 <HAL_ADC_Init+0x26c>
 80015f8:	21fa      	movs	r1, #250	@ 0xfa
 80015fa:	4805      	ldr	r0, [pc, #20]	@ (8001610 <HAL_ADC_Init+0x268>)
 80015fc:	f7ff fba4 	bl	8000d48 <assert_failed>
 8001600:	e008      	b.n	8001614 <HAL_ADC_Init+0x26c>
 8001602:	bf00      	nop
 8001604:	50000100 	.word	0x50000100
 8001608:	50000400 	.word	0x50000400
 800160c:	50000500 	.word	0x50000500
 8001610:	080079c8 	.word	0x080079c8
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	2b04      	cmp	r3, #4
 800161a:	d007      	beq.n	800162c <HAL_ADC_Init+0x284>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	695b      	ldr	r3, [r3, #20]
 8001620:	2b08      	cmp	r3, #8
 8001622:	d003      	beq.n	800162c <HAL_ADC_Init+0x284>
 8001624:	21fb      	movs	r1, #251	@ 0xfb
 8001626:	4893      	ldr	r0, [pc, #588]	@ (8001874 <HAL_ADC_Init+0x4cc>)
 8001628:	f7ff fb8e 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001630:	2b01      	cmp	r3, #1
 8001632:	d007      	beq.n	8001644 <HAL_ADC_Init+0x29c>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <HAL_ADC_Init+0x29c>
 800163c:	21fc      	movs	r1, #252	@ 0xfc
 800163e:	488d      	ldr	r0, [pc, #564]	@ (8001874 <HAL_ADC_Init+0x4cc>)
 8001640:	f7ff fb82 	bl	8000d48 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	7e1b      	ldrb	r3, [r3, #24]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d007      	beq.n	800165c <HAL_ADC_Init+0x2b4>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	7e1b      	ldrb	r3, [r3, #24]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d003      	beq.n	800165c <HAL_ADC_Init+0x2b4>
 8001654:	21fd      	movs	r1, #253	@ 0xfd
 8001656:	4887      	ldr	r0, [pc, #540]	@ (8001874 <HAL_ADC_Init+0x4cc>)
 8001658:	f7ff fb76 	bl	8000d48 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d02d      	beq.n	80016c0 <HAL_ADC_Init+0x318>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69db      	ldr	r3, [r3, #28]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <HAL_ADC_Init+0x2cc>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	69db      	ldr	r3, [r3, #28]
 8001670:	2b10      	cmp	r3, #16
 8001672:	d904      	bls.n	800167e <HAL_ADC_Init+0x2d6>
 8001674:	f240 1101 	movw	r1, #257	@ 0x101
 8001678:	487e      	ldr	r0, [pc, #504]	@ (8001874 <HAL_ADC_Init+0x4cc>)
 800167a:	f7ff fb65 	bl	8000d48 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d009      	beq.n	800169c <HAL_ADC_Init+0x2f4>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d004      	beq.n	800169c <HAL_ADC_Init+0x2f4>
 8001692:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001696:	4877      	ldr	r0, [pc, #476]	@ (8001874 <HAL_ADC_Init+0x4cc>)
 8001698:	f7ff fb56 	bl	8000d48 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d00c      	beq.n	80016c0 <HAL_ADC_Init+0x318>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_ADC_Init+0x30e>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b2:	2b08      	cmp	r3, #8
 80016b4:	d904      	bls.n	80016c0 <HAL_ADC_Init+0x318>
 80016b6:	f240 1105 	movw	r1, #261	@ 0x105
 80016ba:	486e      	ldr	r0, [pc, #440]	@ (8001874 <HAL_ADC_Init+0x4cc>)
 80016bc:	f7ff fb44 	bl	8000d48 <assert_failed>
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c4:	f003 0310 	and.w	r3, r3, #16
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d176      	bne.n	80017ba <HAL_ADC_Init+0x412>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d152      	bne.n	800177a <HAL_ADC_Init+0x3d2>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7fe fe58 	bl	80003a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d13b      	bne.n	800177a <HAL_ADC_Init+0x3d2>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f002 f864 	bl	80037d0 <ADC_Disable>
 8001708:	4603      	mov	r3, r0
 800170a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001712:	f003 0310 	and.w	r3, r3, #16
 8001716:	2b00      	cmp	r3, #0
 8001718:	d12f      	bne.n	800177a <HAL_ADC_Init+0x3d2>
 800171a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800171e:	2b00      	cmp	r3, #0
 8001720:	d12b      	bne.n	800177a <HAL_ADC_Init+0x3d2>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800172a:	f023 0302 	bic.w	r3, r3, #2
 800172e:	f043 0202 	orr.w	r2, r3, #2
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001744:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001754:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001756:	4b48      	ldr	r3, [pc, #288]	@ (8001878 <HAL_ADC_Init+0x4d0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a48      	ldr	r2, [pc, #288]	@ (800187c <HAL_ADC_Init+0x4d4>)
 800175c:	fba2 2303 	umull	r2, r3, r2, r3
 8001760:	0c9a      	lsrs	r2, r3, #18
 8001762:	4613      	mov	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800176c:	e002      	b.n	8001774 <HAL_ADC_Init+0x3cc>
          {
            wait_loop_index--;
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	3b01      	subs	r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1f9      	bne.n	800176e <HAL_ADC_Init+0x3c6>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d007      	beq.n	8001798 <HAL_ADC_Init+0x3f0>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001792:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001796:	d110      	bne.n	80017ba <HAL_ADC_Init+0x412>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179c:	f023 0312 	bic.w	r3, r3, #18
 80017a0:	f043 0210 	orr.w	r2, r3, #16
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ac:	f043 0201 	orr.w	r2, r3, #1
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f040 8152 	bne.w	8001a6c <HAL_ADC_Init+0x6c4>
 80017c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	f040 814d 	bne.w	8001a6c <HAL_ADC_Init+0x6c4>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80017dc:	2b00      	cmp	r3, #0
 80017de:	f040 8145 	bne.w	8001a6c <HAL_ADC_Init+0x6c4>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80017ea:	f043 0202 	orr.w	r2, r3, #2
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80017fa:	d004      	beq.n	8001806 <HAL_ADC_Init+0x45e>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a1f      	ldr	r2, [pc, #124]	@ (8001880 <HAL_ADC_Init+0x4d8>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d101      	bne.n	800180a <HAL_ADC_Init+0x462>
 8001806:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <HAL_ADC_Init+0x4dc>)
 8001808:	e000      	b.n	800180c <HAL_ADC_Init+0x464>
 800180a:	4b1f      	ldr	r3, [pc, #124]	@ (8001888 <HAL_ADC_Init+0x4e0>)
 800180c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001816:	d102      	bne.n	800181e <HAL_ADC_Init+0x476>
 8001818:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_ADC_Init+0x4d8>)
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	e01a      	b.n	8001854 <HAL_ADC_Init+0x4ac>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a17      	ldr	r2, [pc, #92]	@ (8001880 <HAL_ADC_Init+0x4d8>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d103      	bne.n	8001830 <HAL_ADC_Init+0x488>
 8001828:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	e011      	b.n	8001854 <HAL_ADC_Init+0x4ac>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a15      	ldr	r2, [pc, #84]	@ (800188c <HAL_ADC_Init+0x4e4>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d102      	bne.n	8001840 <HAL_ADC_Init+0x498>
 800183a:	4b15      	ldr	r3, [pc, #84]	@ (8001890 <HAL_ADC_Init+0x4e8>)
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	e009      	b.n	8001854 <HAL_ADC_Init+0x4ac>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <HAL_ADC_Init+0x4e8>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d102      	bne.n	8001850 <HAL_ADC_Init+0x4a8>
 800184a:	4b10      	ldr	r3, [pc, #64]	@ (800188c <HAL_ADC_Init+0x4e4>)
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	e001      	b.n	8001854 <HAL_ADC_Init+0x4ac>
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 0303 	and.w	r3, r3, #3
 800185e:	2b01      	cmp	r3, #1
 8001860:	d118      	bne.n	8001894 <HAL_ADC_Init+0x4ec>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	2b01      	cmp	r3, #1
 800186e:	d111      	bne.n	8001894 <HAL_ADC_Init+0x4ec>
 8001870:	2301      	movs	r3, #1
 8001872:	e010      	b.n	8001896 <HAL_ADC_Init+0x4ee>
 8001874:	080079c8 	.word	0x080079c8
 8001878:	20000020 	.word	0x20000020
 800187c:	431bde83 	.word	0x431bde83
 8001880:	50000100 	.word	0x50000100
 8001884:	50000300 	.word	0x50000300
 8001888:	50000700 	.word	0x50000700
 800188c:	50000400 	.word	0x50000400
 8001890:	50000500 	.word	0x50000500
 8001894:	2300      	movs	r3, #0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d11c      	bne.n	80018d4 <HAL_ADC_Init+0x52c>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800189a:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800189c:	2b00      	cmp	r3, #0
 800189e:	d010      	beq.n	80018c2 <HAL_ADC_Init+0x51a>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 0303 	and.w	r3, r3, #3
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d107      	bne.n	80018bc <HAL_ADC_Init+0x514>
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d101      	bne.n	80018bc <HAL_ADC_Init+0x514>
 80018b8:	2301      	movs	r3, #1
 80018ba:	e000      	b.n	80018be <HAL_ADC_Init+0x516>
 80018bc:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d108      	bne.n	80018d4 <HAL_ADC_Init+0x52c>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80018c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	431a      	orrs	r2, r3
 80018d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018d2:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	7e5b      	ldrb	r3, [r3, #25]
 80018d8:	035b      	lsls	r3, r3, #13
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80018de:	2a01      	cmp	r2, #1
 80018e0:	d002      	beq.n	80018e8 <HAL_ADC_Init+0x540>
 80018e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018e6:	e000      	b.n	80018ea <HAL_ADC_Init+0x542>
 80018e8:	2200      	movs	r2, #0
 80018ea:	431a      	orrs	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	431a      	orrs	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80018fa:	4313      	orrs	r3, r2
 80018fc:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d11b      	bne.n	8001940 <HAL_ADC_Init+0x598>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	7e5b      	ldrb	r3, [r3, #25]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d109      	bne.n	8001924 <HAL_ADC_Init+0x57c>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001914:	3b01      	subs	r3, #1
 8001916:	045a      	lsls	r2, r3, #17
 8001918:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800191a:	4313      	orrs	r3, r2
 800191c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001920:	663b      	str	r3, [r7, #96]	@ 0x60
 8001922:	e00d      	b.n	8001940 <HAL_ADC_Init+0x598>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001928:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800192c:	f043 0220 	orr.w	r2, r3, #32
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001938:	f043 0201 	orr.w	r2, r3, #1
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001944:	2b01      	cmp	r3, #1
 8001946:	d046      	beq.n	80019d6 <HAL_ADC_Init+0x62e>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a50      	ldr	r2, [pc, #320]	@ (8001a90 <HAL_ADC_Init+0x6e8>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d004      	beq.n	800195c <HAL_ADC_Init+0x5b4>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a4f      	ldr	r2, [pc, #316]	@ (8001a94 <HAL_ADC_Init+0x6ec>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d132      	bne.n	80019c2 <HAL_ADC_Init+0x61a>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001960:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001964:	d02a      	beq.n	80019bc <HAL_ADC_Init+0x614>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800196e:	d022      	beq.n	80019b6 <HAL_ADC_Init+0x60e>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001974:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001978:	d01a      	beq.n	80019b0 <HAL_ADC_Init+0x608>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197e:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8001982:	d012      	beq.n	80019aa <HAL_ADC_Init+0x602>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001988:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 800198c:	d00a      	beq.n	80019a4 <HAL_ADC_Init+0x5fc>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001992:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8001996:	d002      	beq.n	800199e <HAL_ADC_Init+0x5f6>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800199c:	e015      	b.n	80019ca <HAL_ADC_Init+0x622>
 800199e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80019a2:	e012      	b.n	80019ca <HAL_ADC_Init+0x622>
 80019a4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80019a8:	e00f      	b.n	80019ca <HAL_ADC_Init+0x622>
 80019aa:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80019ae:	e00c      	b.n	80019ca <HAL_ADC_Init+0x622>
 80019b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019b4:	e009      	b.n	80019ca <HAL_ADC_Init+0x622>
 80019b6:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 80019ba:	e006      	b.n	80019ca <HAL_ADC_Init+0x622>
 80019bc:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80019c0:	e003      	b.n	80019ca <HAL_ADC_Init+0x622>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80019ce:	4313      	orrs	r3, r2
 80019d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80019d2:	4313      	orrs	r3, r2
 80019d4:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d114      	bne.n	8001a0e <HAL_ADC_Init+0x666>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	6812      	ldr	r2, [r2, #0]
 80019ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80019f2:	f023 0302 	bic.w	r3, r3, #2
 80019f6:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	7e1b      	ldrb	r3, [r3, #24]
 80019fc:	039a      	lsls	r2, r3, #14
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4313      	orrs	r3, r2
 8001a08:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68da      	ldr	r2, [r3, #12]
 8001a14:	4b20      	ldr	r3, [pc, #128]	@ (8001a98 <HAL_ADC_Init+0x6f0>)
 8001a16:	4013      	ands	r3, r2
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001a1e:	430b      	orrs	r3, r1
 8001a20:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d10c      	bne.n	8001a44 <HAL_ADC_Init+0x69c>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a30:	f023 010f 	bic.w	r1, r3, #15
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69db      	ldr	r3, [r3, #28]
 8001a38:	1e5a      	subs	r2, r3, #1
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a42:	e007      	b.n	8001a54 <HAL_ADC_Init+0x6ac>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 020f 	bic.w	r2, r2, #15
 8001a52:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	f023 0303 	bic.w	r3, r3, #3
 8001a62:	f043 0201 	orr.w	r2, r3, #1
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a6a:	e00a      	b.n	8001a82 <HAL_ADC_Init+0x6da>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a70:	f023 0312 	bic.w	r3, r3, #18
 8001a74:	f043 0210 	orr.w	r2, r3, #16
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001a82:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3768      	adds	r7, #104	@ 0x68
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	50000400 	.word	0x50000400
 8001a94:	50000500 	.word	0x50000500
 8001a98:	fff0c007 	.word	0xfff0c007

08001a9c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ab0:	d013      	beq.n	8001ada <HAL_ADC_Start+0x3e>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a8d      	ldr	r2, [pc, #564]	@ (8001cec <HAL_ADC_Start+0x250>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d00e      	beq.n	8001ada <HAL_ADC_Start+0x3e>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a8b      	ldr	r2, [pc, #556]	@ (8001cf0 <HAL_ADC_Start+0x254>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d009      	beq.n	8001ada <HAL_ADC_Start+0x3e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a8a      	ldr	r2, [pc, #552]	@ (8001cf4 <HAL_ADC_Start+0x258>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d004      	beq.n	8001ada <HAL_ADC_Start+0x3e>
 8001ad0:	f44f 619b 	mov.w	r1, #1240	@ 0x4d8
 8001ad4:	4888      	ldr	r0, [pc, #544]	@ (8001cf8 <HAL_ADC_Start+0x25c>)
 8001ad6:	f7ff f937 	bl	8000d48 <assert_failed>
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f040 80f9 	bne.w	8001cdc <HAL_ADC_Start+0x240>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d101      	bne.n	8001af8 <HAL_ADC_Start+0x5c>
 8001af4:	2302      	movs	r3, #2
 8001af6:	e0f4      	b.n	8001ce2 <HAL_ADC_Start+0x246>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f001 fe01 	bl	8003708 <ADC_Enable>
 8001b06:	4603      	mov	r3, r0
 8001b08:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f040 80e0 	bne.w	8001cd2 <HAL_ADC_Start+0x236>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b2e:	d004      	beq.n	8001b3a <HAL_ADC_Start+0x9e>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a6d      	ldr	r2, [pc, #436]	@ (8001cec <HAL_ADC_Start+0x250>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d106      	bne.n	8001b48 <HAL_ADC_Start+0xac>
 8001b3a:	4b70      	ldr	r3, [pc, #448]	@ (8001cfc <HAL_ADC_Start+0x260>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 031f 	and.w	r3, r3, #31
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d010      	beq.n	8001b68 <HAL_ADC_Start+0xcc>
 8001b46:	e005      	b.n	8001b54 <HAL_ADC_Start+0xb8>
 8001b48:	4b6d      	ldr	r3, [pc, #436]	@ (8001d00 <HAL_ADC_Start+0x264>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 031f 	and.w	r3, r3, #31
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d009      	beq.n	8001b68 <HAL_ADC_Start+0xcc>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b5c:	d004      	beq.n	8001b68 <HAL_ADC_Start+0xcc>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a63      	ldr	r2, [pc, #396]	@ (8001cf0 <HAL_ADC_Start+0x254>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d115      	bne.n	8001b94 <HAL_ADC_Start+0xf8>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d036      	beq.n	8001bf0 <HAL_ADC_Start+0x154>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b8a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001b92:	e02d      	b.n	8001bf0 <HAL_ADC_Start+0x154>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b98:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ba8:	d004      	beq.n	8001bb4 <HAL_ADC_Start+0x118>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a4f      	ldr	r2, [pc, #316]	@ (8001cec <HAL_ADC_Start+0x250>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d10a      	bne.n	8001bca <HAL_ADC_Start+0x12e>
 8001bb4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	bf14      	ite	ne
 8001bc2:	2301      	movne	r3, #1
 8001bc4:	2300      	moveq	r3, #0
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	e008      	b.n	8001bdc <HAL_ADC_Start+0x140>
 8001bca:	4b49      	ldr	r3, [pc, #292]	@ (8001cf0 <HAL_ADC_Start+0x254>)
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	bf14      	ite	ne
 8001bd6:	2301      	movne	r3, #1
 8001bd8:	2300      	moveq	r3, #0
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d007      	beq.n	8001bf0 <HAL_ADC_Start+0x154>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001be8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bfc:	d106      	bne.n	8001c0c <HAL_ADC_Start+0x170>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c02:	f023 0206 	bic.w	r2, r3, #6
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c0a:	e002      	b.n	8001c12 <HAL_ADC_Start+0x176>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	221c      	movs	r2, #28
 8001c20:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c2a:	d004      	beq.n	8001c36 <HAL_ADC_Start+0x19a>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a2e      	ldr	r2, [pc, #184]	@ (8001cec <HAL_ADC_Start+0x250>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d106      	bne.n	8001c44 <HAL_ADC_Start+0x1a8>
 8001c36:	4b31      	ldr	r3, [pc, #196]	@ (8001cfc <HAL_ADC_Start+0x260>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 031f 	and.w	r3, r3, #31
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d03e      	beq.n	8001cc0 <HAL_ADC_Start+0x224>
 8001c42:	e005      	b.n	8001c50 <HAL_ADC_Start+0x1b4>
 8001c44:	4b2e      	ldr	r3, [pc, #184]	@ (8001d00 <HAL_ADC_Start+0x264>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f003 031f 	and.w	r3, r3, #31
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d037      	beq.n	8001cc0 <HAL_ADC_Start+0x224>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c58:	d004      	beq.n	8001c64 <HAL_ADC_Start+0x1c8>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a23      	ldr	r2, [pc, #140]	@ (8001cec <HAL_ADC_Start+0x250>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d106      	bne.n	8001c72 <HAL_ADC_Start+0x1d6>
 8001c64:	4b25      	ldr	r3, [pc, #148]	@ (8001cfc <HAL_ADC_Start+0x260>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f003 031f 	and.w	r3, r3, #31
 8001c6c:	2b05      	cmp	r3, #5
 8001c6e:	d027      	beq.n	8001cc0 <HAL_ADC_Start+0x224>
 8001c70:	e005      	b.n	8001c7e <HAL_ADC_Start+0x1e2>
 8001c72:	4b23      	ldr	r3, [pc, #140]	@ (8001d00 <HAL_ADC_Start+0x264>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f003 031f 	and.w	r3, r3, #31
 8001c7a:	2b05      	cmp	r3, #5
 8001c7c:	d020      	beq.n	8001cc0 <HAL_ADC_Start+0x224>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c86:	d004      	beq.n	8001c92 <HAL_ADC_Start+0x1f6>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a17      	ldr	r2, [pc, #92]	@ (8001cec <HAL_ADC_Start+0x250>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d106      	bne.n	8001ca0 <HAL_ADC_Start+0x204>
 8001c92:	4b1a      	ldr	r3, [pc, #104]	@ (8001cfc <HAL_ADC_Start+0x260>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 031f 	and.w	r3, r3, #31
 8001c9a:	2b09      	cmp	r3, #9
 8001c9c:	d010      	beq.n	8001cc0 <HAL_ADC_Start+0x224>
 8001c9e:	e005      	b.n	8001cac <HAL_ADC_Start+0x210>
 8001ca0:	4b17      	ldr	r3, [pc, #92]	@ (8001d00 <HAL_ADC_Start+0x264>)
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 031f 	and.w	r3, r3, #31
 8001ca8:	2b09      	cmp	r3, #9
 8001caa:	d009      	beq.n	8001cc0 <HAL_ADC_Start+0x224>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cb4:	d004      	beq.n	8001cc0 <HAL_ADC_Start+0x224>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf0 <HAL_ADC_Start+0x254>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d10f      	bne.n	8001ce0 <HAL_ADC_Start+0x244>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0204 	orr.w	r2, r2, #4
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	e006      	b.n	8001ce0 <HAL_ADC_Start+0x244>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001cda:	e001      	b.n	8001ce0 <HAL_ADC_Start+0x244>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	50000100 	.word	0x50000100
 8001cf0:	50000400 	.word	0x50000400
 8001cf4:	50000500 	.word	0x50000500
 8001cf8:	080079c8 	.word	0x080079c8
 8001cfc:	50000300 	.word	0x50000300
 8001d00:	50000700 	.word	0x50000700

08001d04 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d1a:	d013      	beq.n	8001d44 <HAL_ADC_PollForConversion+0x40>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a81      	ldr	r2, [pc, #516]	@ (8001f28 <HAL_ADC_PollForConversion+0x224>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d00e      	beq.n	8001d44 <HAL_ADC_PollForConversion+0x40>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a80      	ldr	r2, [pc, #512]	@ (8001f2c <HAL_ADC_PollForConversion+0x228>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d009      	beq.n	8001d44 <HAL_ADC_PollForConversion+0x40>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a7e      	ldr	r2, [pc, #504]	@ (8001f30 <HAL_ADC_PollForConversion+0x22c>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d004      	beq.n	8001d44 <HAL_ADC_PollForConversion+0x40>
 8001d3a:	f240 6112 	movw	r1, #1554	@ 0x612
 8001d3e:	487d      	ldr	r0, [pc, #500]	@ (8001f34 <HAL_ADC_PollForConversion+0x230>)
 8001d40:	f7ff f802 	bl	8000d48 <assert_failed>

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	695b      	ldr	r3, [r3, #20]
 8001d48:	2b08      	cmp	r3, #8
 8001d4a:	d102      	bne.n	8001d52 <HAL_ADC_PollForConversion+0x4e>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001d4c:	2308      	movs	r3, #8
 8001d4e:	617b      	str	r3, [r7, #20]
 8001d50:	e03a      	b.n	8001dc8 <HAL_ADC_PollForConversion+0xc4>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d5a:	d004      	beq.n	8001d66 <HAL_ADC_PollForConversion+0x62>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a71      	ldr	r2, [pc, #452]	@ (8001f28 <HAL_ADC_PollForConversion+0x224>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d101      	bne.n	8001d6a <HAL_ADC_PollForConversion+0x66>
 8001d66:	4b74      	ldr	r3, [pc, #464]	@ (8001f38 <HAL_ADC_PollForConversion+0x234>)
 8001d68:	e000      	b.n	8001d6c <HAL_ADC_PollForConversion+0x68>
 8001d6a:	4b74      	ldr	r3, [pc, #464]	@ (8001f3c <HAL_ADC_PollForConversion+0x238>)
 8001d6c:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 031f 	and.w	r3, r3, #31
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d112      	bne.n	8001da0 <HAL_ADC_PollForConversion+0x9c>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d11d      	bne.n	8001dc4 <HAL_ADC_PollForConversion+0xc0>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8c:	f043 0220 	orr.w	r2, r3, #32
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0bf      	b.n	8001f20 <HAL_ADC_PollForConversion+0x21c>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00b      	beq.n	8001dc4 <HAL_ADC_PollForConversion+0xc0>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	f043 0220 	orr.w	r2, r3, #32
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e0ad      	b.n	8001f20 <HAL_ADC_PollForConversion+0x21c>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001dc4:	230c      	movs	r3, #12
 8001dc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dd0:	d004      	beq.n	8001ddc <HAL_ADC_PollForConversion+0xd8>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a54      	ldr	r2, [pc, #336]	@ (8001f28 <HAL_ADC_PollForConversion+0x224>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d106      	bne.n	8001dea <HAL_ADC_PollForConversion+0xe6>
 8001ddc:	4b56      	ldr	r3, [pc, #344]	@ (8001f38 <HAL_ADC_PollForConversion+0x234>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f003 031f 	and.w	r3, r3, #31
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d010      	beq.n	8001e0a <HAL_ADC_PollForConversion+0x106>
 8001de8:	e005      	b.n	8001df6 <HAL_ADC_PollForConversion+0xf2>
 8001dea:	4b54      	ldr	r3, [pc, #336]	@ (8001f3c <HAL_ADC_PollForConversion+0x238>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 031f 	and.w	r3, r3, #31
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d009      	beq.n	8001e0a <HAL_ADC_PollForConversion+0x106>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dfe:	d004      	beq.n	8001e0a <HAL_ADC_PollForConversion+0x106>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a49      	ldr	r2, [pc, #292]	@ (8001f2c <HAL_ADC_PollForConversion+0x228>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d104      	bne.n	8001e14 <HAL_ADC_PollForConversion+0x110>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	e00f      	b.n	8001e34 <HAL_ADC_PollForConversion+0x130>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e1c:	d004      	beq.n	8001e28 <HAL_ADC_PollForConversion+0x124>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a41      	ldr	r2, [pc, #260]	@ (8001f28 <HAL_ADC_PollForConversion+0x224>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d102      	bne.n	8001e2e <HAL_ADC_PollForConversion+0x12a>
 8001e28:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e2c:	e000      	b.n	8001e30 <HAL_ADC_PollForConversion+0x12c>
 8001e2e:	4b3f      	ldr	r3, [pc, #252]	@ (8001f2c <HAL_ADC_PollForConversion+0x228>)
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001e34:	f7ff fa6a 	bl	800130c <HAL_GetTick>
 8001e38:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001e3a:	e021      	b.n	8001e80 <HAL_ADC_PollForConversion+0x17c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e42:	d01d      	beq.n	8001e80 <HAL_ADC_PollForConversion+0x17c>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d007      	beq.n	8001e5a <HAL_ADC_PollForConversion+0x156>
 8001e4a:	f7ff fa5f 	bl	800130c <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	683a      	ldr	r2, [r7, #0]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d212      	bcs.n	8001e80 <HAL_ADC_PollForConversion+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	4013      	ands	r3, r2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d10b      	bne.n	8001e80 <HAL_ADC_PollForConversion+0x17c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6c:	f043 0204 	orr.w	r2, r3, #4
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e04f      	b.n	8001f20 <HAL_ADC_PollForConversion+0x21c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0d6      	beq.n	8001e3c <HAL_ADC_PollForConversion+0x138>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d131      	bne.n	8001f0c <HAL_ADC_PollForConversion+0x208>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d12c      	bne.n	8001f0c <HAL_ADC_PollForConversion+0x208>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0308 	and.w	r3, r3, #8
 8001ebc:	2b08      	cmp	r3, #8
 8001ebe:	d125      	bne.n	8001f0c <HAL_ADC_PollForConversion+0x208>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 0304 	and.w	r3, r3, #4
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d112      	bne.n	8001ef4 <HAL_ADC_PollForConversion+0x1f0>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d112      	bne.n	8001f0c <HAL_ADC_PollForConversion+0x208>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	f043 0201 	orr.w	r2, r3, #1
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ef2:	e00b      	b.n	8001f0c <HAL_ADC_PollForConversion+0x208>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef8:	f043 0220 	orr.w	r2, r3, #32
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f04:	f043 0201 	orr.w	r2, r3, #1
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d103      	bne.n	8001f1e <HAL_ADC_PollForConversion+0x21a>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	50000100 	.word	0x50000100
 8001f2c:	50000400 	.word	0x50000400
 8001f30:	50000500 	.word	0x50000500
 8001f34:	080079c8 	.word	0x080079c8
 8001f38:	50000300 	.word	0x50000300
 8001f3c:	50000700 	.word	0x50000700

08001f40 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f50:	d013      	beq.n	8001f7a <HAL_ADC_GetValue+0x3a>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a0c      	ldr	r2, [pc, #48]	@ (8001f88 <HAL_ADC_GetValue+0x48>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d00e      	beq.n	8001f7a <HAL_ADC_GetValue+0x3a>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a0a      	ldr	r2, [pc, #40]	@ (8001f8c <HAL_ADC_GetValue+0x4c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d009      	beq.n	8001f7a <HAL_ADC_GetValue+0x3a>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a09      	ldr	r2, [pc, #36]	@ (8001f90 <HAL_ADC_GetValue+0x50>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d004      	beq.n	8001f7a <HAL_ADC_GetValue+0x3a>
 8001f70:	f640 3101 	movw	r1, #2817	@ 0xb01
 8001f74:	4807      	ldr	r0, [pc, #28]	@ (8001f94 <HAL_ADC_GetValue+0x54>)
 8001f76:	f7fe fee7 	bl	8000d48 <assert_failed>

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	50000100 	.word	0x50000100
 8001f8c:	50000400 	.word	0x50000400
 8001f90:	50000500 	.word	0x50000500
 8001f94:	080079c8 	.word	0x080079c8

08001f98 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b088      	sub	sp, #32
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fc4:	d013      	beq.n	8001fee <HAL_ADC_IRQHandler+0x56>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a92      	ldr	r2, [pc, #584]	@ (8002214 <HAL_ADC_IRQHandler+0x27c>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d00e      	beq.n	8001fee <HAL_ADC_IRQHandler+0x56>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a90      	ldr	r2, [pc, #576]	@ (8002218 <HAL_ADC_IRQHandler+0x280>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d009      	beq.n	8001fee <HAL_ADC_IRQHandler+0x56>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a8f      	ldr	r2, [pc, #572]	@ (800221c <HAL_ADC_IRQHandler+0x284>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d004      	beq.n	8001fee <HAL_ADC_IRQHandler+0x56>
 8001fe4:	f640 3142 	movw	r1, #2882	@ 0xb42
 8001fe8:	488d      	ldr	r0, [pc, #564]	@ (8002220 <HAL_ADC_IRQHandler+0x288>)
 8001fea:	f7fe fead 	bl	8000d48 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	7e5b      	ldrb	r3, [r3, #25]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d008      	beq.n	8002008 <HAL_ADC_IRQHandler+0x70>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	7e5b      	ldrb	r3, [r3, #25]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d004      	beq.n	8002008 <HAL_ADC_IRQHandler+0x70>
 8001ffe:	f640 3143 	movw	r1, #2883	@ 0xb43
 8002002:	4887      	ldr	r0, [pc, #540]	@ (8002220 <HAL_ADC_IRQHandler+0x288>)
 8002004:	f7fe fea0 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	2b04      	cmp	r3, #4
 800200e:	d008      	beq.n	8002022 <HAL_ADC_IRQHandler+0x8a>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	2b08      	cmp	r3, #8
 8002016:	d004      	beq.n	8002022 <HAL_ADC_IRQHandler+0x8a>
 8002018:	f640 3144 	movw	r1, #2884	@ 0xb44
 800201c:	4880      	ldr	r0, [pc, #512]	@ (8002220 <HAL_ADC_IRQHandler+0x288>)
 800201e:	f7fe fe93 	bl	8000d48 <assert_failed>
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b00      	cmp	r3, #0
 800202a:	d004      	beq.n	8002036 <HAL_ADC_IRQHandler+0x9e>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10b      	bne.n	800204e <HAL_ADC_IRQHandler+0xb6>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 80bc 	beq.w	80021ba <HAL_ADC_IRQHandler+0x222>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f003 0308 	and.w	r3, r3, #8
 8002048:	2b00      	cmp	r3, #0
 800204a:	f000 80b6 	beq.w	80021ba <HAL_ADC_IRQHandler+0x222>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	f003 0310 	and.w	r3, r3, #16
 8002056:	2b00      	cmp	r3, #0
 8002058:	d105      	bne.n	8002066 <HAL_ADC_IRQHandler+0xce>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800206e:	d004      	beq.n	800207a <HAL_ADC_IRQHandler+0xe2>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a67      	ldr	r2, [pc, #412]	@ (8002214 <HAL_ADC_IRQHandler+0x27c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d106      	bne.n	8002088 <HAL_ADC_IRQHandler+0xf0>
 800207a:	4b6a      	ldr	r3, [pc, #424]	@ (8002224 <HAL_ADC_IRQHandler+0x28c>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 031f 	and.w	r3, r3, #31
 8002082:	2b00      	cmp	r3, #0
 8002084:	d03e      	beq.n	8002104 <HAL_ADC_IRQHandler+0x16c>
 8002086:	e005      	b.n	8002094 <HAL_ADC_IRQHandler+0xfc>
 8002088:	4b67      	ldr	r3, [pc, #412]	@ (8002228 <HAL_ADC_IRQHandler+0x290>)
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f003 031f 	and.w	r3, r3, #31
 8002090:	2b00      	cmp	r3, #0
 8002092:	d037      	beq.n	8002104 <HAL_ADC_IRQHandler+0x16c>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800209c:	d004      	beq.n	80020a8 <HAL_ADC_IRQHandler+0x110>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a5c      	ldr	r2, [pc, #368]	@ (8002214 <HAL_ADC_IRQHandler+0x27c>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d106      	bne.n	80020b6 <HAL_ADC_IRQHandler+0x11e>
 80020a8:	4b5e      	ldr	r3, [pc, #376]	@ (8002224 <HAL_ADC_IRQHandler+0x28c>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	2b05      	cmp	r3, #5
 80020b2:	d027      	beq.n	8002104 <HAL_ADC_IRQHandler+0x16c>
 80020b4:	e005      	b.n	80020c2 <HAL_ADC_IRQHandler+0x12a>
 80020b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002228 <HAL_ADC_IRQHandler+0x290>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 031f 	and.w	r3, r3, #31
 80020be:	2b05      	cmp	r3, #5
 80020c0:	d020      	beq.n	8002104 <HAL_ADC_IRQHandler+0x16c>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020ca:	d004      	beq.n	80020d6 <HAL_ADC_IRQHandler+0x13e>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a50      	ldr	r2, [pc, #320]	@ (8002214 <HAL_ADC_IRQHandler+0x27c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d106      	bne.n	80020e4 <HAL_ADC_IRQHandler+0x14c>
 80020d6:	4b53      	ldr	r3, [pc, #332]	@ (8002224 <HAL_ADC_IRQHandler+0x28c>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 031f 	and.w	r3, r3, #31
 80020de:	2b09      	cmp	r3, #9
 80020e0:	d010      	beq.n	8002104 <HAL_ADC_IRQHandler+0x16c>
 80020e2:	e005      	b.n	80020f0 <HAL_ADC_IRQHandler+0x158>
 80020e4:	4b50      	ldr	r3, [pc, #320]	@ (8002228 <HAL_ADC_IRQHandler+0x290>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f003 031f 	and.w	r3, r3, #31
 80020ec:	2b09      	cmp	r3, #9
 80020ee:	d009      	beq.n	8002104 <HAL_ADC_IRQHandler+0x16c>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020f8:	d004      	beq.n	8002104 <HAL_ADC_IRQHandler+0x16c>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a46      	ldr	r2, [pc, #280]	@ (8002218 <HAL_ADC_IRQHandler+0x280>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d104      	bne.n	800210e <HAL_ADC_IRQHandler+0x176>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	61bb      	str	r3, [r7, #24]
 800210c:	e00f      	b.n	800212e <HAL_ADC_IRQHandler+0x196>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002116:	d004      	beq.n	8002122 <HAL_ADC_IRQHandler+0x18a>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a3d      	ldr	r2, [pc, #244]	@ (8002214 <HAL_ADC_IRQHandler+0x27c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d102      	bne.n	8002128 <HAL_ADC_IRQHandler+0x190>
 8002122:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002126:	e000      	b.n	800212a <HAL_ADC_IRQHandler+0x192>
 8002128:	4b3b      	ldr	r3, [pc, #236]	@ (8002218 <HAL_ADC_IRQHandler+0x280>)
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002138:	2b00      	cmp	r3, #0
 800213a:	d137      	bne.n	80021ac <HAL_ADC_IRQHandler+0x214>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002142:	2b00      	cmp	r3, #0
 8002144:	d132      	bne.n	80021ac <HAL_ADC_IRQHandler+0x214>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	f003 0308 	and.w	r3, r3, #8
 800214c:	2b00      	cmp	r3, #0
 800214e:	d02d      	beq.n	80021ac <HAL_ADC_IRQHandler+0x214>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f003 0304 	and.w	r3, r3, #4
 800215a:	2b00      	cmp	r3, #0
 800215c:	d11a      	bne.n	8002194 <HAL_ADC_IRQHandler+0x1fc>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 020c 	bic.w	r2, r2, #12
 800216c:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002172:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d112      	bne.n	80021ac <HAL_ADC_IRQHandler+0x214>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f043 0201 	orr.w	r2, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	641a      	str	r2, [r3, #64]	@ 0x40
 8002192:	e00b      	b.n	80021ac <HAL_ADC_IRQHandler+0x214>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002198:	f043 0210 	orr.w	r2, r3, #16
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a4:	f043 0201 	orr.w	r2, r3, #1
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f7ff f8dd 	bl	800136c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	220c      	movs	r2, #12
 80021b8:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	f003 0320 	and.w	r3, r3, #32
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d004      	beq.n	80021ce <HAL_ADC_IRQHandler+0x236>
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f003 0320 	and.w	r3, r3, #32
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10b      	bne.n	80021e6 <HAL_ADC_IRQHandler+0x24e>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f000 8144 	beq.w	8002462 <HAL_ADC_IRQHandler+0x4ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f000 813e 	beq.w	8002462 <HAL_ADC_IRQHandler+0x4ca>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021fa:	d004      	beq.n	8002206 <HAL_ADC_IRQHandler+0x26e>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a04      	ldr	r2, [pc, #16]	@ (8002214 <HAL_ADC_IRQHandler+0x27c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d112      	bne.n	800222c <HAL_ADC_IRQHandler+0x294>
 8002206:	4b07      	ldr	r3, [pc, #28]	@ (8002224 <HAL_ADC_IRQHandler+0x28c>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 031f 	and.w	r3, r3, #31
 800220e:	2b00      	cmp	r3, #0
 8002210:	d04a      	beq.n	80022a8 <HAL_ADC_IRQHandler+0x310>
 8002212:	e011      	b.n	8002238 <HAL_ADC_IRQHandler+0x2a0>
 8002214:	50000100 	.word	0x50000100
 8002218:	50000400 	.word	0x50000400
 800221c:	50000500 	.word	0x50000500
 8002220:	080079c8 	.word	0x080079c8
 8002224:	50000300 	.word	0x50000300
 8002228:	50000700 	.word	0x50000700
 800222c:	4b7f      	ldr	r3, [pc, #508]	@ (800242c <HAL_ADC_IRQHandler+0x494>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 031f 	and.w	r3, r3, #31
 8002234:	2b00      	cmp	r3, #0
 8002236:	d037      	beq.n	80022a8 <HAL_ADC_IRQHandler+0x310>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002240:	d004      	beq.n	800224c <HAL_ADC_IRQHandler+0x2b4>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a7a      	ldr	r2, [pc, #488]	@ (8002430 <HAL_ADC_IRQHandler+0x498>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d106      	bne.n	800225a <HAL_ADC_IRQHandler+0x2c2>
 800224c:	4b79      	ldr	r3, [pc, #484]	@ (8002434 <HAL_ADC_IRQHandler+0x49c>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f003 031f 	and.w	r3, r3, #31
 8002254:	2b05      	cmp	r3, #5
 8002256:	d027      	beq.n	80022a8 <HAL_ADC_IRQHandler+0x310>
 8002258:	e005      	b.n	8002266 <HAL_ADC_IRQHandler+0x2ce>
 800225a:	4b74      	ldr	r3, [pc, #464]	@ (800242c <HAL_ADC_IRQHandler+0x494>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f003 031f 	and.w	r3, r3, #31
 8002262:	2b05      	cmp	r3, #5
 8002264:	d020      	beq.n	80022a8 <HAL_ADC_IRQHandler+0x310>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800226e:	d004      	beq.n	800227a <HAL_ADC_IRQHandler+0x2e2>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a6e      	ldr	r2, [pc, #440]	@ (8002430 <HAL_ADC_IRQHandler+0x498>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d106      	bne.n	8002288 <HAL_ADC_IRQHandler+0x2f0>
 800227a:	4b6e      	ldr	r3, [pc, #440]	@ (8002434 <HAL_ADC_IRQHandler+0x49c>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 031f 	and.w	r3, r3, #31
 8002282:	2b09      	cmp	r3, #9
 8002284:	d010      	beq.n	80022a8 <HAL_ADC_IRQHandler+0x310>
 8002286:	e005      	b.n	8002294 <HAL_ADC_IRQHandler+0x2fc>
 8002288:	4b68      	ldr	r3, [pc, #416]	@ (800242c <HAL_ADC_IRQHandler+0x494>)
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	2b09      	cmp	r3, #9
 8002292:	d009      	beq.n	80022a8 <HAL_ADC_IRQHandler+0x310>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800229c:	d004      	beq.n	80022a8 <HAL_ADC_IRQHandler+0x310>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a65      	ldr	r2, [pc, #404]	@ (8002438 <HAL_ADC_IRQHandler+0x4a0>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d104      	bne.n	80022b2 <HAL_ADC_IRQHandler+0x31a>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	e00f      	b.n	80022d2 <HAL_ADC_IRQHandler+0x33a>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022ba:	d004      	beq.n	80022c6 <HAL_ADC_IRQHandler+0x32e>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a5b      	ldr	r2, [pc, #364]	@ (8002430 <HAL_ADC_IRQHandler+0x498>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d102      	bne.n	80022cc <HAL_ADC_IRQHandler+0x334>
 80022c6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80022ca:	e000      	b.n	80022ce <HAL_ADC_IRQHandler+0x336>
 80022cc:	4b5a      	ldr	r3, [pc, #360]	@ (8002438 <HAL_ADC_IRQHandler+0x4a0>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f040 80b9 	bne.w	8002454 <HAL_ADC_IRQHandler+0x4bc>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00d      	beq.n	8002308 <HAL_ADC_IRQHandler+0x370>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f040 80ac 	bne.w	8002454 <HAL_ADC_IRQHandler+0x4bc>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002302:	2b00      	cmp	r3, #0
 8002304:	f040 80a6 	bne.w	8002454 <HAL_ADC_IRQHandler+0x4bc>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800230e:	2b00      	cmp	r3, #0
 8002310:	f000 80a0 	beq.w	8002454 <HAL_ADC_IRQHandler+0x4bc>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800231c:	d004      	beq.n	8002328 <HAL_ADC_IRQHandler+0x390>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a43      	ldr	r2, [pc, #268]	@ (8002430 <HAL_ADC_IRQHandler+0x498>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d106      	bne.n	8002336 <HAL_ADC_IRQHandler+0x39e>
 8002328:	4b42      	ldr	r3, [pc, #264]	@ (8002434 <HAL_ADC_IRQHandler+0x49c>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 031f 	and.w	r3, r3, #31
 8002330:	2b00      	cmp	r3, #0
 8002332:	d03e      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x41a>
 8002334:	e005      	b.n	8002342 <HAL_ADC_IRQHandler+0x3aa>
 8002336:	4b3d      	ldr	r3, [pc, #244]	@ (800242c <HAL_ADC_IRQHandler+0x494>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 031f 	and.w	r3, r3, #31
 800233e:	2b00      	cmp	r3, #0
 8002340:	d037      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x41a>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800234a:	d004      	beq.n	8002356 <HAL_ADC_IRQHandler+0x3be>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a37      	ldr	r2, [pc, #220]	@ (8002430 <HAL_ADC_IRQHandler+0x498>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d106      	bne.n	8002364 <HAL_ADC_IRQHandler+0x3cc>
 8002356:	4b37      	ldr	r3, [pc, #220]	@ (8002434 <HAL_ADC_IRQHandler+0x49c>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 031f 	and.w	r3, r3, #31
 800235e:	2b06      	cmp	r3, #6
 8002360:	d027      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x41a>
 8002362:	e005      	b.n	8002370 <HAL_ADC_IRQHandler+0x3d8>
 8002364:	4b31      	ldr	r3, [pc, #196]	@ (800242c <HAL_ADC_IRQHandler+0x494>)
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f003 031f 	and.w	r3, r3, #31
 800236c:	2b06      	cmp	r3, #6
 800236e:	d020      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x41a>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002378:	d004      	beq.n	8002384 <HAL_ADC_IRQHandler+0x3ec>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a2c      	ldr	r2, [pc, #176]	@ (8002430 <HAL_ADC_IRQHandler+0x498>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d106      	bne.n	8002392 <HAL_ADC_IRQHandler+0x3fa>
 8002384:	4b2b      	ldr	r3, [pc, #172]	@ (8002434 <HAL_ADC_IRQHandler+0x49c>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f003 031f 	and.w	r3, r3, #31
 800238c:	2b07      	cmp	r3, #7
 800238e:	d010      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x41a>
 8002390:	e005      	b.n	800239e <HAL_ADC_IRQHandler+0x406>
 8002392:	4b26      	ldr	r3, [pc, #152]	@ (800242c <HAL_ADC_IRQHandler+0x494>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 031f 	and.w	r3, r3, #31
 800239a:	2b07      	cmp	r3, #7
 800239c:	d009      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x41a>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023a6:	d004      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x41a>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a22      	ldr	r2, [pc, #136]	@ (8002438 <HAL_ADC_IRQHandler+0x4a0>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d104      	bne.n	80023bc <HAL_ADC_IRQHandler+0x424>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	e00f      	b.n	80023dc <HAL_ADC_IRQHandler+0x444>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023c4:	d004      	beq.n	80023d0 <HAL_ADC_IRQHandler+0x438>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a19      	ldr	r2, [pc, #100]	@ (8002430 <HAL_ADC_IRQHandler+0x498>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d102      	bne.n	80023d6 <HAL_ADC_IRQHandler+0x43e>
 80023d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80023d4:	e000      	b.n	80023d8 <HAL_ADC_IRQHandler+0x440>
 80023d6:	4b18      	ldr	r3, [pc, #96]	@ (8002438 <HAL_ADC_IRQHandler+0x4a0>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d136      	bne.n	8002454 <HAL_ADC_IRQHandler+0x4bc>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d123      	bne.n	800243c <HAL_ADC_IRQHandler+0x4a4>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	685a      	ldr	r2, [r3, #4]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002402:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002408:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002418:	2b00      	cmp	r3, #0
 800241a:	d11b      	bne.n	8002454 <HAL_ADC_IRQHandler+0x4bc>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002420:	f043 0201 	orr.w	r2, r3, #1
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	641a      	str	r2, [r3, #64]	@ 0x40
 8002428:	e014      	b.n	8002454 <HAL_ADC_IRQHandler+0x4bc>
 800242a:	bf00      	nop
 800242c:	50000700 	.word	0x50000700
 8002430:	50000100 	.word	0x50000100
 8002434:	50000300 	.word	0x50000300
 8002438:	50000400 	.word	0x50000400
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002440:	f043 0210 	orr.w	r2, r3, #16
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244c:	f043 0201 	orr.w	r2, r3, #1
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f000 f8c1 	bl	80025dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2260      	movs	r2, #96	@ 0x60
 8002460:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002468:	2b00      	cmp	r3, #0
 800246a:	d011      	beq.n	8002490 <HAL_ADC_IRQHandler+0x4f8>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002472:	2b00      	cmp	r3, #0
 8002474:	d00c      	beq.n	8002490 <HAL_ADC_IRQHandler+0x4f8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7fe ff7c 	bl	8001380 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2280      	movs	r2, #128	@ 0x80
 800248e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002496:	2b00      	cmp	r3, #0
 8002498:	d012      	beq.n	80024c0 <HAL_ADC_IRQHandler+0x528>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00d      	beq.n	80024c0 <HAL_ADC_IRQHandler+0x528>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f8a7 	bl	8002604 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024be:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d012      	beq.n	80024f0 <HAL_ADC_IRQHandler+0x558>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d00d      	beq.n	80024f0 <HAL_ADC_IRQHandler+0x558>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f899 	bl	8002618 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024ee:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	f003 0310 	and.w	r3, r3, #16
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d047      	beq.n	800258a <HAL_ADC_IRQHandler+0x5f2>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f003 0310 	and.w	r3, r3, #16
 8002500:	2b00      	cmp	r3, #0
 8002502:	d042      	beq.n	800258a <HAL_ADC_IRQHandler+0x5f2>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002508:	2b01      	cmp	r3, #1
 800250a:	d102      	bne.n	8002512 <HAL_ADC_IRQHandler+0x57a>
    {
      overrun_error = 1U;
 800250c:	2301      	movs	r3, #1
 800250e:	61fb      	str	r3, [r7, #28]
 8002510:	e025      	b.n	800255e <HAL_ADC_IRQHandler+0x5c6>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800251a:	d004      	beq.n	8002526 <HAL_ADC_IRQHandler+0x58e>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a2b      	ldr	r2, [pc, #172]	@ (80025d0 <HAL_ADC_IRQHandler+0x638>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d101      	bne.n	800252a <HAL_ADC_IRQHandler+0x592>
 8002526:	4b2b      	ldr	r3, [pc, #172]	@ (80025d4 <HAL_ADC_IRQHandler+0x63c>)
 8002528:	e000      	b.n	800252c <HAL_ADC_IRQHandler+0x594>
 800252a:	4b2b      	ldr	r3, [pc, #172]	@ (80025d8 <HAL_ADC_IRQHandler+0x640>)
 800252c:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f003 031f 	and.w	r3, r3, #31
 8002536:	2b00      	cmp	r3, #0
 8002538:	d109      	bne.n	800254e <HAL_ADC_IRQHandler+0x5b6>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	2b01      	cmp	r3, #1
 8002546:	d10a      	bne.n	800255e <HAL_ADC_IRQHandler+0x5c6>
        {
          overrun_error = 1U;  
 8002548:	2301      	movs	r3, #1
 800254a:	61fb      	str	r3, [r7, #28]
 800254c:	e007      	b.n	800255e <HAL_ADC_IRQHandler+0x5c6>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_ADC_IRQHandler+0x5c6>
        {
          overrun_error = 1U;  
 800255a:	2301      	movs	r3, #1
 800255c:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d10e      	bne.n	8002582 <HAL_ADC_IRQHandler+0x5ea>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002568:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002574:	f043 0202 	orr.w	r2, r3, #2
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f7fe ff09 	bl	8001394 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2210      	movs	r2, #16
 8002588:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002590:	2b00      	cmp	r3, #0
 8002592:	d018      	beq.n	80025c6 <HAL_ADC_IRQHandler+0x62e>
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259a:	2b00      	cmp	r3, #0
 800259c:	d013      	beq.n	80025c6 <HAL_ADC_IRQHandler+0x62e>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ae:	f043 0208 	orr.w	r2, r3, #8
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025be:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f000 f815 	bl	80025f0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 80025c6:	bf00      	nop
 80025c8:	3720      	adds	r7, #32
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	50000100 	.word	0x50000100
 80025d4:	50000300 	.word	0x50000300
 80025d8:	50000700 	.word	0x50000700

080025dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002620:	bf00      	nop
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b09a      	sub	sp, #104	@ 0x68
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002636:	2300      	movs	r3, #0
 8002638:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002648:	d013      	beq.n	8002672 <HAL_ADC_ConfigChannel+0x46>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a6b      	ldr	r2, [pc, #428]	@ (80027fc <HAL_ADC_ConfigChannel+0x1d0>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d00e      	beq.n	8002672 <HAL_ADC_ConfigChannel+0x46>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a69      	ldr	r2, [pc, #420]	@ (8002800 <HAL_ADC_ConfigChannel+0x1d4>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d009      	beq.n	8002672 <HAL_ADC_ConfigChannel+0x46>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a68      	ldr	r2, [pc, #416]	@ (8002804 <HAL_ADC_ConfigChannel+0x1d8>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d004      	beq.n	8002672 <HAL_ADC_ConfigChannel+0x46>
 8002668:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800266c:	4866      	ldr	r0, [pc, #408]	@ (8002808 <HAL_ADC_ConfigChannel+0x1dc>)
 800266e:	f7fe fb6b 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d040      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d03c      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b03      	cmp	r3, #3
 8002688:	d038      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b04      	cmp	r3, #4
 8002690:	d034      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b05      	cmp	r3, #5
 8002698:	d030      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b06      	cmp	r3, #6
 80026a0:	d02c      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b07      	cmp	r3, #7
 80026a8:	d028      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b08      	cmp	r3, #8
 80026b0:	d024      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	2b09      	cmp	r3, #9
 80026b8:	d020      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b0a      	cmp	r3, #10
 80026c0:	d01c      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b0b      	cmp	r3, #11
 80026c8:	d018      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b0c      	cmp	r3, #12
 80026d0:	d014      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b0d      	cmp	r3, #13
 80026d8:	d010      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b0e      	cmp	r3, #14
 80026e0:	d00c      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b0f      	cmp	r3, #15
 80026e8:	d008      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b10      	cmp	r3, #16
 80026f0:	d004      	beq.n	80026fc <HAL_ADC_ConfigChannel+0xd0>
 80026f2:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 80026f6:	4844      	ldr	r0, [pc, #272]	@ (8002808 <HAL_ADC_ConfigChannel+0x1dc>)
 80026f8:	f7fe fb26 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d020      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x11a>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d01c      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x11a>
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	2b02      	cmp	r3, #2
 8002712:	d018      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x11a>
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	2b03      	cmp	r3, #3
 800271a:	d014      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x11a>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	2b04      	cmp	r3, #4
 8002722:	d010      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x11a>
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	2b05      	cmp	r3, #5
 800272a:	d00c      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x11a>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2b06      	cmp	r3, #6
 8002732:	d008      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x11a>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	2b07      	cmp	r3, #7
 800273a:	d004      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x11a>
 800273c:	f241 51ba 	movw	r1, #5562	@ 0x15ba
 8002740:	4831      	ldr	r0, [pc, #196]	@ (8002808 <HAL_ADC_ConfigChannel+0x1dc>)
 8002742:	f7fe fb01 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d008      	beq.n	8002760 <HAL_ADC_ConfigChannel+0x134>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d004      	beq.n	8002760 <HAL_ADC_ConfigChannel+0x134>
 8002756:	f241 51bb 	movw	r1, #5563	@ 0x15bb
 800275a:	482b      	ldr	r0, [pc, #172]	@ (8002808 <HAL_ADC_ConfigChannel+0x1dc>)
 800275c:	f7fe faf4 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	691b      	ldr	r3, [r3, #16]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d014      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x166>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d010      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x166>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	2b02      	cmp	r3, #2
 8002776:	d00c      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x166>
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	2b03      	cmp	r3, #3
 800277e:	d008      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x166>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	2b04      	cmp	r3, #4
 8002786:	d004      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x166>
 8002788:	f241 51bc 	movw	r1, #5564	@ 0x15bc
 800278c:	481e      	ldr	r0, [pc, #120]	@ (8002808 <HAL_ADC_ConfigChannel+0x1dc>)
 800278e:	f7fe fadb 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f003 0318 	and.w	r3, r3, #24
 800279c:	2b00      	cmp	r3, #0
 800279e:	d104      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x17e>
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	695b      	ldr	r3, [r3, #20]
 80027a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027a8:	d330      	bcc.n	800280c <HAL_ADC_ConfigChannel+0x1e0>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	f003 0318 	and.w	r3, r3, #24
 80027b4:	2b08      	cmp	r3, #8
 80027b6:	d104      	bne.n	80027c2 <HAL_ADC_ConfigChannel+0x196>
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027c0:	d324      	bcc.n	800280c <HAL_ADC_ConfigChannel+0x1e0>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	f003 0318 	and.w	r3, r3, #24
 80027cc:	2b10      	cmp	r3, #16
 80027ce:	d103      	bne.n	80027d8 <HAL_ADC_ConfigChannel+0x1ac>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	695b      	ldr	r3, [r3, #20]
 80027d4:	2bff      	cmp	r3, #255	@ 0xff
 80027d6:	d919      	bls.n	800280c <HAL_ADC_ConfigChannel+0x1e0>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f003 0318 	and.w	r3, r3, #24
 80027e2:	2b18      	cmp	r3, #24
 80027e4:	d103      	bne.n	80027ee <HAL_ADC_ConfigChannel+0x1c2>
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80027ec:	d90e      	bls.n	800280c <HAL_ADC_ConfigChannel+0x1e0>
 80027ee:	f241 51bd 	movw	r1, #5565	@ 0x15bd
 80027f2:	4805      	ldr	r0, [pc, #20]	@ (8002808 <HAL_ADC_ConfigChannel+0x1dc>)
 80027f4:	f7fe faa8 	bl	8000d48 <assert_failed>
 80027f8:	e008      	b.n	800280c <HAL_ADC_ConfigChannel+0x1e0>
 80027fa:	bf00      	nop
 80027fc:	50000100 	.word	0x50000100
 8002800:	50000400 	.word	0x50000400
 8002804:	50000500 	.word	0x50000500
 8002808:	080079c8 	.word	0x080079c8
  
  
  /* Verification of channel number: Channels 1 to 14 are available in        */  
  /* differential mode. Channels 15U, 16U, 17U, 18 can be used only in           */
  /* single-ended mode.                                                       */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d063      	beq.n	80028dc <HAL_ADC_ConfigChannel+0x2b0>
  {
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2b01      	cmp	r3, #1
 800281a:	f000 809c 	beq.w	8002956 <HAL_ADC_ConfigChannel+0x32a>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b02      	cmp	r3, #2
 8002824:	f000 8097 	beq.w	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b03      	cmp	r3, #3
 800282e:	f000 8092 	beq.w	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b04      	cmp	r3, #4
 8002838:	f000 808d 	beq.w	8002956 <HAL_ADC_ConfigChannel+0x32a>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b05      	cmp	r3, #5
 8002842:	f000 8088 	beq.w	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2b06      	cmp	r3, #6
 800284c:	f000 8083 	beq.w	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b07      	cmp	r3, #7
 8002856:	d07e      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b08      	cmp	r3, #8
 800285e:	d07a      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b09      	cmp	r3, #9
 8002866:	d076      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2b0a      	cmp	r3, #10
 800286e:	d072      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2b0b      	cmp	r3, #11
 8002876:	d06e      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b0c      	cmp	r3, #12
 800287e:	d06a      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b0d      	cmp	r3, #13
 8002886:	d066      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2b0e      	cmp	r3, #14
 800288e:	d062      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b0f      	cmp	r3, #15
 8002896:	d05e      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b10      	cmp	r3, #16
 800289e:	d05a      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b11      	cmp	r3, #17
 80028a6:	d056      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2b12      	cmp	r3, #18
 80028ae:	d052      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b0f      	cmp	r3, #15
 80028b6:	d04e      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b11      	cmp	r3, #17
 80028be:	d04a      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2b11      	cmp	r3, #17
 80028c6:	d046      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2b11      	cmp	r3, #17
 80028ce:	d042      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028d0:	f241 51c5 	movw	r1, #5573	@ 0x15c5
 80028d4:	489b      	ldr	r0, [pc, #620]	@ (8002b44 <HAL_ADC_ConfigChannel+0x518>)
 80028d6:	f7fe fa37 	bl	8000d48 <assert_failed>
 80028da:	e03c      	b.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
  }
  else
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d038      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d034      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b03      	cmp	r3, #3
 80028f2:	d030      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d02c      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2b05      	cmp	r3, #5
 8002902:	d028      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b06      	cmp	r3, #6
 800290a:	d024      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b07      	cmp	r3, #7
 8002912:	d020      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2b08      	cmp	r3, #8
 800291a:	d01c      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2b09      	cmp	r3, #9
 8002922:	d018      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2b0a      	cmp	r3, #10
 800292a:	d014      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b0b      	cmp	r3, #11
 8002932:	d010      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b0c      	cmp	r3, #12
 800293a:	d00c      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2b0d      	cmp	r3, #13
 8002942:	d008      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2b0e      	cmp	r3, #14
 800294a:	d004      	beq.n	8002956 <HAL_ADC_ConfigChannel+0x32a>
 800294c:	f241 51c9 	movw	r1, #5577	@ 0x15c9
 8002950:	487c      	ldr	r0, [pc, #496]	@ (8002b44 <HAL_ADC_ConfigChannel+0x518>)
 8002952:	f7fe f9f9 	bl	8000d48 <assert_failed>
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x338>
 8002960:	2302      	movs	r3, #2
 8002962:	e2c9      	b.n	8002ef8 <HAL_ADC_ConfigChannel+0x8cc>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 0304 	and.w	r3, r3, #4
 8002976:	2b00      	cmp	r3, #0
 8002978:	f040 82ad 	bne.w	8002ed6 <HAL_ADC_ConfigChannel+0x8aa>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	2b04      	cmp	r3, #4
 8002982:	d81c      	bhi.n	80029be <HAL_ADC_ConfigChannel+0x392>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	461a      	mov	r2, r3
 8002998:	231f      	movs	r3, #31
 800299a:	4093      	lsls	r3, r2
 800299c:	43db      	mvns	r3, r3
 800299e:	4019      	ands	r1, r3
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	6818      	ldr	r0, [r3, #0]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	4413      	add	r3, r2
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	fa00 f203 	lsl.w	r2, r0, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80029bc:	e063      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	2b09      	cmp	r3, #9
 80029c4:	d81e      	bhi.n	8002a04 <HAL_ADC_ConfigChannel+0x3d8>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	4413      	add	r3, r2
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	3b1e      	subs	r3, #30
 80029da:	221f      	movs	r2, #31
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	4019      	ands	r1, r3
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	6818      	ldr	r0, [r3, #0]
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	4613      	mov	r3, r2
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	4413      	add	r3, r2
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	3b1e      	subs	r3, #30
 80029f6:	fa00 f203 	lsl.w	r2, r0, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a02:	e040      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2b0e      	cmp	r3, #14
 8002a0a:	d81e      	bhi.n	8002a4a <HAL_ADC_ConfigChannel+0x41e>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	4613      	mov	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4413      	add	r3, r2
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	3b3c      	subs	r3, #60	@ 0x3c
 8002a20:	221f      	movs	r2, #31
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43db      	mvns	r3, r3
 8002a28:	4019      	ands	r1, r3
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	6818      	ldr	r0, [r3, #0]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	4413      	add	r3, r2
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	3b3c      	subs	r3, #60	@ 0x3c
 8002a3c:	fa00 f203 	lsl.w	r2, r0, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a48:	e01d      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x45a>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	4613      	mov	r3, r2
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	4413      	add	r3, r2
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	3b5a      	subs	r3, #90	@ 0x5a
 8002a5e:	221f      	movs	r2, #31
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	4019      	ands	r1, r3
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	6818      	ldr	r0, [r3, #0]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685a      	ldr	r2, [r3, #4]
 8002a70:	4613      	mov	r3, r2
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	4413      	add	r3, r2
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	3b5a      	subs	r3, #90	@ 0x5a
 8002a7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 030c 	and.w	r3, r3, #12
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f040 80e6 	bne.w	8002c62 <HAL_ADC_ConfigChannel+0x636>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2b09      	cmp	r3, #9
 8002a9c:	d91c      	bls.n	8002ad8 <HAL_ADC_ConfigChannel+0x4ac>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6999      	ldr	r1, [r3, #24]
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	4613      	mov	r3, r2
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	4413      	add	r3, r2
 8002aae:	3b1e      	subs	r3, #30
 8002ab0:	2207      	movs	r2, #7
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	4019      	ands	r1, r3
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	6898      	ldr	r0, [r3, #8]
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	4413      	add	r3, r2
 8002ac8:	3b1e      	subs	r3, #30
 8002aca:	fa00 f203 	lsl.w	r2, r0, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	619a      	str	r2, [r3, #24]
 8002ad6:	e019      	b.n	8002b0c <HAL_ADC_ConfigChannel+0x4e0>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6959      	ldr	r1, [r3, #20]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	4413      	add	r3, r2
 8002ae8:	2207      	movs	r2, #7
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	4019      	ands	r1, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	6898      	ldr	r0, [r3, #8]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	4613      	mov	r3, r2
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	4413      	add	r3, r2
 8002b00:	fa00 f203 	lsl.w	r2, r0, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	695a      	ldr	r2, [r3, #20]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	08db      	lsrs	r3, r3, #3
 8002b18:	f003 0303 	and.w	r3, r3, #3
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b22:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	d850      	bhi.n	8002bd0 <HAL_ADC_ConfigChannel+0x5a4>
 8002b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b34 <HAL_ADC_ConfigChannel+0x508>)
 8002b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b34:	08002b49 	.word	0x08002b49
 8002b38:	08002b6b 	.word	0x08002b6b
 8002b3c:	08002b8d 	.word	0x08002b8d
 8002b40:	08002baf 	.word	0x08002baf
 8002b44:	080079c8 	.word	0x080079c8
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b4e:	4b99      	ldr	r3, [pc, #612]	@ (8002db4 <HAL_ADC_ConfigChannel+0x788>)
 8002b50:	4013      	ands	r3, r2
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	6812      	ldr	r2, [r2, #0]
 8002b56:	0691      	lsls	r1, r2, #26
 8002b58:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002b66:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b68:	e07b      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x636>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002b70:	4b90      	ldr	r3, [pc, #576]	@ (8002db4 <HAL_ADC_ConfigChannel+0x788>)
 8002b72:	4013      	ands	r3, r2
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	6812      	ldr	r2, [r2, #0]
 8002b78:	0691      	lsls	r1, r2, #26
 8002b7a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002b88:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b8a:	e06a      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x636>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002b92:	4b88      	ldr	r3, [pc, #544]	@ (8002db4 <HAL_ADC_ConfigChannel+0x788>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	683a      	ldr	r2, [r7, #0]
 8002b98:	6812      	ldr	r2, [r2, #0]
 8002b9a:	0691      	lsls	r1, r2, #26
 8002b9c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002baa:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002bac:	e059      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x636>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002bb4:	4b7f      	ldr	r3, [pc, #508]	@ (8002db4 <HAL_ADC_ConfigChannel+0x788>)
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	6812      	ldr	r2, [r2, #0]
 8002bbc:	0691      	lsls	r1, r2, #26
 8002bbe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002bcc:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002bce:	e048      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x636>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bd6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	069b      	lsls	r3, r3, #26
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d107      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x5c8>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002bf2:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bfa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	069b      	lsls	r3, r3, #26
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d107      	bne.n	8002c18 <HAL_ADC_ConfigChannel+0x5ec>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002c16:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c1e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	069b      	lsls	r3, r3, #26
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d107      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x610>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002c3a:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c42:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	069b      	lsls	r3, r3, #26
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d107      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x634>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002c5e:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002c60:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f003 0303 	and.w	r3, r3, #3
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d108      	bne.n	8002c82 <HAL_ADC_ConfigChannel+0x656>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <HAL_ADC_ConfigChannel+0x656>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <HAL_ADC_ConfigChannel+0x658>
 8002c82:	2300      	movs	r3, #0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	f040 8131 	bne.w	8002eec <HAL_ADC_ConfigChannel+0x8c0>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d00f      	beq.n	8002cb2 <HAL_ADC_ConfigChannel+0x686>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	43da      	mvns	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	400a      	ands	r2, r1
 8002cac:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002cb0:	e049      	b.n	8002d46 <HAL_ADC_ConfigChannel+0x71a>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b09      	cmp	r3, #9
 8002cd2:	d91c      	bls.n	8002d0e <HAL_ADC_ConfigChannel+0x6e2>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6999      	ldr	r1, [r3, #24]
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	4413      	add	r3, r2
 8002ce4:	3b1b      	subs	r3, #27
 8002ce6:	2207      	movs	r2, #7
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	43db      	mvns	r3, r3
 8002cee:	4019      	ands	r1, r3
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	6898      	ldr	r0, [r3, #8]
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	4413      	add	r3, r2
 8002cfe:	3b1b      	subs	r3, #27
 8002d00:	fa00 f203 	lsl.w	r2, r0, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	619a      	str	r2, [r3, #24]
 8002d0c:	e01b      	b.n	8002d46 <HAL_ADC_ConfigChannel+0x71a>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6959      	ldr	r1, [r3, #20]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	1c5a      	adds	r2, r3, #1
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4413      	add	r3, r2
 8002d20:	2207      	movs	r2, #7
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43db      	mvns	r3, r3
 8002d28:	4019      	ands	r1, r3
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	6898      	ldr	r0, [r3, #8]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	1c5a      	adds	r2, r3, #1
 8002d34:	4613      	mov	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4413      	add	r3, r2
 8002d3a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d4e:	d004      	beq.n	8002d5a <HAL_ADC_ConfigChannel+0x72e>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a18      	ldr	r2, [pc, #96]	@ (8002db8 <HAL_ADC_ConfigChannel+0x78c>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d101      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x732>
 8002d5a:	4b18      	ldr	r3, [pc, #96]	@ (8002dbc <HAL_ADC_ConfigChannel+0x790>)
 8002d5c:	e000      	b.n	8002d60 <HAL_ADC_ConfigChannel+0x734>
 8002d5e:	4b18      	ldr	r3, [pc, #96]	@ (8002dc0 <HAL_ADC_ConfigChannel+0x794>)
 8002d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2b10      	cmp	r3, #16
 8002d68:	d105      	bne.n	8002d76 <HAL_ADC_ConfigChannel+0x74a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002d6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d015      	beq.n	8002da2 <HAL_ADC_ConfigChannel+0x776>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002d7a:	2b11      	cmp	r3, #17
 8002d7c:	d105      	bne.n	8002d8a <HAL_ADC_ConfigChannel+0x75e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002d7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00b      	beq.n	8002da2 <HAL_ADC_ConfigChannel+0x776>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002d8e:	2b12      	cmp	r3, #18
 8002d90:	f040 80ac 	bne.w	8002eec <HAL_ADC_ConfigChannel+0x8c0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002d94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f040 80a5 	bne.w	8002eec <HAL_ADC_ConfigChannel+0x8c0>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002daa:	d10b      	bne.n	8002dc4 <HAL_ADC_ConfigChannel+0x798>
 8002dac:	4b02      	ldr	r3, [pc, #8]	@ (8002db8 <HAL_ADC_ConfigChannel+0x78c>)
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	e023      	b.n	8002dfa <HAL_ADC_ConfigChannel+0x7ce>
 8002db2:	bf00      	nop
 8002db4:	83fff000 	.word	0x83fff000
 8002db8:	50000100 	.word	0x50000100
 8002dbc:	50000300 	.word	0x50000300
 8002dc0:	50000700 	.word	0x50000700
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a4d      	ldr	r2, [pc, #308]	@ (8002f00 <HAL_ADC_ConfigChannel+0x8d4>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d103      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x7aa>
 8002dce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	e011      	b.n	8002dfa <HAL_ADC_ConfigChannel+0x7ce>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a4a      	ldr	r2, [pc, #296]	@ (8002f04 <HAL_ADC_ConfigChannel+0x8d8>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d102      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0x7ba>
 8002de0:	4b49      	ldr	r3, [pc, #292]	@ (8002f08 <HAL_ADC_ConfigChannel+0x8dc>)
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	e009      	b.n	8002dfa <HAL_ADC_ConfigChannel+0x7ce>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a47      	ldr	r2, [pc, #284]	@ (8002f08 <HAL_ADC_ConfigChannel+0x8dc>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d102      	bne.n	8002df6 <HAL_ADC_ConfigChannel+0x7ca>
 8002df0:	4b44      	ldr	r3, [pc, #272]	@ (8002f04 <HAL_ADC_ConfigChannel+0x8d8>)
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	e001      	b.n	8002dfa <HAL_ADC_ConfigChannel+0x7ce>
 8002df6:	2300      	movs	r3, #0
 8002df8:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 0303 	and.w	r3, r3, #3
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d108      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x7ee>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d101      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x7ee>
 8002e16:	2301      	movs	r3, #1
 8002e18:	e000      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x7f0>
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d150      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x896>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e20:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d010      	beq.n	8002e48 <HAL_ADC_ConfigChannel+0x81c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f003 0303 	and.w	r3, r3, #3
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d107      	bne.n	8002e42 <HAL_ADC_ConfigChannel+0x816>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d101      	bne.n	8002e42 <HAL_ADC_ConfigChannel+0x816>
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e000      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x818>
 8002e42:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d13c      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x896>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2b10      	cmp	r3, #16
 8002e4e:	d11d      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x860>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e58:	d118      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x860>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002e5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002e62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e64:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e66:	4b29      	ldr	r3, [pc, #164]	@ (8002f0c <HAL_ADC_ConfigChannel+0x8e0>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a29      	ldr	r2, [pc, #164]	@ (8002f10 <HAL_ADC_ConfigChannel+0x8e4>)
 8002e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e70:	0c9a      	lsrs	r2, r3, #18
 8002e72:	4613      	mov	r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e7c:	e002      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x858>
          {
            wait_loop_index--;
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	3b01      	subs	r3, #1
 8002e82:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1f9      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x852>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e8a:	e02e      	b.n	8002eea <HAL_ADC_ConfigChannel+0x8be>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2b11      	cmp	r3, #17
 8002e92:	d10b      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x880>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e9c:	d106      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x880>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002e9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8002ea6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ea8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002eaa:	e01e      	b.n	8002eea <HAL_ADC_ConfigChannel+0x8be>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2b12      	cmp	r3, #18
 8002eb2:	d11a      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x8be>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002eb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ebc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ebe:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ec0:	e013      	b.n	8002eea <HAL_ADC_ConfigChannel+0x8be>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec6:	f043 0220 	orr.w	r2, r3, #32
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002ed4:	e00a      	b.n	8002eec <HAL_ADC_ConfigChannel+0x8c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eda:	f043 0220 	orr.w	r2, r3, #32
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002ee8:	e000      	b.n	8002eec <HAL_ADC_ConfigChannel+0x8c0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002eea:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002ef4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3768      	adds	r7, #104	@ 0x68
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	50000100 	.word	0x50000100
 8002f04:	50000400 	.word	0x50000400
 8002f08:	50000500 	.word	0x50000500
 8002f0c:	20000020 	.word	0x20000020
 8002f10:	431bde83 	.word	0x431bde83

08002f14 <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc ADC handle
  * @param  AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b088      	sub	sp, #32
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	77fb      	strb	r3, [r7, #31]
  
  uint32_t tmpADCFlagAWD2orAWD3;
  uint32_t tmpADCITAWD2orAWD3;
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f2a:	d013      	beq.n	8002f54 <HAL_ADC_AnalogWDGConfig+0x40>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a66      	ldr	r2, [pc, #408]	@ (80030cc <HAL_ADC_AnalogWDGConfig+0x1b8>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d00e      	beq.n	8002f54 <HAL_ADC_AnalogWDGConfig+0x40>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a65      	ldr	r2, [pc, #404]	@ (80030d0 <HAL_ADC_AnalogWDGConfig+0x1bc>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d009      	beq.n	8002f54 <HAL_ADC_AnalogWDGConfig+0x40>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a63      	ldr	r2, [pc, #396]	@ (80030d4 <HAL_ADC_AnalogWDGConfig+0x1c0>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d004      	beq.n	8002f54 <HAL_ADC_AnalogWDGConfig+0x40>
 8002f4a:	f641 217c 	movw	r1, #6780	@ 0x1a7c
 8002f4e:	4862      	ldr	r0, [pc, #392]	@ (80030d8 <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8002f50:	f7fd fefa 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(AnalogWDGConfig->WatchdogNumber));
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d00c      	beq.n	8002f76 <HAL_ADC_AnalogWDGConfig+0x62>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d008      	beq.n	8002f76 <HAL_ADC_AnalogWDGConfig+0x62>
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2b03      	cmp	r3, #3
 8002f6a:	d004      	beq.n	8002f76 <HAL_ADC_AnalogWDGConfig+0x62>
 8002f6c:	f641 217d 	movw	r1, #6781	@ 0x1a7d
 8002f70:	4859      	ldr	r0, [pc, #356]	@ (80030d8 <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8002f72:	f7fd fee9 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d022      	beq.n	8002fc4 <HAL_ADC_AnalogWDGConfig+0xb0>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002f86:	d01d      	beq.n	8002fc4 <HAL_ADC_AnalogWDGConfig+0xb0>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8002f90:	d018      	beq.n	8002fc4 <HAL_ADC_AnalogWDGConfig+0xb0>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8002f9a:	d013      	beq.n	8002fc4 <HAL_ADC_AnalogWDGConfig+0xb0>
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fa4:	d00e      	beq.n	8002fc4 <HAL_ADC_AnalogWDGConfig+0xb0>
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fae:	d009      	beq.n	8002fc4 <HAL_ADC_AnalogWDGConfig+0xb0>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fb8:	d004      	beq.n	8002fc4 <HAL_ADC_AnalogWDGConfig+0xb0>
 8002fba:	f641 217e 	movw	r1, #6782	@ 0x1a7e
 8002fbe:	4846      	ldr	r0, [pc, #280]	@ (80030d8 <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8002fc0:	f7fd fec2 	bl	8000d48 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	7b1b      	ldrb	r3, [r3, #12]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d008      	beq.n	8002fde <HAL_ADC_AnalogWDGConfig+0xca>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	7b1b      	ldrb	r3, [r3, #12]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d004      	beq.n	8002fde <HAL_ADC_AnalogWDGConfig+0xca>
 8002fd4:	f641 217f 	movw	r1, #6783	@ 0x1a7f
 8002fd8:	483f      	ldr	r0, [pc, #252]	@ (80030d8 <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8002fda:	f7fd feb5 	bl	8000d48 <assert_failed>

  /* Verify if threshold is within the selected ADC resolution */
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	f003 0318 	and.w	r3, r3, #24
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d104      	bne.n	8002ff6 <HAL_ADC_AnalogWDGConfig+0xe2>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ff4:	d326      	bcc.n	8003044 <HAL_ADC_AnalogWDGConfig+0x130>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	f003 0318 	and.w	r3, r3, #24
 8003000:	2b08      	cmp	r3, #8
 8003002:	d104      	bne.n	800300e <HAL_ADC_AnalogWDGConfig+0xfa>
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800300c:	d31a      	bcc.n	8003044 <HAL_ADC_AnalogWDGConfig+0x130>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f003 0318 	and.w	r3, r3, #24
 8003018:	2b10      	cmp	r3, #16
 800301a:	d103      	bne.n	8003024 <HAL_ADC_AnalogWDGConfig+0x110>
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	2bff      	cmp	r3, #255	@ 0xff
 8003022:	d90f      	bls.n	8003044 <HAL_ADC_AnalogWDGConfig+0x130>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f003 0318 	and.w	r3, r3, #24
 800302e:	2b18      	cmp	r3, #24
 8003030:	d103      	bne.n	800303a <HAL_ADC_AnalogWDGConfig+0x126>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	2b3f      	cmp	r3, #63	@ 0x3f
 8003038:	d904      	bls.n	8003044 <HAL_ADC_AnalogWDGConfig+0x130>
 800303a:	f641 2182 	movw	r1, #6786	@ 0x1a82
 800303e:	4826      	ldr	r0, [pc, #152]	@ (80030d8 <HAL_ADC_AnalogWDGConfig+0x1c4>)
 8003040:	f7fd fe82 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f003 0318 	and.w	r3, r3, #24
 800304e:	2b00      	cmp	r3, #0
 8003050:	d104      	bne.n	800305c <HAL_ADC_AnalogWDGConfig+0x148>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800305a:	d326      	bcc.n	80030aa <HAL_ADC_AnalogWDGConfig+0x196>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	f003 0318 	and.w	r3, r3, #24
 8003066:	2b08      	cmp	r3, #8
 8003068:	d104      	bne.n	8003074 <HAL_ADC_AnalogWDGConfig+0x160>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003072:	d31a      	bcc.n	80030aa <HAL_ADC_AnalogWDGConfig+0x196>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f003 0318 	and.w	r3, r3, #24
 800307e:	2b10      	cmp	r3, #16
 8003080:	d103      	bne.n	800308a <HAL_ADC_AnalogWDGConfig+0x176>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	2bff      	cmp	r3, #255	@ 0xff
 8003088:	d90f      	bls.n	80030aa <HAL_ADC_AnalogWDGConfig+0x196>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	f003 0318 	and.w	r3, r3, #24
 8003094:	2b18      	cmp	r3, #24
 8003096:	d103      	bne.n	80030a0 <HAL_ADC_AnalogWDGConfig+0x18c>
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	2b3f      	cmp	r3, #63	@ 0x3f
 800309e:	d904      	bls.n	80030aa <HAL_ADC_AnalogWDGConfig+0x196>
 80030a0:	f641 2183 	movw	r1, #6787	@ 0x1a83
 80030a4:	480c      	ldr	r0, [pc, #48]	@ (80030d8 <HAL_ADC_AnalogWDGConfig+0x1c4>)
 80030a6:	f7fd fe4f 	bl	8000d48 <assert_failed>

  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80030b2:	d013      	beq.n	80030dc <HAL_ADC_AnalogWDGConfig+0x1c8>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80030b8:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80030bc:	d00e      	beq.n	80030dc <HAL_ADC_AnalogWDGConfig+0x1c8>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC)  )
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 80030c2:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 80030c6:	d166      	bne.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 80030c8:	e008      	b.n	80030dc <HAL_ADC_AnalogWDGConfig+0x1c8>
 80030ca:	bf00      	nop
 80030cc:	50000100 	.word	0x50000100
 80030d0:	50000400 	.word	0x50000400
 80030d4:	50000500 	.word	0x50000500
 80030d8:	080079c8 	.word	0x080079c8
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d058      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d054      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2b03      	cmp	r3, #3
 80030f2:	d050      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b04      	cmp	r3, #4
 80030fa:	d04c      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	2b05      	cmp	r3, #5
 8003102:	d048      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	2b06      	cmp	r3, #6
 800310a:	d044      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	2b07      	cmp	r3, #7
 8003112:	d040      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2b08      	cmp	r3, #8
 800311a:	d03c      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	2b09      	cmp	r3, #9
 8003122:	d038      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	2b0a      	cmp	r3, #10
 800312a:	d034      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	2b0b      	cmp	r3, #11
 8003132:	d030      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b0c      	cmp	r3, #12
 800313a:	d02c      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	2b0d      	cmp	r3, #13
 8003142:	d028      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2b0e      	cmp	r3, #14
 800314a:	d024      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	2b0f      	cmp	r3, #15
 8003152:	d020      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	2b10      	cmp	r3, #16
 800315a:	d01c      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	2b11      	cmp	r3, #17
 8003162:	d018      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b12      	cmp	r3, #18
 800316a:	d014      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b0f      	cmp	r3, #15
 8003172:	d010      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	2b11      	cmp	r3, #17
 800317a:	d00c      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b11      	cmp	r3, #17
 8003182:	d008      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	2b11      	cmp	r3, #17
 800318a:	d004      	beq.n	8003196 <HAL_ADC_AnalogWDGConfig+0x282>
 800318c:	f641 2189 	movw	r1, #6793	@ 0x1a89
 8003190:	489d      	ldr	r0, [pc, #628]	@ (8003408 <HAL_ADC_AnalogWDGConfig+0x4f4>)
 8003192:	f7fd fdd9 	bl	8000d48 <assert_failed>
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800319c:	2b01      	cmp	r3, #1
 800319e:	d101      	bne.n	80031a4 <HAL_ADC_AnalogWDGConfig+0x290>
 80031a0:	2302      	movs	r3, #2
 80031a2:	e12c      	b.n	80033fe <HAL_ADC_AnalogWDGConfig+0x4ea>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular and injected groups:                      */
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f040 8114 	bne.w	80033e4 <HAL_ADC_AnalogWDGConfig+0x4d0>
  {
  
    /* Analog watchdogs configuration */
    if(AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d14f      	bne.n	8003264 <HAL_ADC_AnalogWDGConfig+0x350>
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: regular and/or injected      */
      /*    groups, one or overall group of channels.                         */
      /*  - Set the Analog watchdog channel (is not used if watchdog          */
      /*    mode "all channels": ADC_CFGR_AWD1SGL=0U).                         */
      MODIFY_REG(hadc->Instance->CFGR                             ,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f023 43fb 	bic.w	r3, r3, #2105540608	@ 0x7d800000
 80031ce:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80031d2:	683a      	ldr	r2, [r7, #0]
 80031d4:	6851      	ldr	r1, [r2, #4]
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	6892      	ldr	r2, [r2, #8]
 80031da:	0692      	lsls	r2, r2, #26
 80031dc:	4311      	orrs	r1, r2
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	6812      	ldr	r2, [r2, #0]
 80031e2:	430b      	orrs	r3, r1
 80031e4:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR_AWD1CH_SHIFT(AnalogWDGConfig->Channel)   );

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11U, the LSB (right bits)   */
      /* are set to 0                                                         */ 
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	691a      	ldr	r2, [r3, #16]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	08db      	lsrs	r3, r3, #3
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	613b      	str	r3, [r7, #16]
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	695a      	ldr	r2, [r3, #20]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	08db      	lsrs	r3, r3, #3
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	60fb      	str	r3, [r7, #12]
      
      /* Set the high and low thresholds */
      MODIFY_REG(hadc->Instance->TR1                                ,
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	f003 21f0 	and.w	r1, r3, #4026593280	@ 0xf000f000
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	041a      	lsls	r2, r3, #16
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	621a      	str	r2, [r3, #32]
                 tmpAWDLowThresholdShifted                           );
      
      /* Clear the ADC Analog watchdog flag (in case of left enabled by       */
      /* previous ADC operations) to be ready to use for HAL_ADC_IRQHandler() */
      /* or HAL_ADC_PollForEvent().                                           */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_IT_AWD1);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2280      	movs	r2, #128	@ 0x80
 8003236:	601a      	str	r2, [r3, #0]
      
      /* Configure ADC Analog watchdog interrupt */
      if(AnalogWDGConfig->ITMode == ENABLE)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	7b1b      	ldrb	r3, [r3, #12]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d108      	bne.n	8003252 <HAL_ADC_AnalogWDGConfig+0x33e>
      {
        /* Enable the ADC Analog watchdog interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD1);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800324e:	605a      	str	r2, [r3, #4]
 8003250:	e0d0      	b.n	80033f4 <HAL_ADC_AnalogWDGConfig+0x4e0>
      }
      else
      {
        /* Disable the ADC Analog watchdog interrupt */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD1);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003260:	605a      	str	r2, [r3, #4]
 8003262:	e0c7      	b.n	80033f4 <HAL_ADC_AnalogWDGConfig+0x4e0>
    /* Case of ADC_ANALOGWATCHDOG_2 and ADC_ANALOGWATCHDOG_3 */
    else
    {
    /* Shift the threshold in function of the selected ADC resolution */
    /* have to be left-aligned on bit 7U, the LSB (right bits) are set to 0    */
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f003 0318 	and.w	r3, r3, #24
 800326e:	2b18      	cmp	r3, #24
 8003270:	d00d      	beq.n	800328e <HAL_ADC_AnalogWDGConfig+0x37a>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	691a      	ldr	r2, [r3, #16]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	08db      	lsrs	r3, r3, #3
 800327e:	f003 0303 	and.w	r3, r3, #3
 8003282:	f1c3 0302 	rsb	r3, r3, #2
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	fa22 f303 	lsr.w	r3, r2, r3
 800328c:	e002      	b.n	8003294 <HAL_ADC_AnalogWDGConfig+0x380>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	613b      	str	r3, [r7, #16]
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	f003 0318 	and.w	r3, r3, #24
 80032a0:	2b18      	cmp	r3, #24
 80032a2:	d00d      	beq.n	80032c0 <HAL_ADC_AnalogWDGConfig+0x3ac>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	695a      	ldr	r2, [r3, #20]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	08db      	lsrs	r3, r3, #3
 80032b0:	f003 0303 	and.w	r3, r3, #3
 80032b4:	f1c3 0302 	rsb	r3, r3, #2
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	fa22 f303 	lsr.w	r3, r2, r3
 80032be:	e002      	b.n	80032c6 <HAL_ADC_AnalogWDGConfig+0x3b2>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	60fb      	str	r3, [r7, #12]

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d137      	bne.n	8003340 <HAL_ADC_AnalogWDGConfig+0x42c>
      {
        /* Set the Analog watchdog channel or group of channels. This also    */
        /* enables the watchdog.                                              */
        /* Note: Conditional register reset, because several channels can be  */
        /*       set by successive calls of this function.                    */
        if (AnalogWDGConfig->WatchdogMode != ADC_ANALOGWATCHDOG_NONE) 
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d01a      	beq.n	800330e <HAL_ADC_AnalogWDGConfig+0x3fa>
        {
          /* Set the high and low thresholds */
          MODIFY_REG(hadc->Instance->TR2                                ,
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032de:	f003 21ff 	and.w	r1, r3, #4278255360	@ 0xff00ff00
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	041a      	lsls	r2, r3, #16
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	431a      	orrs	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	625a      	str	r2, [r3, #36]	@ 0x24
                     ADC_TR2_HT2 |
                     ADC_TR2_LT2                                        ,
                     ADC_TRX_HIGHTHRESHOLD(tmpAWDHighThresholdShifted) |
                     tmpAWDLowThresholdShifted                           );
          
          SET_BIT(hadc->Instance->AWD2CR, ADC_CFGR_AWD23CR(AnalogWDGConfig->Channel));
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	2201      	movs	r2, #1
 8003300:	409a      	lsls	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800330c:	e011      	b.n	8003332 <HAL_ADC_AnalogWDGConfig+0x41e>
        }
        else
        {
          CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 800331c:	625a      	str	r2, [r3, #36]	@ 0x24
          CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	4b38      	ldr	r3, [pc, #224]	@ (800340c <HAL_ADC_AnalogWDGConfig+0x4f8>)
 800332c:	400b      	ands	r3, r1
 800332e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
        }
                
        /* Set temporary variable to flag and IT of AWD2 or AWD3 for further  */
        /* settings.                                                          */
        tmpADCFlagAWD2orAWD3 = ADC_FLAG_AWD2;
 8003332:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003336:	61bb      	str	r3, [r7, #24]
        tmpADCITAWD2orAWD3 = ADC_IT_AWD2;
 8003338:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800333c:	617b      	str	r3, [r7, #20]
 800333e:	e036      	b.n	80033ae <HAL_ADC_AnalogWDGConfig+0x49a>
      {
        /* Set the Analog watchdog channel or group of channels. This also    */
        /* enables the watchdog.                                              */
        /* Note: Conditional register reset, because several channels can be */
        /*       set by successive calls of this function.                    */
        if (AnalogWDGConfig->WatchdogMode != ADC_ANALOGWATCHDOG_NONE) 
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d01a      	beq.n	800337e <HAL_ADC_AnalogWDGConfig+0x46a>
        {
          /* Set the high and low thresholds */
          MODIFY_REG(hadc->Instance->TR3                                ,
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800334e:	f003 21ff 	and.w	r1, r3, #4278255360	@ 0xff00ff00
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	041a      	lsls	r2, r3, #16
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	431a      	orrs	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	629a      	str	r2, [r3, #40]	@ 0x28
                     ADC_TR3_HT3 |
                     ADC_TR3_LT3                                        ,
                     ADC_TRX_HIGHTHRESHOLD(tmpAWDHighThresholdShifted) |
                     tmpAWDLowThresholdShifted                           );
          
          SET_BIT(hadc->Instance->AWD3CR, ADC_CFGR_AWD23CR(AnalogWDGConfig->Channel));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	2201      	movs	r2, #1
 8003370:	409a      	lsls	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800337c:	e011      	b.n	80033a2 <HAL_ADC_AnalogWDGConfig+0x48e>
        }
        else
        {
          CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 800338c:	629a      	str	r2, [r3, #40]	@ 0x28
          CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	4b1c      	ldr	r3, [pc, #112]	@ (800340c <HAL_ADC_AnalogWDGConfig+0x4f8>)
 800339c:	400b      	ands	r3, r1
 800339e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
        }
        
        /* Set temporary variable to flag and IT of AWD2 or AWD3 for further  */
        /* settings.                                                          */
        tmpADCFlagAWD2orAWD3 = ADC_FLAG_AWD3;
 80033a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033a6:	61bb      	str	r3, [r7, #24]
        tmpADCITAWD2orAWD3 = ADC_IT_AWD3;
 80033a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033ac:	617b      	str	r3, [r7, #20]
      }

      /* Clear the ADC Analog watchdog flag (in case of left enabled by       */
      /* previous ADC operations) to be ready to use for HAL_ADC_IRQHandler() */
      /* or HAL_ADC_PollForEvent().                                           */
      __HAL_ADC_CLEAR_FLAG(hadc, tmpADCFlagAWD2orAWD3);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	601a      	str	r2, [r3, #0]

      /* Configure ADC Analog watchdog interrupt */
      if(AnalogWDGConfig->ITMode == ENABLE)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	7b1b      	ldrb	r3, [r3, #12]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d108      	bne.n	80033d0 <HAL_ADC_AnalogWDGConfig+0x4bc>
      {
        __HAL_ADC_ENABLE_IT(hadc, tmpADCITAWD2orAWD3);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	6859      	ldr	r1, [r3, #4]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	605a      	str	r2, [r3, #4]
 80033ce:	e011      	b.n	80033f4 <HAL_ADC_AnalogWDGConfig+0x4e0>
      }
      else
      {
        __HAL_ADC_DISABLE_IT(hadc, tmpADCITAWD2orAWD3);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6859      	ldr	r1, [r3, #4]
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	43da      	mvns	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	400a      	ands	r2, r1
 80033e0:	605a      	str	r2, [r3, #4]
 80033e2:	e007      	b.n	80033f4 <HAL_ADC_AnalogWDGConfig+0x4e0>
  /* If a conversion is on going on regular or injected groups, no update     */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e8:	f043 0220 	orr.w	r2, r3, #32
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	77fb      	strb	r3, [r7, #31]
  }
  
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80033fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3720      	adds	r7, #32
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	080079c8 	.word	0x080079c8
 800340c:	fff80001 	.word	0xfff80001

08003410 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b098      	sub	sp, #96	@ 0x60
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800341a:	2300      	movs	r3, #0
 800341c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003428:	d009      	beq.n	800343e <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a8c      	ldr	r2, [pc, #560]	@ (8003660 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d004      	beq.n	800343e <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 8003434:	f641 3195 	movw	r1, #7061	@ 0x1b95
 8003438:	488a      	ldr	r0, [pc, #552]	@ (8003664 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 800343a:	f7fd fc85 	bl	8000d48 <assert_failed>
  assert_param(IS_ADC_MODE(multimode->Mode));
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d020      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d01c      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b02      	cmp	r3, #2
 8003454:	d018      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2b03      	cmp	r3, #3
 800345c:	d014      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b05      	cmp	r3, #5
 8003464:	d010      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2b06      	cmp	r3, #6
 800346c:	d00c      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2b07      	cmp	r3, #7
 8003474:	d008      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	2b09      	cmp	r3, #9
 800347c:	d004      	beq.n	8003488 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 800347e:	f641 3196 	movw	r1, #7062	@ 0x1b96
 8003482:	4878      	ldr	r0, [pc, #480]	@ (8003664 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8003484:	f7fd fc60 	bl	8000d48 <assert_failed>
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d052      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
  {
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00e      	beq.n	80034b6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034a0:	d009      	beq.n	80034b6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80034aa:	d004      	beq.n	80034b6 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80034ac:	f641 3199 	movw	r1, #7065	@ 0x1b99
 80034b0:	486c      	ldr	r0, [pc, #432]	@ (8003664 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 80034b2:	f7fd fc49 	bl	8000d48 <assert_failed>
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d03b      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034c6:	d036      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034d0:	d031      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80034da:	d02c      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034e4:	d027      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80034ee:	d022      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80034f8:	d01d      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003502:	d018      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800350c:	d013      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8003516:	d00e      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003520:	d009      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800352a:	d004      	beq.n	8003536 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800352c:	f641 319a 	movw	r1, #7066	@ 0x1b9a
 8003530:	484c      	ldr	r0, [pc, #304]	@ (8003664 <HAL_ADCEx_MultiModeConfigChannel+0x254>)
 8003532:	f7fd fc09 	bl	8000d48 <assert_failed>
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800353e:	d102      	bne.n	8003546 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003540:	4b49      	ldr	r3, [pc, #292]	@ (8003668 <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 8003542:	60bb      	str	r3, [r7, #8]
 8003544:	e01a      	b.n	800357c <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a47      	ldr	r2, [pc, #284]	@ (8003668 <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d103      	bne.n	8003558 <HAL_ADCEx_MultiModeConfigChannel+0x148>
 8003550:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	e011      	b.n	800357c <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a40      	ldr	r2, [pc, #256]	@ (8003660 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d102      	bne.n	8003568 <HAL_ADCEx_MultiModeConfigChannel+0x158>
 8003562:	4b42      	ldr	r3, [pc, #264]	@ (800366c <HAL_ADCEx_MultiModeConfigChannel+0x25c>)
 8003564:	60bb      	str	r3, [r7, #8]
 8003566:	e009      	b.n	800357c <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a3f      	ldr	r2, [pc, #252]	@ (800366c <HAL_ADCEx_MultiModeConfigChannel+0x25c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d102      	bne.n	8003578 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003572:	4b3b      	ldr	r3, [pc, #236]	@ (8003660 <HAL_ADCEx_MultiModeConfigChannel+0x250>)
 8003574:	60bb      	str	r3, [r7, #8]
 8003576:	e001      	b.n	800357c <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8003578:	2300      	movs	r3, #0
 800357a:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  {
    /* Return function status */
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e0bc      	b.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x2f0>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800358c:	2b01      	cmp	r3, #1
 800358e:	d101      	bne.n	8003594 <HAL_ADCEx_MultiModeConfigChannel+0x184>
 8003590:	2302      	movs	r3, #2
 8003592:	e0b5      	b.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x2f0>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f040 8099 	bne.w	80036de <HAL_ADCEx_MultiModeConfigChannel+0x2ce>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f003 0304 	and.w	r3, r3, #4
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f040 8092 	bne.w	80036de <HAL_ADCEx_MultiModeConfigChannel+0x2ce>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035c2:	d004      	beq.n	80035ce <HAL_ADCEx_MultiModeConfigChannel+0x1be>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a27      	ldr	r2, [pc, #156]	@ (8003668 <HAL_ADCEx_MultiModeConfigChannel+0x258>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d101      	bne.n	80035d2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80035ce:	4b28      	ldr	r3, [pc, #160]	@ (8003670 <HAL_ADCEx_MultiModeConfigChannel+0x260>)
 80035d0:	e000      	b.n	80035d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
 80035d2:	4b28      	ldr	r3, [pc, #160]	@ (8003674 <HAL_ADCEx_MultiModeConfigChannel+0x264>)
 80035d4:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d04c      	beq.n	8003678 <HAL_ADCEx_MultiModeConfigChannel+0x268>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80035de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	6859      	ldr	r1, [r3, #4]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80035f0:	035b      	lsls	r3, r3, #13
 80035f2:	430b      	orrs	r3, r1
 80035f4:	431a      	orrs	r2, r3
 80035f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035f8:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 0303 	and.w	r3, r3, #3
 8003604:	2b01      	cmp	r3, #1
 8003606:	d108      	bne.n	800361a <HAL_ADCEx_MultiModeConfigChannel+0x20a>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b01      	cmp	r3, #1
 8003614:	d101      	bne.n	800361a <HAL_ADCEx_MultiModeConfigChannel+0x20a>
 8003616:	2301      	movs	r3, #1
 8003618:	e000      	b.n	800361c <HAL_ADCEx_MultiModeConfigChannel+0x20c>
 800361a:	2300      	movs	r3, #0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d168      	bne.n	80036f2 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f003 0303 	and.w	r3, r3, #3
 8003628:	2b01      	cmp	r3, #1
 800362a:	d107      	bne.n	800363c <HAL_ADCEx_MultiModeConfigChannel+0x22c>
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	2b01      	cmp	r3, #1
 8003636:	d101      	bne.n	800363c <HAL_ADCEx_MultiModeConfigChannel+0x22c>
 8003638:	2301      	movs	r3, #1
 800363a:	e000      	b.n	800363e <HAL_ADCEx_MultiModeConfigChannel+0x22e>
 800363c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800363e:	2b00      	cmp	r3, #0
 8003640:	d157      	bne.n	80036f2 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003642:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800364a:	f023 030f 	bic.w	r3, r3, #15
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	6811      	ldr	r1, [r2, #0]
 8003652:	683a      	ldr	r2, [r7, #0]
 8003654:	6892      	ldr	r2, [r2, #8]
 8003656:	430a      	orrs	r2, r1
 8003658:	431a      	orrs	r2, r3
 800365a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800365c:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800365e:	e048      	b.n	80036f2 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
 8003660:	50000400 	.word	0x50000400
 8003664:	080079c8 	.word	0x080079c8
 8003668:	50000100 	.word	0x50000100
 800366c:	50000500 	.word	0x50000500
 8003670:	50000300 	.word	0x50000300
 8003674:	50000700 	.word	0x50000700
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003678:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003680:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003682:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	2b01      	cmp	r3, #1
 8003690:	d108      	bne.n	80036a4 <HAL_ADCEx_MultiModeConfigChannel+0x294>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b01      	cmp	r3, #1
 800369e:	d101      	bne.n	80036a4 <HAL_ADCEx_MultiModeConfigChannel+0x294>
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <HAL_ADCEx_MultiModeConfigChannel+0x296>
 80036a4:	2300      	movs	r3, #0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d123      	bne.n	80036f2 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d107      	bne.n	80036c6 <HAL_ADCEx_MultiModeConfigChannel+0x2b6>
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d101      	bne.n	80036c6 <HAL_ADCEx_MultiModeConfigChannel+0x2b6>
 80036c2:	2301      	movs	r3, #1
 80036c4:	e000      	b.n	80036c8 <HAL_ADCEx_MultiModeConfigChannel+0x2b8>
 80036c6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d112      	bne.n	80036f2 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80036cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80036d4:	f023 030f 	bic.w	r3, r3, #15
 80036d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80036da:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80036dc:	e009      	b.n	80036f2 <HAL_ADCEx_MultiModeConfigChannel+0x2e2>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	f043 0220 	orr.w	r2, r3, #32
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80036f0:	e000      	b.n	80036f4 <HAL_ADCEx_MultiModeConfigChannel+0x2e4>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80036f2:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80036fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8003700:	4618      	mov	r0, r3
 8003702:	3760      	adds	r7, #96	@ 0x60
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f003 0303 	and.w	r3, r3, #3
 800371e:	2b01      	cmp	r3, #1
 8003720:	d108      	bne.n	8003734 <ADC_Enable+0x2c>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0301 	and.w	r3, r3, #1
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <ADC_Enable+0x2c>
 8003730:	2301      	movs	r3, #1
 8003732:	e000      	b.n	8003736 <ADC_Enable+0x2e>
 8003734:	2300      	movs	r3, #0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d143      	bne.n	80037c2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	4b22      	ldr	r3, [pc, #136]	@ (80037cc <ADC_Enable+0xc4>)
 8003742:	4013      	ands	r3, r2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00d      	beq.n	8003764 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374c:	f043 0210 	orr.w	r2, r3, #16
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003758:	f043 0201 	orr.w	r2, r3, #1
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e02f      	b.n	80037c4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f042 0201 	orr.w	r2, r2, #1
 8003772:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003774:	f7fd fdca 	bl	800130c <HAL_GetTick>
 8003778:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800377a:	e01b      	b.n	80037b4 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800377c:	f7fd fdc6 	bl	800130c <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d914      	bls.n	80037b4 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b01      	cmp	r3, #1
 8003796:	d00d      	beq.n	80037b4 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379c:	f043 0210 	orr.w	r2, r3, #16
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a8:	f043 0201 	orr.w	r2, r3, #1
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e007      	b.n	80037c4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d1dc      	bne.n	800377c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	8000003f 	.word	0x8000003f

080037d0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 0303 	and.w	r3, r3, #3
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d108      	bne.n	80037fc <ADC_Disable+0x2c>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <ADC_Disable+0x2c>
 80037f8:	2301      	movs	r3, #1
 80037fa:	e000      	b.n	80037fe <ADC_Disable+0x2e>
 80037fc:	2300      	movs	r3, #0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d047      	beq.n	8003892 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f003 030d 	and.w	r3, r3, #13
 800380c:	2b01      	cmp	r3, #1
 800380e:	d10f      	bne.n	8003830 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f042 0202 	orr.w	r2, r2, #2
 800381e:	609a      	str	r2, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2203      	movs	r2, #3
 8003826:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003828:	f7fd fd70 	bl	800130c <HAL_GetTick>
 800382c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800382e:	e029      	b.n	8003884 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003834:	f043 0210 	orr.w	r2, r3, #16
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003840:	f043 0201 	orr.w	r2, r3, #1
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e023      	b.n	8003894 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800384c:	f7fd fd5e 	bl	800130c <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d914      	bls.n	8003884 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b01      	cmp	r3, #1
 8003866:	d10d      	bne.n	8003884 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	f043 0210 	orr.w	r2, r3, #16
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003878:	f043 0201 	orr.w	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e007      	b.n	8003894 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b01      	cmp	r3, #1
 8003890:	d0dc      	beq.n	800384c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038ac:	4b0c      	ldr	r3, [pc, #48]	@ (80038e0 <__NVIC_SetPriorityGrouping+0x44>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80038b8:	4013      	ands	r3, r2
 80038ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80038c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038ce:	4a04      	ldr	r2, [pc, #16]	@ (80038e0 <__NVIC_SetPriorityGrouping+0x44>)
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	60d3      	str	r3, [r2, #12]
}
 80038d4:	bf00      	nop
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	e000ed00 	.word	0xe000ed00

080038e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038e8:	4b04      	ldr	r3, [pc, #16]	@ (80038fc <__NVIC_GetPriorityGrouping+0x18>)
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	0a1b      	lsrs	r3, r3, #8
 80038ee:	f003 0307 	and.w	r3, r3, #7
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr
 80038fc:	e000ed00 	.word	0xe000ed00

08003900 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	4603      	mov	r3, r0
 8003908:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800390a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390e:	2b00      	cmp	r3, #0
 8003910:	db0b      	blt.n	800392a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003912:	79fb      	ldrb	r3, [r7, #7]
 8003914:	f003 021f 	and.w	r2, r3, #31
 8003918:	4907      	ldr	r1, [pc, #28]	@ (8003938 <__NVIC_EnableIRQ+0x38>)
 800391a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391e:	095b      	lsrs	r3, r3, #5
 8003920:	2001      	movs	r0, #1
 8003922:	fa00 f202 	lsl.w	r2, r0, r2
 8003926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800392a:	bf00      	nop
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	e000e100 	.word	0xe000e100

0800393c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	4603      	mov	r3, r0
 8003944:	6039      	str	r1, [r7, #0]
 8003946:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394c:	2b00      	cmp	r3, #0
 800394e:	db0a      	blt.n	8003966 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	b2da      	uxtb	r2, r3
 8003954:	490c      	ldr	r1, [pc, #48]	@ (8003988 <__NVIC_SetPriority+0x4c>)
 8003956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395a:	0112      	lsls	r2, r2, #4
 800395c:	b2d2      	uxtb	r2, r2
 800395e:	440b      	add	r3, r1
 8003960:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003964:	e00a      	b.n	800397c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	b2da      	uxtb	r2, r3
 800396a:	4908      	ldr	r1, [pc, #32]	@ (800398c <__NVIC_SetPriority+0x50>)
 800396c:	79fb      	ldrb	r3, [r7, #7]
 800396e:	f003 030f 	and.w	r3, r3, #15
 8003972:	3b04      	subs	r3, #4
 8003974:	0112      	lsls	r2, r2, #4
 8003976:	b2d2      	uxtb	r2, r2
 8003978:	440b      	add	r3, r1
 800397a:	761a      	strb	r2, [r3, #24]
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	e000e100 	.word	0xe000e100
 800398c:	e000ed00 	.word	0xe000ed00

08003990 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003990:	b480      	push	{r7}
 8003992:	b089      	sub	sp, #36	@ 0x24
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	f1c3 0307 	rsb	r3, r3, #7
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	bf28      	it	cs
 80039ae:	2304      	movcs	r3, #4
 80039b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	3304      	adds	r3, #4
 80039b6:	2b06      	cmp	r3, #6
 80039b8:	d902      	bls.n	80039c0 <NVIC_EncodePriority+0x30>
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	3b03      	subs	r3, #3
 80039be:	e000      	b.n	80039c2 <NVIC_EncodePriority+0x32>
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c4:	f04f 32ff 	mov.w	r2, #4294967295
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43da      	mvns	r2, r3
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	401a      	ands	r2, r3
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039d8:	f04f 31ff 	mov.w	r1, #4294967295
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	fa01 f303 	lsl.w	r3, r1, r3
 80039e2:	43d9      	mvns	r1, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039e8:	4313      	orrs	r3, r2
         );
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3724      	adds	r7, #36	@ 0x24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
	...

080039f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3b01      	subs	r3, #1
 8003a04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a08:	d301      	bcc.n	8003a0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e00f      	b.n	8003a2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a38 <SysTick_Config+0x40>)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a16:	210f      	movs	r1, #15
 8003a18:	f04f 30ff 	mov.w	r0, #4294967295
 8003a1c:	f7ff ff8e 	bl	800393c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a20:	4b05      	ldr	r3, [pc, #20]	@ (8003a38 <SysTick_Config+0x40>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a26:	4b04      	ldr	r3, [pc, #16]	@ (8003a38 <SysTick_Config+0x40>)
 8003a28:	2207      	movs	r2, #7
 8003a2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	e000e010 	.word	0xe000e010

08003a3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b07      	cmp	r3, #7
 8003a48:	d00f      	beq.n	8003a6a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b06      	cmp	r3, #6
 8003a4e:	d00c      	beq.n	8003a6a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b05      	cmp	r3, #5
 8003a54:	d009      	beq.n	8003a6a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d006      	beq.n	8003a6a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	d003      	beq.n	8003a6a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003a62:	21ab      	movs	r1, #171	@ 0xab
 8003a64:	4804      	ldr	r0, [pc, #16]	@ (8003a78 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8003a66:	f7fd f96f 	bl	8000d48 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7ff ff16 	bl	800389c <__NVIC_SetPriorityGrouping>
}
 8003a70:	bf00      	nop
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	08007a04 	.word	0x08007a04

08003a7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	4603      	mov	r3, r0
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
 8003a88:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b0f      	cmp	r3, #15
 8003a92:	d903      	bls.n	8003a9c <HAL_NVIC_SetPriority+0x20>
 8003a94:	21c3      	movs	r1, #195	@ 0xc3
 8003a96:	480e      	ldr	r0, [pc, #56]	@ (8003ad0 <HAL_NVIC_SetPriority+0x54>)
 8003a98:	f7fd f956 	bl	8000d48 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b0f      	cmp	r3, #15
 8003aa0:	d903      	bls.n	8003aaa <HAL_NVIC_SetPriority+0x2e>
 8003aa2:	21c4      	movs	r1, #196	@ 0xc4
 8003aa4:	480a      	ldr	r0, [pc, #40]	@ (8003ad0 <HAL_NVIC_SetPriority+0x54>)
 8003aa6:	f7fd f94f 	bl	8000d48 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aaa:	f7ff ff1b 	bl	80038e4 <__NVIC_GetPriorityGrouping>
 8003aae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	68b9      	ldr	r1, [r7, #8]
 8003ab4:	6978      	ldr	r0, [r7, #20]
 8003ab6:	f7ff ff6b 	bl	8003990 <NVIC_EncodePriority>
 8003aba:	4602      	mov	r2, r0
 8003abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ac0:	4611      	mov	r1, r2
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7ff ff3a 	bl	800393c <__NVIC_SetPriority>
}
 8003ac8:	bf00      	nop
 8003aca:	3718      	adds	r7, #24
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	08007a04 	.word	0x08007a04

08003ad4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	da03      	bge.n	8003aee <HAL_NVIC_EnableIRQ+0x1a>
 8003ae6:	21d7      	movs	r1, #215	@ 0xd7
 8003ae8:	4805      	ldr	r0, [pc, #20]	@ (8003b00 <HAL_NVIC_EnableIRQ+0x2c>)
 8003aea:	f7fd f92d 	bl	8000d48 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff ff04 	bl	8003900 <__NVIC_EnableIRQ>
}
 8003af8:	bf00      	nop
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	08007a04 	.word	0x08007a04

08003b04 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f7ff ff73 	bl	80039f8 <SysTick_Config>
 8003b12:	4603      	mov	r3, r0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003b30:	d01f      	beq.n	8003b72 <HAL_GPIO_Init+0x56>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a39      	ldr	r2, [pc, #228]	@ (8003c1c <HAL_GPIO_Init+0x100>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d01b      	beq.n	8003b72 <HAL_GPIO_Init+0x56>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a38      	ldr	r2, [pc, #224]	@ (8003c20 <HAL_GPIO_Init+0x104>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d017      	beq.n	8003b72 <HAL_GPIO_Init+0x56>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a37      	ldr	r2, [pc, #220]	@ (8003c24 <HAL_GPIO_Init+0x108>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d013      	beq.n	8003b72 <HAL_GPIO_Init+0x56>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a36      	ldr	r2, [pc, #216]	@ (8003c28 <HAL_GPIO_Init+0x10c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d00f      	beq.n	8003b72 <HAL_GPIO_Init+0x56>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a35      	ldr	r2, [pc, #212]	@ (8003c2c <HAL_GPIO_Init+0x110>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d00b      	beq.n	8003b72 <HAL_GPIO_Init+0x56>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a34      	ldr	r2, [pc, #208]	@ (8003c30 <HAL_GPIO_Init+0x114>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d007      	beq.n	8003b72 <HAL_GPIO_Init+0x56>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a33      	ldr	r2, [pc, #204]	@ (8003c34 <HAL_GPIO_Init+0x118>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d003      	beq.n	8003b72 <HAL_GPIO_Init+0x56>
 8003b6a:	21b2      	movs	r1, #178	@ 0xb2
 8003b6c:	4832      	ldr	r0, [pc, #200]	@ (8003c38 <HAL_GPIO_Init+0x11c>)
 8003b6e:	f7fd f8eb 	bl	8000d48 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d004      	beq.n	8003b86 <HAL_GPIO_Init+0x6a>
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b84:	d303      	bcc.n	8003b8e <HAL_GPIO_Init+0x72>
 8003b86:	21b3      	movs	r1, #179	@ 0xb3
 8003b88:	482b      	ldr	r0, [pc, #172]	@ (8003c38 <HAL_GPIO_Init+0x11c>)
 8003b8a:	f7fd f8dd 	bl	8000d48 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 821b 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	f000 8216 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	2b11      	cmp	r3, #17
 8003ba8:	f000 8211 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	f000 820c 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b12      	cmp	r3, #18
 8003bbc:	f000 8207 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8003bc8:	f000 8201 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003bd4:	f000 81fb 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8003be0:	f000 81f5 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8003bec:	f000 81ef 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8003bf8:	f000 81e9 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003c04:	f000 81e3 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	f000 81de 	beq.w	8003fce <HAL_GPIO_Init+0x4b2>
 8003c12:	21b4      	movs	r1, #180	@ 0xb4
 8003c14:	4808      	ldr	r0, [pc, #32]	@ (8003c38 <HAL_GPIO_Init+0x11c>)
 8003c16:	f7fd f897 	bl	8000d48 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c1a:	e1d8      	b.n	8003fce <HAL_GPIO_Init+0x4b2>
 8003c1c:	48000400 	.word	0x48000400
 8003c20:	48000800 	.word	0x48000800
 8003c24:	48000c00 	.word	0x48000c00
 8003c28:	48001000 	.word	0x48001000
 8003c2c:	48001400 	.word	0x48001400
 8003c30:	48001800 	.word	0x48001800
 8003c34:	48001c00 	.word	0x48001c00
 8003c38:	08007a40 	.word	0x08007a40
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	2101      	movs	r1, #1
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	fa01 f303 	lsl.w	r3, r1, r3
 8003c48:	4013      	ands	r3, r2
 8003c4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f000 81ba 	beq.w	8003fc8 <HAL_GPIO_Init+0x4ac>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 0303 	and.w	r3, r3, #3
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d005      	beq.n	8003c6c <HAL_GPIO_Init+0x150>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 0303 	and.w	r3, r3, #3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d140      	bne.n	8003cee <HAL_GPIO_Init+0x1d2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00b      	beq.n	8003c8c <HAL_GPIO_Init+0x170>
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d007      	beq.n	8003c8c <HAL_GPIO_Init+0x170>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	2b03      	cmp	r3, #3
 8003c82:	d003      	beq.n	8003c8c <HAL_GPIO_Init+0x170>
 8003c84:	21c3      	movs	r1, #195	@ 0xc3
 8003c86:	4894      	ldr	r0, [pc, #592]	@ (8003ed8 <HAL_GPIO_Init+0x3bc>)
 8003c88:	f7fd f85e 	bl	8000d48 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	2203      	movs	r2, #3
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	091b      	lsrs	r3, r3, #4
 8003cd8:	f003 0201 	and.w	r2, r3, #1
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f003 0303 	and.w	r3, r3, #3
 8003cf6:	2b03      	cmp	r3, #3
 8003cf8:	d027      	beq.n	8003d4a <HAL_GPIO_Init+0x22e>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00b      	beq.n	8003d1a <HAL_GPIO_Init+0x1fe>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d007      	beq.n	8003d1a <HAL_GPIO_Init+0x1fe>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d003      	beq.n	8003d1a <HAL_GPIO_Init+0x1fe>
 8003d12:	21d4      	movs	r1, #212	@ 0xd4
 8003d14:	4870      	ldr	r0, [pc, #448]	@ (8003ed8 <HAL_GPIO_Init+0x3bc>)
 8003d16:	f7fd f817 	bl	8000d48 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	2203      	movs	r2, #3
 8003d26:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2a:	43db      	mvns	r3, r3
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	4013      	ands	r3, r2
 8003d30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	689a      	ldr	r2, [r3, #8]
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	005b      	lsls	r3, r3, #1
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f003 0303 	and.w	r3, r3, #3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d157      	bne.n	8003e06 <HAL_GPIO_Init+0x2ea>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d5c:	d01f      	beq.n	8003d9e <HAL_GPIO_Init+0x282>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a5e      	ldr	r2, [pc, #376]	@ (8003edc <HAL_GPIO_Init+0x3c0>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d01b      	beq.n	8003d9e <HAL_GPIO_Init+0x282>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a5d      	ldr	r2, [pc, #372]	@ (8003ee0 <HAL_GPIO_Init+0x3c4>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d017      	beq.n	8003d9e <HAL_GPIO_Init+0x282>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a5c      	ldr	r2, [pc, #368]	@ (8003ee4 <HAL_GPIO_Init+0x3c8>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d013      	beq.n	8003d9e <HAL_GPIO_Init+0x282>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a5b      	ldr	r2, [pc, #364]	@ (8003ee8 <HAL_GPIO_Init+0x3cc>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d00f      	beq.n	8003d9e <HAL_GPIO_Init+0x282>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a5a      	ldr	r2, [pc, #360]	@ (8003eec <HAL_GPIO_Init+0x3d0>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00b      	beq.n	8003d9e <HAL_GPIO_Init+0x282>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a59      	ldr	r2, [pc, #356]	@ (8003ef0 <HAL_GPIO_Init+0x3d4>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d007      	beq.n	8003d9e <HAL_GPIO_Init+0x282>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a58      	ldr	r2, [pc, #352]	@ (8003ef4 <HAL_GPIO_Init+0x3d8>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d003      	beq.n	8003d9e <HAL_GPIO_Init+0x282>
 8003d96:	21e2      	movs	r1, #226	@ 0xe2
 8003d98:	484f      	ldr	r0, [pc, #316]	@ (8003ed8 <HAL_GPIO_Init+0x3bc>)
 8003d9a:	f7fc ffd5 	bl	8000d48 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	2b0c      	cmp	r3, #12
 8003da4:	d90b      	bls.n	8003dbe <HAL_GPIO_Init+0x2a2>
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	2b0e      	cmp	r3, #14
 8003dac:	d007      	beq.n	8003dbe <HAL_GPIO_Init+0x2a2>
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	2b0f      	cmp	r3, #15
 8003db4:	d003      	beq.n	8003dbe <HAL_GPIO_Init+0x2a2>
 8003db6:	21e3      	movs	r1, #227	@ 0xe3
 8003db8:	4847      	ldr	r0, [pc, #284]	@ (8003ed8 <HAL_GPIO_Init+0x3bc>)
 8003dba:	f7fc ffc5 	bl	8000d48 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	08da      	lsrs	r2, r3, #3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3208      	adds	r2, #8
 8003dc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	220f      	movs	r2, #15
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	4013      	ands	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	691a      	ldr	r2, [r3, #16]
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f003 0307 	and.w	r3, r3, #7
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	08da      	lsrs	r2, r3, #3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3208      	adds	r2, #8
 8003e00:	6939      	ldr	r1, [r7, #16]
 8003e02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	2203      	movs	r2, #3
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	43db      	mvns	r3, r3
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f003 0203 	and.w	r2, r3, #3
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 80c0 	beq.w	8003fc8 <HAL_GPIO_Init+0x4ac>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e48:	4b2b      	ldr	r3, [pc, #172]	@ (8003ef8 <HAL_GPIO_Init+0x3dc>)
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ef8 <HAL_GPIO_Init+0x3dc>)
 8003e4e:	f043 0301 	orr.w	r3, r3, #1
 8003e52:	6193      	str	r3, [r2, #24]
 8003e54:	4b28      	ldr	r3, [pc, #160]	@ (8003ef8 <HAL_GPIO_Init+0x3dc>)
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e60:	4a26      	ldr	r2, [pc, #152]	@ (8003efc <HAL_GPIO_Init+0x3e0>)
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	089b      	lsrs	r3, r3, #2
 8003e66:	3302      	adds	r3, #2
 8003e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f003 0303 	and.w	r3, r3, #3
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	220f      	movs	r2, #15
 8003e78:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7c:	43db      	mvns	r3, r3
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	4013      	ands	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e8a:	d039      	beq.n	8003f00 <HAL_GPIO_Init+0x3e4>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a13      	ldr	r2, [pc, #76]	@ (8003edc <HAL_GPIO_Init+0x3c0>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d01f      	beq.n	8003ed4 <HAL_GPIO_Init+0x3b8>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a12      	ldr	r2, [pc, #72]	@ (8003ee0 <HAL_GPIO_Init+0x3c4>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d019      	beq.n	8003ed0 <HAL_GPIO_Init+0x3b4>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a11      	ldr	r2, [pc, #68]	@ (8003ee4 <HAL_GPIO_Init+0x3c8>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d013      	beq.n	8003ecc <HAL_GPIO_Init+0x3b0>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a10      	ldr	r2, [pc, #64]	@ (8003ee8 <HAL_GPIO_Init+0x3cc>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d00d      	beq.n	8003ec8 <HAL_GPIO_Init+0x3ac>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a0f      	ldr	r2, [pc, #60]	@ (8003eec <HAL_GPIO_Init+0x3d0>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d007      	beq.n	8003ec4 <HAL_GPIO_Init+0x3a8>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a0e      	ldr	r2, [pc, #56]	@ (8003ef0 <HAL_GPIO_Init+0x3d4>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d101      	bne.n	8003ec0 <HAL_GPIO_Init+0x3a4>
 8003ebc:	2306      	movs	r3, #6
 8003ebe:	e020      	b.n	8003f02 <HAL_GPIO_Init+0x3e6>
 8003ec0:	2307      	movs	r3, #7
 8003ec2:	e01e      	b.n	8003f02 <HAL_GPIO_Init+0x3e6>
 8003ec4:	2305      	movs	r3, #5
 8003ec6:	e01c      	b.n	8003f02 <HAL_GPIO_Init+0x3e6>
 8003ec8:	2304      	movs	r3, #4
 8003eca:	e01a      	b.n	8003f02 <HAL_GPIO_Init+0x3e6>
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e018      	b.n	8003f02 <HAL_GPIO_Init+0x3e6>
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	e016      	b.n	8003f02 <HAL_GPIO_Init+0x3e6>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e014      	b.n	8003f02 <HAL_GPIO_Init+0x3e6>
 8003ed8:	08007a40 	.word	0x08007a40
 8003edc:	48000400 	.word	0x48000400
 8003ee0:	48000800 	.word	0x48000800
 8003ee4:	48000c00 	.word	0x48000c00
 8003ee8:	48001000 	.word	0x48001000
 8003eec:	48001400 	.word	0x48001400
 8003ef0:	48001800 	.word	0x48001800
 8003ef4:	48001c00 	.word	0x48001c00
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	40010000 	.word	0x40010000
 8003f00:	2300      	movs	r3, #0
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	f002 0203 	and.w	r2, r2, #3
 8003f08:	0092      	lsls	r2, r2, #2
 8003f0a:	4093      	lsls	r3, r2
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f12:	4935      	ldr	r1, [pc, #212]	@ (8003fe8 <HAL_GPIO_Init+0x4cc>)
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	089b      	lsrs	r3, r3, #2
 8003f18:	3302      	adds	r3, #2
 8003f1a:	693a      	ldr	r2, [r7, #16]
 8003f1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f20:	4b32      	ldr	r3, [pc, #200]	@ (8003fec <HAL_GPIO_Init+0x4d0>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d003      	beq.n	8003f44 <HAL_GPIO_Init+0x428>
        {
          temp |= iocurrent;
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003f44:	4a29      	ldr	r2, [pc, #164]	@ (8003fec <HAL_GPIO_Init+0x4d0>)
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f4a:	4b28      	ldr	r3, [pc, #160]	@ (8003fec <HAL_GPIO_Init+0x4d0>)
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	43db      	mvns	r3, r3
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	4013      	ands	r3, r2
 8003f58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_GPIO_Init+0x452>
        {
          temp |= iocurrent;
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003f6e:	4a1f      	ldr	r2, [pc, #124]	@ (8003fec <HAL_GPIO_Init+0x4d0>)
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f74:	4b1d      	ldr	r3, [pc, #116]	@ (8003fec <HAL_GPIO_Init+0x4d0>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	693a      	ldr	r2, [r7, #16]
 8003f80:	4013      	ands	r3, r2
 8003f82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_GPIO_Init+0x47c>
        {
          temp |= iocurrent;
 8003f90:	693a      	ldr	r2, [r7, #16]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003f98:	4a14      	ldr	r2, [pc, #80]	@ (8003fec <HAL_GPIO_Init+0x4d0>)
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f9e:	4b13      	ldr	r3, [pc, #76]	@ (8003fec <HAL_GPIO_Init+0x4d0>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	43db      	mvns	r3, r3
 8003fa8:	693a      	ldr	r2, [r7, #16]
 8003faa:	4013      	ands	r3, r2
 8003fac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d003      	beq.n	8003fc2 <HAL_GPIO_Init+0x4a6>
        {
          temp |= iocurrent;
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8003fec <HAL_GPIO_Init+0x4d0>)
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	3301      	adds	r3, #1
 8003fcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f47f ae2f 	bne.w	8003c3c <HAL_GPIO_Init+0x120>
  }
}
 8003fde:	bf00      	nop
 8003fe0:	bf00      	nop
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40010000 	.word	0x40010000
 8003fec:	40010400 	.word	0x40010400

08003ff0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003ffc:	887b      	ldrh	r3, [r7, #2]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d104      	bne.n	800400c <HAL_GPIO_ReadPin+0x1c>
 8004002:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 8004006:	4809      	ldr	r0, [pc, #36]	@ (800402c <HAL_GPIO_ReadPin+0x3c>)
 8004008:	f7fc fe9e 	bl	8000d48 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691a      	ldr	r2, [r3, #16]
 8004010:	887b      	ldrh	r3, [r7, #2]
 8004012:	4013      	ands	r3, r2
 8004014:	2b00      	cmp	r3, #0
 8004016:	d002      	beq.n	800401e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8004018:	2301      	movs	r3, #1
 800401a:	73fb      	strb	r3, [r7, #15]
 800401c:	e001      	b.n	8004022 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800401e:	2300      	movs	r3, #0
 8004020:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004022:	7bfb      	ldrb	r3, [r7, #15]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	08007a40 	.word	0x08007a40

08004030 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	460b      	mov	r3, r1
 800403a:	807b      	strh	r3, [r7, #2]
 800403c:	4613      	mov	r3, r2
 800403e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004040:	887b      	ldrh	r3, [r7, #2]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d104      	bne.n	8004050 <HAL_GPIO_WritePin+0x20>
 8004046:	f44f 71d2 	mov.w	r1, #420	@ 0x1a4
 800404a:	480e      	ldr	r0, [pc, #56]	@ (8004084 <HAL_GPIO_WritePin+0x54>)
 800404c:	f7fc fe7c 	bl	8000d48 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8004050:	787b      	ldrb	r3, [r7, #1]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d007      	beq.n	8004066 <HAL_GPIO_WritePin+0x36>
 8004056:	787b      	ldrb	r3, [r7, #1]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d004      	beq.n	8004066 <HAL_GPIO_WritePin+0x36>
 800405c:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8004060:	4808      	ldr	r0, [pc, #32]	@ (8004084 <HAL_GPIO_WritePin+0x54>)
 8004062:	f7fc fe71 	bl	8000d48 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8004066:	787b      	ldrb	r3, [r7, #1]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800406c:	887a      	ldrh	r2, [r7, #2]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004072:	e002      	b.n	800407a <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004074:	887a      	ldrh	r2, [r7, #2]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800407a:	bf00      	nop
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	08007a40 	.word	0x08007a40

08004088 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800408e:	af00      	add	r7, sp, #0
 8004090:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004094:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004098:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800409a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800409e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d102      	bne.n	80040ae <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	f001 ba07 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80040ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d02c      	beq.n	8004118 <HAL_RCC_OscConfig+0x90>
 80040be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d122      	bne.n	8004118 <HAL_RCC_OscConfig+0x90>
 80040d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d118      	bne.n	8004118 <HAL_RCC_OscConfig+0x90>
 80040e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0308 	and.w	r3, r3, #8
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10e      	bne.n	8004118 <HAL_RCC_OscConfig+0x90>
 80040fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0304 	and.w	r3, r3, #4
 800410a:	2b00      	cmp	r3, #0
 800410c:	d104      	bne.n	8004118 <HAL_RCC_OscConfig+0x90>
 800410e:	f240 1149 	movw	r1, #329	@ 0x149
 8004112:	48ac      	ldr	r0, [pc, #688]	@ (80043c4 <HAL_RCC_OscConfig+0x33c>)
 8004114:	f7fc fe18 	bl	8000d48 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004118:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800411c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 8181 	beq.w	8004430 <HAL_RCC_OscConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800412e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004132:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d016      	beq.n	800416c <HAL_RCC_OscConfig+0xe4>
 800413e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004142:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800414e:	d00d      	beq.n	800416c <HAL_RCC_OscConfig+0xe4>
 8004150:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004154:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004160:	d004      	beq.n	800416c <HAL_RCC_OscConfig+0xe4>
 8004162:	f240 114f 	movw	r1, #335	@ 0x14f
 8004166:	4897      	ldr	r0, [pc, #604]	@ (80043c4 <HAL_RCC_OscConfig+0x33c>)
 8004168:	f7fc fdee 	bl	8000d48 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800416c:	4b96      	ldr	r3, [pc, #600]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f003 030c 	and.w	r3, r3, #12
 8004174:	2b04      	cmp	r3, #4
 8004176:	d00c      	beq.n	8004192 <HAL_RCC_OscConfig+0x10a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004178:	4b93      	ldr	r3, [pc, #588]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f003 030c 	and.w	r3, r3, #12
 8004180:	2b08      	cmp	r3, #8
 8004182:	d157      	bne.n	8004234 <HAL_RCC_OscConfig+0x1ac>
 8004184:	4b90      	ldr	r3, [pc, #576]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800418c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004190:	d150      	bne.n	8004234 <HAL_RCC_OscConfig+0x1ac>
 8004192:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004196:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800419e:	fa93 f3a3 	rbit	r3, r3
 80041a2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80041a6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041aa:	fab3 f383 	clz	r3, r3
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80041b2:	d802      	bhi.n	80041ba <HAL_RCC_OscConfig+0x132>
 80041b4:	4b84      	ldr	r3, [pc, #528]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	e015      	b.n	80041e6 <HAL_RCC_OscConfig+0x15e>
 80041ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041be:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80041c6:	fa93 f3a3 	rbit	r3, r3
 80041ca:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80041ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80041d2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80041d6:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80041da:	fa93 f3a3 	rbit	r3, r3
 80041de:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80041e2:	4b79      	ldr	r3, [pc, #484]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 80041e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80041ea:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80041ee:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80041f2:	fa92 f2a2 	rbit	r2, r2
 80041f6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80041fa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80041fe:	fab2 f282 	clz	r2, r2
 8004202:	b2d2      	uxtb	r2, r2
 8004204:	f042 0220 	orr.w	r2, r2, #32
 8004208:	b2d2      	uxtb	r2, r2
 800420a:	f002 021f 	and.w	r2, r2, #31
 800420e:	2101      	movs	r1, #1
 8004210:	fa01 f202 	lsl.w	r2, r1, r2
 8004214:	4013      	ands	r3, r2
 8004216:	2b00      	cmp	r3, #0
 8004218:	f000 8109 	beq.w	800442e <HAL_RCC_OscConfig+0x3a6>
 800421c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004220:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	f040 8100 	bne.w	800442e <HAL_RCC_OscConfig+0x3a6>
      {
        return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	f001 b944 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004234:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004238:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004244:	d106      	bne.n	8004254 <HAL_RCC_OscConfig+0x1cc>
 8004246:	4b60      	ldr	r3, [pc, #384]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a5f      	ldr	r2, [pc, #380]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 800424c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004250:	6013      	str	r3, [r2, #0]
 8004252:	e036      	b.n	80042c2 <HAL_RCC_OscConfig+0x23a>
 8004254:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004258:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10c      	bne.n	800427e <HAL_RCC_OscConfig+0x1f6>
 8004264:	4b58      	ldr	r3, [pc, #352]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a57      	ldr	r2, [pc, #348]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 800426a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800426e:	6013      	str	r3, [r2, #0]
 8004270:	4b55      	ldr	r3, [pc, #340]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a54      	ldr	r2, [pc, #336]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004276:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	e021      	b.n	80042c2 <HAL_RCC_OscConfig+0x23a>
 800427e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004282:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800428e:	d10c      	bne.n	80042aa <HAL_RCC_OscConfig+0x222>
 8004290:	4b4d      	ldr	r3, [pc, #308]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a4c      	ldr	r2, [pc, #304]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004296:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800429a:	6013      	str	r3, [r2, #0]
 800429c:	4b4a      	ldr	r3, [pc, #296]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a49      	ldr	r2, [pc, #292]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 80042a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042a6:	6013      	str	r3, [r2, #0]
 80042a8:	e00b      	b.n	80042c2 <HAL_RCC_OscConfig+0x23a>
 80042aa:	4b47      	ldr	r3, [pc, #284]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a46      	ldr	r2, [pc, #280]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 80042b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042b4:	6013      	str	r3, [r2, #0]
 80042b6:	4b44      	ldr	r3, [pc, #272]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a43      	ldr	r2, [pc, #268]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 80042bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042c0:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d054      	beq.n	800437c <HAL_RCC_OscConfig+0x2f4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d2:	f7fd f81b 	bl	800130c <HAL_GetTick>
 80042d6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042da:	e00a      	b.n	80042f2 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042dc:	f7fd f816 	bl	800130c <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b64      	cmp	r3, #100	@ 0x64
 80042ea:	d902      	bls.n	80042f2 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	f001 b8e5 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
 80042f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80042f6:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042fa:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80042fe:	fa93 f3a3 	rbit	r3, r3
 8004302:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8004306:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800430a:	fab3 f383 	clz	r3, r3
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b3f      	cmp	r3, #63	@ 0x3f
 8004312:	d802      	bhi.n	800431a <HAL_RCC_OscConfig+0x292>
 8004314:	4b2c      	ldr	r3, [pc, #176]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	e015      	b.n	8004346 <HAL_RCC_OscConfig+0x2be>
 800431a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800431e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004322:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8004326:	fa93 f3a3 	rbit	r3, r3
 800432a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800432e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004332:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8004336:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800433a:	fa93 f3a3 	rbit	r3, r3
 800433e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8004342:	4b21      	ldr	r3, [pc, #132]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 8004344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004346:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800434a:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 800434e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8004352:	fa92 f2a2 	rbit	r2, r2
 8004356:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800435a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800435e:	fab2 f282 	clz	r2, r2
 8004362:	b2d2      	uxtb	r2, r2
 8004364:	f042 0220 	orr.w	r2, r2, #32
 8004368:	b2d2      	uxtb	r2, r2
 800436a:	f002 021f 	and.w	r2, r2, #31
 800436e:	2101      	movs	r1, #1
 8004370:	fa01 f202 	lsl.w	r2, r1, r2
 8004374:	4013      	ands	r3, r2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0b0      	beq.n	80042dc <HAL_RCC_OscConfig+0x254>
 800437a:	e059      	b.n	8004430 <HAL_RCC_OscConfig+0x3a8>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437c:	f7fc ffc6 	bl	800130c <HAL_GetTick>
 8004380:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004384:	e00a      	b.n	800439c <HAL_RCC_OscConfig+0x314>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004386:	f7fc ffc1 	bl	800130c <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b64      	cmp	r3, #100	@ 0x64
 8004394:	d902      	bls.n	800439c <HAL_RCC_OscConfig+0x314>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	f001 b890 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
 800439c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80043a0:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80043a8:	fa93 f3a3 	rbit	r3, r3
 80043ac:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80043b0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043b4:	fab3 f383 	clz	r3, r3
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80043bc:	d806      	bhi.n	80043cc <HAL_RCC_OscConfig+0x344>
 80043be:	4b02      	ldr	r3, [pc, #8]	@ (80043c8 <HAL_RCC_OscConfig+0x340>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	e019      	b.n	80043f8 <HAL_RCC_OscConfig+0x370>
 80043c4:	08007a7c 	.word	0x08007a7c
 80043c8:	40021000 	.word	0x40021000
 80043cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80043d0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80043d8:	fa93 f3a3 	rbit	r3, r3
 80043dc:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80043e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80043e4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80043e8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80043ec:	fa93 f3a3 	rbit	r3, r3
 80043f0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80043f4:	4bc5      	ldr	r3, [pc, #788]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 80043f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80043fc:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8004400:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8004404:	fa92 f2a2 	rbit	r2, r2
 8004408:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800440c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8004410:	fab2 f282 	clz	r2, r2
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	f042 0220 	orr.w	r2, r2, #32
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	f002 021f 	and.w	r2, r2, #31
 8004420:	2101      	movs	r1, #1
 8004422:	fa01 f202 	lsl.w	r2, r1, r2
 8004426:	4013      	ands	r3, r2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1ac      	bne.n	8004386 <HAL_RCC_OscConfig+0x2fe>
 800442c:	e000      	b.n	8004430 <HAL_RCC_OscConfig+0x3a8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800442e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004430:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004434:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 8194 	beq.w	800476e <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004446:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800444a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00c      	beq.n	8004470 <HAL_RCC_OscConfig+0x3e8>
 8004456:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800445a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d004      	beq.n	8004470 <HAL_RCC_OscConfig+0x3e8>
 8004466:	f240 1187 	movw	r1, #391	@ 0x187
 800446a:	48a9      	ldr	r0, [pc, #676]	@ (8004710 <HAL_RCC_OscConfig+0x688>)
 800446c:	f7fc fc6c 	bl	8000d48 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004470:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004474:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	2b1f      	cmp	r3, #31
 800447e:	d904      	bls.n	800448a <HAL_RCC_OscConfig+0x402>
 8004480:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8004484:	48a2      	ldr	r0, [pc, #648]	@ (8004710 <HAL_RCC_OscConfig+0x688>)
 8004486:	f7fc fc5f 	bl	8000d48 <assert_failed>
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800448a:	4ba0      	ldr	r3, [pc, #640]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f003 030c 	and.w	r3, r3, #12
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00c      	beq.n	80044b0 <HAL_RCC_OscConfig+0x428>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004496:	4b9d      	ldr	r3, [pc, #628]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f003 030c 	and.w	r3, r3, #12
 800449e:	2b08      	cmp	r3, #8
 80044a0:	d16e      	bne.n	8004580 <HAL_RCC_OscConfig+0x4f8>
 80044a2:	4b9a      	ldr	r3, [pc, #616]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80044aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044ae:	d167      	bne.n	8004580 <HAL_RCC_OscConfig+0x4f8>
 80044b0:	2302      	movs	r3, #2
 80044b2:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80044ba:	fa93 f3a3 	rbit	r3, r3
 80044be:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80044c2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044c6:	fab3 f383 	clz	r3, r3
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b3f      	cmp	r3, #63	@ 0x3f
 80044ce:	d802      	bhi.n	80044d6 <HAL_RCC_OscConfig+0x44e>
 80044d0:	4b8e      	ldr	r3, [pc, #568]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	e013      	b.n	80044fe <HAL_RCC_OscConfig+0x476>
 80044d6:	2302      	movs	r3, #2
 80044d8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044dc:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80044e0:	fa93 f3a3 	rbit	r3, r3
 80044e4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80044e8:	2302      	movs	r3, #2
 80044ea:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80044ee:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80044f2:	fa93 f3a3 	rbit	r3, r3
 80044f6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80044fa:	4b84      	ldr	r3, [pc, #528]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 80044fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fe:	2202      	movs	r2, #2
 8004500:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8004504:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8004508:	fa92 f2a2 	rbit	r2, r2
 800450c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8004510:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8004514:	fab2 f282 	clz	r2, r2
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	f042 0220 	orr.w	r2, r2, #32
 800451e:	b2d2      	uxtb	r2, r2
 8004520:	f002 021f 	and.w	r2, r2, #31
 8004524:	2101      	movs	r1, #1
 8004526:	fa01 f202 	lsl.w	r2, r1, r2
 800452a:	4013      	ands	r3, r2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00a      	beq.n	8004546 <HAL_RCC_OscConfig+0x4be>
 8004530:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004534:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	2b01      	cmp	r3, #1
 800453e:	d002      	beq.n	8004546 <HAL_RCC_OscConfig+0x4be>
      {
        return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	f000 bfbb 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004546:	4b71      	ldr	r3, [pc, #452]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800454e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004552:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	21f8      	movs	r1, #248	@ 0xf8
 800455c:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004560:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8004564:	fa91 f1a1 	rbit	r1, r1
 8004568:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800456c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8004570:	fab1 f181 	clz	r1, r1
 8004574:	b2c9      	uxtb	r1, r1
 8004576:	408b      	lsls	r3, r1
 8004578:	4964      	ldr	r1, [pc, #400]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 800457a:	4313      	orrs	r3, r2
 800457c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800457e:	e0f6      	b.n	800476e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004584:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 8083 	beq.w	8004698 <HAL_RCC_OscConfig+0x610>
 8004592:	2301      	movs	r3, #1
 8004594:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004598:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800459c:	fa93 f3a3 	rbit	r3, r3
 80045a0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80045a4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045a8:	fab3 f383 	clz	r3, r3
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80045b2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	461a      	mov	r2, r3
 80045ba:	2301      	movs	r3, #1
 80045bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045be:	f7fc fea5 	bl	800130c <HAL_GetTick>
 80045c2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c6:	e00a      	b.n	80045de <HAL_RCC_OscConfig+0x556>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045c8:	f7fc fea0 	bl	800130c <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d902      	bls.n	80045de <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	f000 bf6f 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
 80045de:	2302      	movs	r3, #2
 80045e0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80045e8:	fa93 f3a3 	rbit	r3, r3
 80045ec:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80045f0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f4:	fab3 f383 	clz	r3, r3
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80045fc:	d802      	bhi.n	8004604 <HAL_RCC_OscConfig+0x57c>
 80045fe:	4b43      	ldr	r3, [pc, #268]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	e013      	b.n	800462c <HAL_RCC_OscConfig+0x5a4>
 8004604:	2302      	movs	r3, #2
 8004606:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800460a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800460e:	fa93 f3a3 	rbit	r3, r3
 8004612:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004616:	2302      	movs	r3, #2
 8004618:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800461c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004620:	fa93 f3a3 	rbit	r3, r3
 8004624:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004628:	4b38      	ldr	r3, [pc, #224]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	2202      	movs	r2, #2
 800462e:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8004632:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8004636:	fa92 f2a2 	rbit	r2, r2
 800463a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 800463e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004642:	fab2 f282 	clz	r2, r2
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	f042 0220 	orr.w	r2, r2, #32
 800464c:	b2d2      	uxtb	r2, r2
 800464e:	f002 021f 	and.w	r2, r2, #31
 8004652:	2101      	movs	r1, #1
 8004654:	fa01 f202 	lsl.w	r2, r1, r2
 8004658:	4013      	ands	r3, r2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d0b4      	beq.n	80045c8 <HAL_RCC_OscConfig+0x540>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800465e:	4b2b      	ldr	r3, [pc, #172]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004666:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800466a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	21f8      	movs	r1, #248	@ 0xf8
 8004674:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004678:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800467c:	fa91 f1a1 	rbit	r1, r1
 8004680:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8004684:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004688:	fab1 f181 	clz	r1, r1
 800468c:	b2c9      	uxtb	r1, r1
 800468e:	408b      	lsls	r3, r1
 8004690:	491e      	ldr	r1, [pc, #120]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 8004692:	4313      	orrs	r3, r2
 8004694:	600b      	str	r3, [r1, #0]
 8004696:	e06a      	b.n	800476e <HAL_RCC_OscConfig+0x6e6>
 8004698:	2301      	movs	r3, #1
 800469a:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800469e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80046a2:	fa93 f3a3 	rbit	r3, r3
 80046a6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80046aa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046ae:	fab3 f383 	clz	r3, r3
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80046b8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	461a      	mov	r2, r3
 80046c0:	2300      	movs	r3, #0
 80046c2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c4:	f7fc fe22 	bl	800130c <HAL_GetTick>
 80046c8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046ce:	f7fc fe1d 	bl	800130c <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d902      	bls.n	80046e4 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	f000 beec 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
 80046e4:	2302      	movs	r3, #2
 80046e6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80046ee:	fa93 f3a3 	rbit	r3, r3
 80046f2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80046f6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046fa:	fab3 f383 	clz	r3, r3
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b3f      	cmp	r3, #63	@ 0x3f
 8004702:	d807      	bhi.n	8004714 <HAL_RCC_OscConfig+0x68c>
 8004704:	4b01      	ldr	r3, [pc, #4]	@ (800470c <HAL_RCC_OscConfig+0x684>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	e018      	b.n	800473c <HAL_RCC_OscConfig+0x6b4>
 800470a:	bf00      	nop
 800470c:	40021000 	.word	0x40021000
 8004710:	08007a7c 	.word	0x08007a7c
 8004714:	2302      	movs	r3, #2
 8004716:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800471e:	fa93 f3a3 	rbit	r3, r3
 8004722:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004726:	2302      	movs	r3, #2
 8004728:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800472c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004730:	fa93 f3a3 	rbit	r3, r3
 8004734:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004738:	4b78      	ldr	r3, [pc, #480]	@ (800491c <HAL_RCC_OscConfig+0x894>)
 800473a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800473c:	2202      	movs	r2, #2
 800473e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8004742:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004746:	fa92 f2a2 	rbit	r2, r2
 800474a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800474e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004752:	fab2 f282 	clz	r2, r2
 8004756:	b2d2      	uxtb	r2, r2
 8004758:	f042 0220 	orr.w	r2, r2, #32
 800475c:	b2d2      	uxtb	r2, r2
 800475e:	f002 021f 	and.w	r2, r2, #31
 8004762:	2101      	movs	r1, #1
 8004764:	fa01 f202 	lsl.w	r2, r1, r2
 8004768:	4013      	ands	r3, r2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1af      	bne.n	80046ce <HAL_RCC_OscConfig+0x646>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800476e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004772:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0308 	and.w	r3, r3, #8
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 812f 	beq.w	80049e2 <HAL_RCC_OscConfig+0x95a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004784:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004788:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00c      	beq.n	80047ae <HAL_RCC_OscConfig+0x726>
 8004794:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004798:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d004      	beq.n	80047ae <HAL_RCC_OscConfig+0x726>
 80047a4:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
 80047a8:	485d      	ldr	r0, [pc, #372]	@ (8004920 <HAL_RCC_OscConfig+0x898>)
 80047aa:	f7fc facd 	bl	8000d48 <assert_failed>
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047b2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d07c      	beq.n	80048b8 <HAL_RCC_OscConfig+0x830>
 80047be:	2301      	movs	r3, #1
 80047c0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c8:	fa93 f3a3 	rbit	r3, r3
 80047cc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80047d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047d4:	fab3 f383 	clz	r3, r3
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	461a      	mov	r2, r3
 80047dc:	4b51      	ldr	r3, [pc, #324]	@ (8004924 <HAL_RCC_OscConfig+0x89c>)
 80047de:	4413      	add	r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	461a      	mov	r2, r3
 80047e4:	2301      	movs	r3, #1
 80047e6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e8:	f7fc fd90 	bl	800130c <HAL_GetTick>
 80047ec:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047f0:	e00a      	b.n	8004808 <HAL_RCC_OscConfig+0x780>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047f2:	f7fc fd8b 	bl	800130c <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d902      	bls.n	8004808 <HAL_RCC_OscConfig+0x780>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	f000 be5a 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
 8004808:	2302      	movs	r3, #2
 800480a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800480e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004812:	fa93 f2a3 	rbit	r2, r3
 8004816:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800481a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004824:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004828:	2202      	movs	r2, #2
 800482a:	601a      	str	r2, [r3, #0]
 800482c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004830:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	fa93 f2a3 	rbit	r2, r3
 800483a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800483e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004848:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800484c:	2202      	movs	r2, #2
 800484e:	601a      	str	r2, [r3, #0]
 8004850:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004854:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	fa93 f2a3 	rbit	r2, r3
 800485e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004862:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004866:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004868:	4b2c      	ldr	r3, [pc, #176]	@ (800491c <HAL_RCC_OscConfig+0x894>)
 800486a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800486c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004870:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004874:	2102      	movs	r1, #2
 8004876:	6019      	str	r1, [r3, #0]
 8004878:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800487c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	fa93 f1a3 	rbit	r1, r3
 8004886:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800488a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800488e:	6019      	str	r1, [r3, #0]
  return result;
 8004890:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004894:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	fab3 f383 	clz	r3, r3
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	f003 031f 	and.w	r3, r3, #31
 80048aa:	2101      	movs	r1, #1
 80048ac:	fa01 f303 	lsl.w	r3, r1, r3
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d09d      	beq.n	80047f2 <HAL_RCC_OscConfig+0x76a>
 80048b6:	e094      	b.n	80049e2 <HAL_RCC_OscConfig+0x95a>
 80048b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048bc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80048c0:	2201      	movs	r2, #1
 80048c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048c8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	fa93 f2a3 	rbit	r2, r3
 80048d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048d6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80048da:	601a      	str	r2, [r3, #0]
  return result;
 80048dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048e0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80048e4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048e6:	fab3 f383 	clz	r3, r3
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	461a      	mov	r2, r3
 80048ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004924 <HAL_RCC_OscConfig+0x89c>)
 80048f0:	4413      	add	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	461a      	mov	r2, r3
 80048f6:	2300      	movs	r3, #0
 80048f8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048fa:	f7fc fd07 	bl	800130c <HAL_GetTick>
 80048fe:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004902:	e011      	b.n	8004928 <HAL_RCC_OscConfig+0x8a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004904:	f7fc fd02 	bl	800130c <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d909      	bls.n	8004928 <HAL_RCC_OscConfig+0x8a0>
        {
          return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	f000 bdd1 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
 800491a:	bf00      	nop
 800491c:	40021000 	.word	0x40021000
 8004920:	08007a7c 	.word	0x08007a7c
 8004924:	10908120 	.word	0x10908120
 8004928:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800492c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004930:	2202      	movs	r2, #2
 8004932:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004934:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004938:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	fa93 f2a3 	rbit	r2, r3
 8004942:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004946:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800494a:	601a      	str	r2, [r3, #0]
 800494c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004950:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004954:	2202      	movs	r2, #2
 8004956:	601a      	str	r2, [r3, #0]
 8004958:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800495c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	fa93 f2a3 	rbit	r2, r3
 8004966:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800496a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004974:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004978:	2202      	movs	r2, #2
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004980:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	fa93 f2a3 	rbit	r2, r3
 800498a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800498e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004992:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004994:	4bb7      	ldr	r3, [pc, #732]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004996:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004998:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800499c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80049a0:	2102      	movs	r1, #2
 80049a2:	6019      	str	r1, [r3, #0]
 80049a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049a8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	fa93 f1a3 	rbit	r1, r3
 80049b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049b6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80049ba:	6019      	str	r1, [r3, #0]
  return result;
 80049bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049c0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	fab3 f383 	clz	r3, r3
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	f003 031f 	and.w	r3, r3, #31
 80049d6:	2101      	movs	r1, #1
 80049d8:	fa01 f303 	lsl.w	r3, r1, r3
 80049dc:	4013      	ands	r3, r2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d190      	bne.n	8004904 <HAL_RCC_OscConfig+0x87c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f000 81be 	beq.w	8004d74 <HAL_RCC_OscConfig+0xcec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049f8:	2300      	movs	r3, #0
 80049fa:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80049fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a02:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d014      	beq.n	8004a38 <HAL_RCC_OscConfig+0x9b0>
 8004a0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a12:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d00c      	beq.n	8004a38 <HAL_RCC_OscConfig+0x9b0>
 8004a1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	2b05      	cmp	r3, #5
 8004a2c:	d004      	beq.n	8004a38 <HAL_RCC_OscConfig+0x9b0>
 8004a2e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004a32:	4891      	ldr	r0, [pc, #580]	@ (8004c78 <HAL_RCC_OscConfig+0xbf0>)
 8004a34:	f7fc f988 	bl	8000d48 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a38:	4b8e      	ldr	r3, [pc, #568]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004a3a:	69db      	ldr	r3, [r3, #28]
 8004a3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d116      	bne.n	8004a72 <HAL_RCC_OscConfig+0x9ea>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a44:	4b8b      	ldr	r3, [pc, #556]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004a46:	69db      	ldr	r3, [r3, #28]
 8004a48:	4a8a      	ldr	r2, [pc, #552]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a4e:	61d3      	str	r3, [r2, #28]
 8004a50:	4b88      	ldr	r3, [pc, #544]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004a58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a5c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a60:	601a      	str	r2, [r3, #0]
 8004a62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a6a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a72:	4b82      	ldr	r3, [pc, #520]	@ (8004c7c <HAL_RCC_OscConfig+0xbf4>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d11b      	bne.n	8004ab6 <HAL_RCC_OscConfig+0xa2e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a7e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c7c <HAL_RCC_OscConfig+0xbf4>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a7e      	ldr	r2, [pc, #504]	@ (8004c7c <HAL_RCC_OscConfig+0xbf4>)
 8004a84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a88:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a8a:	f7fc fc3f 	bl	800130c <HAL_GetTick>
 8004a8e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a92:	e00a      	b.n	8004aaa <HAL_RCC_OscConfig+0xa22>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a94:	f7fc fc3a 	bl	800130c <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b64      	cmp	r3, #100	@ 0x64
 8004aa2:	d902      	bls.n	8004aaa <HAL_RCC_OscConfig+0xa22>
        {
          return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	f000 bd09 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aaa:	4b74      	ldr	r3, [pc, #464]	@ (8004c7c <HAL_RCC_OscConfig+0xbf4>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0ee      	beq.n	8004a94 <HAL_RCC_OscConfig+0xa0c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ab6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004aba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d106      	bne.n	8004ad4 <HAL_RCC_OscConfig+0xa4c>
 8004ac6:	4b6b      	ldr	r3, [pc, #428]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	4a6a      	ldr	r2, [pc, #424]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004acc:	f043 0301 	orr.w	r3, r3, #1
 8004ad0:	6213      	str	r3, [r2, #32]
 8004ad2:	e035      	b.n	8004b40 <HAL_RCC_OscConfig+0xab8>
 8004ad4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ad8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10c      	bne.n	8004afe <HAL_RCC_OscConfig+0xa76>
 8004ae4:	4b63      	ldr	r3, [pc, #396]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	4a62      	ldr	r2, [pc, #392]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004aea:	f023 0301 	bic.w	r3, r3, #1
 8004aee:	6213      	str	r3, [r2, #32]
 8004af0:	4b60      	ldr	r3, [pc, #384]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004af2:	6a1b      	ldr	r3, [r3, #32]
 8004af4:	4a5f      	ldr	r2, [pc, #380]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004af6:	f023 0304 	bic.w	r3, r3, #4
 8004afa:	6213      	str	r3, [r2, #32]
 8004afc:	e020      	b.n	8004b40 <HAL_RCC_OscConfig+0xab8>
 8004afe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b02:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	2b05      	cmp	r3, #5
 8004b0c:	d10c      	bne.n	8004b28 <HAL_RCC_OscConfig+0xaa0>
 8004b0e:	4b59      	ldr	r3, [pc, #356]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	4a58      	ldr	r2, [pc, #352]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004b14:	f043 0304 	orr.w	r3, r3, #4
 8004b18:	6213      	str	r3, [r2, #32]
 8004b1a:	4b56      	ldr	r3, [pc, #344]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	4a55      	ldr	r2, [pc, #340]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004b20:	f043 0301 	orr.w	r3, r3, #1
 8004b24:	6213      	str	r3, [r2, #32]
 8004b26:	e00b      	b.n	8004b40 <HAL_RCC_OscConfig+0xab8>
 8004b28:	4b52      	ldr	r3, [pc, #328]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	4a51      	ldr	r2, [pc, #324]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004b2e:	f023 0301 	bic.w	r3, r3, #1
 8004b32:	6213      	str	r3, [r2, #32]
 8004b34:	4b4f      	ldr	r3, [pc, #316]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	4a4e      	ldr	r2, [pc, #312]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004b3a:	f023 0304 	bic.w	r3, r3, #4
 8004b3e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d07f      	beq.n	8004c50 <HAL_RCC_OscConfig+0xbc8>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b50:	f7fc fbdc 	bl	800130c <HAL_GetTick>
 8004b54:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b58:	e00c      	b.n	8004b74 <HAL_RCC_OscConfig+0xaec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b5a:	f7fc fbd7 	bl	800130c <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d902      	bls.n	8004b74 <HAL_RCC_OscConfig+0xaec>
        {
          return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	f000 bca4 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
 8004b74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b78:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b84:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	fa93 f2a3 	rbit	r2, r3
 8004b8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b92:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004b96:	601a      	str	r2, [r3, #0]
 8004b98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b9c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004ba0:	2202      	movs	r2, #2
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ba8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	fa93 f2a3 	rbit	r2, r3
 8004bb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bb6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004bba:	601a      	str	r2, [r3, #0]
  return result;
 8004bbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bc0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004bc4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bc6:	fab3 f383 	clz	r3, r3
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d102      	bne.n	8004bdc <HAL_RCC_OscConfig+0xb54>
 8004bd6:	4b27      	ldr	r3, [pc, #156]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	e013      	b.n	8004c04 <HAL_RCC_OscConfig+0xb7c>
 8004bdc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004be0:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004be4:	2202      	movs	r2, #2
 8004be6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bec:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	fa93 f2a3 	rbit	r2, r3
 8004bf6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bfa:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8004bfe:	601a      	str	r2, [r3, #0]
 8004c00:	4b1c      	ldr	r3, [pc, #112]	@ (8004c74 <HAL_RCC_OscConfig+0xbec>)
 8004c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c04:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004c08:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004c0c:	2102      	movs	r1, #2
 8004c0e:	6011      	str	r1, [r2, #0]
 8004c10:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004c14:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004c18:	6812      	ldr	r2, [r2, #0]
 8004c1a:	fa92 f1a2 	rbit	r1, r2
 8004c1e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004c22:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004c26:	6011      	str	r1, [r2, #0]
  return result;
 8004c28:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004c2c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004c30:	6812      	ldr	r2, [r2, #0]
 8004c32:	fab2 f282 	clz	r2, r2
 8004c36:	b2d2      	uxtb	r2, r2
 8004c38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c3c:	b2d2      	uxtb	r2, r2
 8004c3e:	f002 021f 	and.w	r2, r2, #31
 8004c42:	2101      	movs	r1, #1
 8004c44:	fa01 f202 	lsl.w	r2, r1, r2
 8004c48:	4013      	ands	r3, r2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d085      	beq.n	8004b5a <HAL_RCC_OscConfig+0xad2>
 8004c4e:	e087      	b.n	8004d60 <HAL_RCC_OscConfig+0xcd8>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c50:	f7fc fb5c 	bl	800130c <HAL_GetTick>
 8004c54:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c58:	e012      	b.n	8004c80 <HAL_RCC_OscConfig+0xbf8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c5a:	f7fc fb57 	bl	800130c <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d908      	bls.n	8004c80 <HAL_RCC_OscConfig+0xbf8>
        {
          return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	f000 bc24 	b.w	80054bc <HAL_RCC_OscConfig+0x1434>
 8004c74:	40021000 	.word	0x40021000
 8004c78:	08007a7c 	.word	0x08007a7c
 8004c7c:	40007000 	.word	0x40007000
 8004c80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c84:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004c88:	2202      	movs	r2, #2
 8004c8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c90:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	fa93 f2a3 	rbit	r2, r3
 8004c9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c9e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ca8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004cac:	2202      	movs	r2, #2
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cb4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	fa93 f2a3 	rbit	r2, r3
 8004cbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cc2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004cc6:	601a      	str	r2, [r3, #0]
  return result;
 8004cc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ccc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004cd0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cd2:	fab3 f383 	clz	r3, r3
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d104      	bne.n	8004cec <HAL_RCC_OscConfig+0xc64>
 8004ce2:	4b01      	ldr	r3, [pc, #4]	@ (8004ce8 <HAL_RCC_OscConfig+0xc60>)
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	e015      	b.n	8004d14 <HAL_RCC_OscConfig+0xc8c>
 8004ce8:	40021000 	.word	0x40021000
 8004cec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cf0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004cfc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	fa93 f2a3 	rbit	r2, r3
 8004d06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d0a:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8004d0e:	601a      	str	r2, [r3, #0]
 8004d10:	4b85      	ldr	r3, [pc, #532]	@ (8004f28 <HAL_RCC_OscConfig+0xea0>)
 8004d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d14:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004d18:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004d1c:	2102      	movs	r1, #2
 8004d1e:	6011      	str	r1, [r2, #0]
 8004d20:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004d24:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004d28:	6812      	ldr	r2, [r2, #0]
 8004d2a:	fa92 f1a2 	rbit	r1, r2
 8004d2e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004d32:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004d36:	6011      	str	r1, [r2, #0]
  return result;
 8004d38:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004d3c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004d40:	6812      	ldr	r2, [r2, #0]
 8004d42:	fab2 f282 	clz	r2, r2
 8004d46:	b2d2      	uxtb	r2, r2
 8004d48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d4c:	b2d2      	uxtb	r2, r2
 8004d4e:	f002 021f 	and.w	r2, r2, #31
 8004d52:	2101      	movs	r1, #1
 8004d54:	fa01 f202 	lsl.w	r2, r1, r2
 8004d58:	4013      	ands	r3, r2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f47f af7d 	bne.w	8004c5a <HAL_RCC_OscConfig+0xbd2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004d60:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d105      	bne.n	8004d74 <HAL_RCC_OscConfig+0xcec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d68:	4b6f      	ldr	r3, [pc, #444]	@ (8004f28 <HAL_RCC_OscConfig+0xea0>)
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	4a6e      	ldr	r2, [pc, #440]	@ (8004f28 <HAL_RCC_OscConfig+0xea0>)
 8004d6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	61d3      	str	r3, [r2, #28]
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004d74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d014      	beq.n	8004dae <HAL_RCC_OscConfig+0xd26>
 8004d84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d88:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d00c      	beq.n	8004dae <HAL_RCC_OscConfig+0xd26>
 8004d94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004d98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d004      	beq.n	8004dae <HAL_RCC_OscConfig+0xd26>
 8004da4:	f44f 710e 	mov.w	r1, #568	@ 0x238
 8004da8:	4860      	ldr	r0, [pc, #384]	@ (8004f2c <HAL_RCC_OscConfig+0xea4>)
 8004daa:	f7fb ffcd 	bl	8000d48 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004db2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f000 837d 	beq.w	80054ba <HAL_RCC_OscConfig+0x1432>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dc0:	4b59      	ldr	r3, [pc, #356]	@ (8004f28 <HAL_RCC_OscConfig+0xea0>)
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f003 030c 	and.w	r3, r3, #12
 8004dc8:	2b08      	cmp	r3, #8
 8004dca:	f000 833e 	beq.w	800544a <HAL_RCC_OscConfig+0x13c2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004dd2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	f040 828f 	bne.w	80052fe <HAL_RCC_OscConfig+0x1276>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004de0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004de4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	69db      	ldr	r3, [r3, #28]
 8004dec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004df0:	d00d      	beq.n	8004e0e <HAL_RCC_OscConfig+0xd86>
 8004df2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004df6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e02:	d004      	beq.n	8004e0e <HAL_RCC_OscConfig+0xd86>
 8004e04:	f240 2141 	movw	r1, #577	@ 0x241
 8004e08:	4848      	ldr	r0, [pc, #288]	@ (8004f2c <HAL_RCC_OscConfig+0xea4>)
 8004e0a:	f7fb ff9d 	bl	8000d48 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8004e0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e12:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 8088 	beq.w	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004e20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e24:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e30:	d07e      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004e32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e42:	d075      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004e44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	6a1b      	ldr	r3, [r3, #32]
 8004e50:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e54:	d06c      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004e56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e66:	d063      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004e68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e6c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004e78:	d05a      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004e7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e7e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004e8a:	d051      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004e8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004e90:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004e9c:	d048      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004e9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ea2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
 8004eaa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004eae:	d03f      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004eb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004eb4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004ec0:	d036      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004ec2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ec6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004ed2:	d02d      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004ed4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ed8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004ee4:	d024      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004ee6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004eea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ef6:	d01b      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004ef8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004efc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	6a1b      	ldr	r3, [r3, #32]
 8004f04:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8004f08:	d012      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004f0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8004f1a:	d009      	beq.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004f1c:	f240 2142 	movw	r1, #578	@ 0x242
 8004f20:	4802      	ldr	r0, [pc, #8]	@ (8004f2c <HAL_RCC_OscConfig+0xea4>)
 8004f22:	f7fb ff11 	bl	8000d48 <assert_failed>
 8004f26:	e003      	b.n	8004f30 <HAL_RCC_OscConfig+0xea8>
 8004f28:	40021000 	.word	0x40021000
 8004f2c:	08007a7c 	.word	0x08007a7c
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 8004f30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f34:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d07c      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004f40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d074      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004f50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f54:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d06c      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004f60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6c:	2b03      	cmp	r3, #3
 8004f6e:	d064      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004f70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f74:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7c:	2b04      	cmp	r3, #4
 8004f7e:	d05c      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004f80:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f84:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	2b05      	cmp	r3, #5
 8004f8e:	d054      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004f90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004f94:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9c:	2b06      	cmp	r3, #6
 8004f9e:	d04c      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004fa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fa4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fac:	2b07      	cmp	r3, #7
 8004fae:	d044      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004fb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fb4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbc:	2b08      	cmp	r3, #8
 8004fbe:	d03c      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004fc0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fc4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fcc:	2b09      	cmp	r3, #9
 8004fce:	d034      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004fd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fd4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fdc:	2b0a      	cmp	r3, #10
 8004fde:	d02c      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004fe0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004fe4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fec:	2b0b      	cmp	r3, #11
 8004fee:	d024      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8004ff0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ff4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffc:	2b0c      	cmp	r3, #12
 8004ffe:	d01c      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8005000:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005004:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500c:	2b0d      	cmp	r3, #13
 800500e:	d014      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8005010:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005014:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501c:	2b0e      	cmp	r3, #14
 800501e:	d00c      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8005020:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005024:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502c:	2b0f      	cmp	r3, #15
 800502e:	d004      	beq.n	800503a <HAL_RCC_OscConfig+0xfb2>
 8005030:	f44f 7111 	mov.w	r1, #580	@ 0x244
 8005034:	48cb      	ldr	r0, [pc, #812]	@ (8005364 <HAL_RCC_OscConfig+0x12dc>)
 8005036:	f7fb fe87 	bl	8000d48 <assert_failed>
 800503a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800503e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8005042:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005046:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005048:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800504c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	fa93 f2a3 	rbit	r2, r3
 8005056:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800505a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800505e:	601a      	str	r2, [r3, #0]
  return result;
 8005060:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005064:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005068:	681b      	ldr	r3, [r3, #0]
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800506a:	fab3 f383 	clz	r3, r3
 800506e:	b2db      	uxtb	r3, r3
 8005070:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005074:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	461a      	mov	r2, r3
 800507c:	2300      	movs	r3, #0
 800507e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005080:	f7fc f944 	bl	800130c <HAL_GetTick>
 8005084:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005088:	e009      	b.n	800509e <HAL_RCC_OscConfig+0x1016>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800508a:	f7fc f93f 	bl	800130c <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b02      	cmp	r3, #2
 8005098:	d901      	bls.n	800509e <HAL_RCC_OscConfig+0x1016>
          {
            return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e20e      	b.n	80054bc <HAL_RCC_OscConfig+0x1434>
 800509e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050a2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80050a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80050aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050b0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	fa93 f2a3 	rbit	r2, r3
 80050ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050be:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80050c2:	601a      	str	r2, [r3, #0]
  return result;
 80050c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050c8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80050cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050ce:	fab3 f383 	clz	r3, r3
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80050d6:	d802      	bhi.n	80050de <HAL_RCC_OscConfig+0x1056>
 80050d8:	4ba3      	ldr	r3, [pc, #652]	@ (8005368 <HAL_RCC_OscConfig+0x12e0>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	e027      	b.n	800512e <HAL_RCC_OscConfig+0x10a6>
 80050de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050e2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80050e6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80050ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050f0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	fa93 f2a3 	rbit	r2, r3
 80050fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80050fe:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8005102:	601a      	str	r2, [r3, #0]
 8005104:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005108:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800510c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005110:	601a      	str	r2, [r3, #0]
 8005112:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005116:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	fa93 f2a3 	rbit	r2, r3
 8005120:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005124:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	4b8f      	ldr	r3, [pc, #572]	@ (8005368 <HAL_RCC_OscConfig+0x12e0>)
 800512c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005132:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8005136:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800513a:	6011      	str	r1, [r2, #0]
 800513c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005140:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8005144:	6812      	ldr	r2, [r2, #0]
 8005146:	fa92 f1a2 	rbit	r1, r2
 800514a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800514e:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8005152:	6011      	str	r1, [r2, #0]
  return result;
 8005154:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005158:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800515c:	6812      	ldr	r2, [r2, #0]
 800515e:	fab2 f282 	clz	r2, r2
 8005162:	b2d2      	uxtb	r2, r2
 8005164:	f042 0220 	orr.w	r2, r2, #32
 8005168:	b2d2      	uxtb	r2, r2
 800516a:	f002 021f 	and.w	r2, r2, #31
 800516e:	2101      	movs	r1, #1
 8005170:	fa01 f202 	lsl.w	r2, r1, r2
 8005174:	4013      	ands	r3, r2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d187      	bne.n	800508a <HAL_RCC_OscConfig+0x1002>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800517a:	4b7b      	ldr	r3, [pc, #492]	@ (8005368 <HAL_RCC_OscConfig+0x12e0>)
 800517c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517e:	f023 020f 	bic.w	r2, r3, #15
 8005182:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005186:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518e:	4976      	ldr	r1, [pc, #472]	@ (8005368 <HAL_RCC_OscConfig+0x12e0>)
 8005190:	4313      	orrs	r3, r2
 8005192:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005194:	4b74      	ldr	r3, [pc, #464]	@ (8005368 <HAL_RCC_OscConfig+0x12e0>)
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 800519c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6a19      	ldr	r1, [r3, #32]
 80051a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	430b      	orrs	r3, r1
 80051b6:	496c      	ldr	r1, [pc, #432]	@ (8005368 <HAL_RCC_OscConfig+0x12e0>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	604b      	str	r3, [r1, #4]
 80051bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051c0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80051c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	fa93 f2a3 	rbit	r2, r3
 80051d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051dc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80051e0:	601a      	str	r2, [r3, #0]
  return result;
 80051e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80051e6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80051ea:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051ec:	fab3 f383 	clz	r3, r3
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80051f6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	461a      	mov	r2, r3
 80051fe:	2301      	movs	r3, #1
 8005200:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005202:	f7fc f883 	bl	800130c <HAL_GetTick>
 8005206:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800520a:	e009      	b.n	8005220 <HAL_RCC_OscConfig+0x1198>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800520c:	f7fc f87e 	bl	800130c <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d901      	bls.n	8005220 <HAL_RCC_OscConfig+0x1198>
          {
            return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e14d      	b.n	80054bc <HAL_RCC_OscConfig+0x1434>
 8005220:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005224:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005228:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800522c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005232:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	fa93 f2a3 	rbit	r2, r3
 800523c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005240:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8005244:	601a      	str	r2, [r3, #0]
  return result;
 8005246:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800524a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800524e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005250:	fab3 f383 	clz	r3, r3
 8005254:	b2db      	uxtb	r3, r3
 8005256:	2b3f      	cmp	r3, #63	@ 0x3f
 8005258:	d802      	bhi.n	8005260 <HAL_RCC_OscConfig+0x11d8>
 800525a:	4b43      	ldr	r3, [pc, #268]	@ (8005368 <HAL_RCC_OscConfig+0x12e0>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	e027      	b.n	80052b0 <HAL_RCC_OscConfig+0x1228>
 8005260:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005264:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005268:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800526c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800526e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005272:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	fa93 f2a3 	rbit	r2, r3
 800527c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005280:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005284:	601a      	str	r2, [r3, #0]
 8005286:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800528a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800528e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005298:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	fa93 f2a3 	rbit	r2, r3
 80052a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80052a6:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	4b2e      	ldr	r3, [pc, #184]	@ (8005368 <HAL_RCC_OscConfig+0x12e0>)
 80052ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052b4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80052b8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80052bc:	6011      	str	r1, [r2, #0]
 80052be:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052c2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80052c6:	6812      	ldr	r2, [r2, #0]
 80052c8:	fa92 f1a2 	rbit	r1, r2
 80052cc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052d0:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80052d4:	6011      	str	r1, [r2, #0]
  return result;
 80052d6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80052da:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80052de:	6812      	ldr	r2, [r2, #0]
 80052e0:	fab2 f282 	clz	r2, r2
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	f042 0220 	orr.w	r2, r2, #32
 80052ea:	b2d2      	uxtb	r2, r2
 80052ec:	f002 021f 	and.w	r2, r2, #31
 80052f0:	2101      	movs	r1, #1
 80052f2:	fa01 f202 	lsl.w	r2, r1, r2
 80052f6:	4013      	ands	r3, r2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d087      	beq.n	800520c <HAL_RCC_OscConfig+0x1184>
 80052fc:	e0dd      	b.n	80054ba <HAL_RCC_OscConfig+0x1432>
 80052fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005302:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8005306:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800530a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005310:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	fa93 f2a3 	rbit	r2, r3
 800531a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800531e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8005322:	601a      	str	r2, [r3, #0]
  return result;
 8005324:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005328:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800532c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800532e:	fab3 f383 	clz	r3, r3
 8005332:	b2db      	uxtb	r3, r3
 8005334:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005338:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	461a      	mov	r2, r3
 8005340:	2300      	movs	r3, #0
 8005342:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005344:	f7fb ffe2 	bl	800130c <HAL_GetTick>
 8005348:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800534c:	e00e      	b.n	800536c <HAL_RCC_OscConfig+0x12e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800534e:	f7fb ffdd 	bl	800130c <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	2b02      	cmp	r3, #2
 800535c:	d906      	bls.n	800536c <HAL_RCC_OscConfig+0x12e4>
          {
            return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e0ac      	b.n	80054bc <HAL_RCC_OscConfig+0x1434>
 8005362:	bf00      	nop
 8005364:	08007a7c 	.word	0x08007a7c
 8005368:	40021000 	.word	0x40021000
 800536c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005370:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8005374:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005378:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800537a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800537e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	fa93 f2a3 	rbit	r2, r3
 8005388:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800538c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005390:	601a      	str	r2, [r3, #0]
  return result;
 8005392:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005396:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800539a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800539c:	fab3 f383 	clz	r3, r3
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80053a4:	d802      	bhi.n	80053ac <HAL_RCC_OscConfig+0x1324>
 80053a6:	4b48      	ldr	r3, [pc, #288]	@ (80054c8 <HAL_RCC_OscConfig+0x1440>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	e027      	b.n	80053fc <HAL_RCC_OscConfig+0x1374>
 80053ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053b0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80053b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80053b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053be:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	fa93 f2a3 	rbit	r2, r3
 80053c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053cc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053d6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80053da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053e4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	fa93 f2a3 	rbit	r2, r3
 80053ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80053f2:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	4b33      	ldr	r3, [pc, #204]	@ (80054c8 <HAL_RCC_OscConfig+0x1440>)
 80053fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005400:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005404:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005408:	6011      	str	r1, [r2, #0]
 800540a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800540e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005412:	6812      	ldr	r2, [r2, #0]
 8005414:	fa92 f1a2 	rbit	r1, r2
 8005418:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800541c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8005420:	6011      	str	r1, [r2, #0]
  return result;
 8005422:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8005426:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800542a:	6812      	ldr	r2, [r2, #0]
 800542c:	fab2 f282 	clz	r2, r2
 8005430:	b2d2      	uxtb	r2, r2
 8005432:	f042 0220 	orr.w	r2, r2, #32
 8005436:	b2d2      	uxtb	r2, r2
 8005438:	f002 021f 	and.w	r2, r2, #31
 800543c:	2101      	movs	r1, #1
 800543e:	fa01 f202 	lsl.w	r2, r1, r2
 8005442:	4013      	ands	r3, r2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d182      	bne.n	800534e <HAL_RCC_OscConfig+0x12c6>
 8005448:	e037      	b.n	80054ba <HAL_RCC_OscConfig+0x1432>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800544a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800544e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d101      	bne.n	800545e <HAL_RCC_OscConfig+0x13d6>
      {
        return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e02e      	b.n	80054bc <HAL_RCC_OscConfig+0x1434>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800545e:	4b1a      	ldr	r3, [pc, #104]	@ (80054c8 <HAL_RCC_OscConfig+0x1440>)
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8005466:	4b18      	ldr	r3, [pc, #96]	@ (80054c8 <HAL_RCC_OscConfig+0x1440>)
 8005468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546a:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800546e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005472:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8005476:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800547a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	69db      	ldr	r3, [r3, #28]
 8005482:	429a      	cmp	r2, r3
 8005484:	d117      	bne.n	80054b6 <HAL_RCC_OscConfig+0x142e>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005486:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800548a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800548e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8005492:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800549a:	429a      	cmp	r2, r3
 800549c:	d10b      	bne.n	80054b6 <HAL_RCC_OscConfig+0x142e>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800549e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80054a2:	f003 020f 	and.w	r2, r3, #15
 80054a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80054aa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d001      	beq.n	80054ba <HAL_RCC_OscConfig+0x1432>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e000      	b.n	80054bc <HAL_RCC_OscConfig+0x1434>
        }
      }
    }
  }

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	40021000 	.word	0x40021000

080054cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b09e      	sub	sp, #120	@ 0x78
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d101      	bne.n	80054e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e1f5      	b.n	80058d0 <HAL_RCC_ClockConfig+0x404>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d116      	bne.n	800551e <HAL_RCC_ClockConfig+0x52>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d110      	bne.n	800551e <HAL_RCC_ClockConfig+0x52>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0304 	and.w	r3, r3, #4
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10a      	bne.n	800551e <HAL_RCC_ClockConfig+0x52>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0308 	and.w	r3, r3, #8
 8005510:	2b00      	cmp	r3, #0
 8005512:	d104      	bne.n	800551e <HAL_RCC_ClockConfig+0x52>
 8005514:	f240 21c1 	movw	r1, #705	@ 0x2c1
 8005518:	489e      	ldr	r0, [pc, #632]	@ (8005794 <HAL_RCC_ClockConfig+0x2c8>)
 800551a:	f7fb fc15 	bl	8000d48 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00a      	beq.n	800553a <HAL_RCC_ClockConfig+0x6e>
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	2b01      	cmp	r3, #1
 8005528:	d007      	beq.n	800553a <HAL_RCC_ClockConfig+0x6e>
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	2b02      	cmp	r3, #2
 800552e:	d004      	beq.n	800553a <HAL_RCC_ClockConfig+0x6e>
 8005530:	f240 21c2 	movw	r1, #706	@ 0x2c2
 8005534:	4897      	ldr	r0, [pc, #604]	@ (8005794 <HAL_RCC_ClockConfig+0x2c8>)
 8005536:	f7fb fc07 	bl	8000d48 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800553a:	4b97      	ldr	r3, [pc, #604]	@ (8005798 <HAL_RCC_ClockConfig+0x2cc>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0307 	and.w	r3, r3, #7
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	429a      	cmp	r2, r3
 8005546:	d910      	bls.n	800556a <HAL_RCC_ClockConfig+0x9e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005548:	4b93      	ldr	r3, [pc, #588]	@ (8005798 <HAL_RCC_ClockConfig+0x2cc>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f023 0207 	bic.w	r2, r3, #7
 8005550:	4991      	ldr	r1, [pc, #580]	@ (8005798 <HAL_RCC_ClockConfig+0x2cc>)
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	4313      	orrs	r3, r2
 8005556:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005558:	4b8f      	ldr	r3, [pc, #572]	@ (8005798 <HAL_RCC_ClockConfig+0x2cc>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	683a      	ldr	r2, [r7, #0]
 8005562:	429a      	cmp	r2, r3
 8005564:	d001      	beq.n	800556a <HAL_RCC_ClockConfig+0x9e>
    {
      return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e1b2      	b.n	80058d0 <HAL_RCC_ClockConfig+0x404>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	2b00      	cmp	r3, #0
 8005574:	d031      	beq.n	80055da <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d024      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2b80      	cmp	r3, #128	@ 0x80
 8005584:	d020      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	2b90      	cmp	r3, #144	@ 0x90
 800558c:	d01c      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	2ba0      	cmp	r3, #160	@ 0xa0
 8005594:	d018      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	2bb0      	cmp	r3, #176	@ 0xb0
 800559c:	d014      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80055a4:	d010      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	2bd0      	cmp	r3, #208	@ 0xd0
 80055ac:	d00c      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	2be0      	cmp	r3, #224	@ 0xe0
 80055b4:	d008      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	2bf0      	cmp	r3, #240	@ 0xf0
 80055bc:	d004      	beq.n	80055c8 <HAL_RCC_ClockConfig+0xfc>
 80055be:	f240 21d9 	movw	r1, #729	@ 0x2d9
 80055c2:	4874      	ldr	r0, [pc, #464]	@ (8005794 <HAL_RCC_ClockConfig+0x2c8>)
 80055c4:	f7fb fbc0 	bl	8000d48 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055c8:	4b74      	ldr	r3, [pc, #464]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	4971      	ldr	r1, [pc, #452]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 80e5 	beq.w	80057b2 <HAL_RCC_ClockConfig+0x2e6>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00c      	beq.n	800560a <HAL_RCC_ClockConfig+0x13e>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d008      	beq.n	800560a <HAL_RCC_ClockConfig+0x13e>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d004      	beq.n	800560a <HAL_RCC_ClockConfig+0x13e>
 8005600:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8005604:	4863      	ldr	r0, [pc, #396]	@ (8005794 <HAL_RCC_ClockConfig+0x2c8>)
 8005606:	f7fb fb9f 	bl	8000d48 <assert_failed>
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d137      	bne.n	8005682 <HAL_RCC_ClockConfig+0x1b6>
 8005612:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005616:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005618:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800561a:	fa93 f3a3 	rbit	r3, r3
 800561e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005620:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005622:	fab3 f383 	clz	r3, r3
 8005626:	b2db      	uxtb	r3, r3
 8005628:	2b3f      	cmp	r3, #63	@ 0x3f
 800562a:	d802      	bhi.n	8005632 <HAL_RCC_ClockConfig+0x166>
 800562c:	4b5b      	ldr	r3, [pc, #364]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	e00f      	b.n	8005652 <HAL_RCC_ClockConfig+0x186>
 8005632:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005636:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005638:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800563a:	fa93 f3a3 	rbit	r3, r3
 800563e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005640:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005644:	663b      	str	r3, [r7, #96]	@ 0x60
 8005646:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005648:	fa93 f3a3 	rbit	r3, r3
 800564c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800564e:	4b53      	ldr	r3, [pc, #332]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 8005650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005652:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005656:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005658:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800565a:	fa92 f2a2 	rbit	r2, r2
 800565e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8005660:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005662:	fab2 f282 	clz	r2, r2
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	f042 0220 	orr.w	r2, r2, #32
 800566c:	b2d2      	uxtb	r2, r2
 800566e:	f002 021f 	and.w	r2, r2, #31
 8005672:	2101      	movs	r1, #1
 8005674:	fa01 f202 	lsl.w	r2, r1, r2
 8005678:	4013      	ands	r3, r2
 800567a:	2b00      	cmp	r3, #0
 800567c:	d171      	bne.n	8005762 <HAL_RCC_ClockConfig+0x296>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e126      	b.n	80058d0 <HAL_RCC_ClockConfig+0x404>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	2b02      	cmp	r3, #2
 8005688:	d137      	bne.n	80056fa <HAL_RCC_ClockConfig+0x22e>
 800568a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800568e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005690:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005692:	fa93 f3a3 	rbit	r3, r3
 8005696:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005698:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800569a:	fab3 f383 	clz	r3, r3
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80056a2:	d802      	bhi.n	80056aa <HAL_RCC_ClockConfig+0x1de>
 80056a4:	4b3d      	ldr	r3, [pc, #244]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	e00f      	b.n	80056ca <HAL_RCC_ClockConfig+0x1fe>
 80056aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056b2:	fa93 f3a3 	rbit	r3, r3
 80056b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80056b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80056be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056c0:	fa93 f3a3 	rbit	r3, r3
 80056c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056c6:	4b35      	ldr	r3, [pc, #212]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 80056c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80056ce:	63ba      	str	r2, [r7, #56]	@ 0x38
 80056d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80056d2:	fa92 f2a2 	rbit	r2, r2
 80056d6:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80056d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80056da:	fab2 f282 	clz	r2, r2
 80056de:	b2d2      	uxtb	r2, r2
 80056e0:	f042 0220 	orr.w	r2, r2, #32
 80056e4:	b2d2      	uxtb	r2, r2
 80056e6:	f002 021f 	and.w	r2, r2, #31
 80056ea:	2101      	movs	r1, #1
 80056ec:	fa01 f202 	lsl.w	r2, r1, r2
 80056f0:	4013      	ands	r3, r2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d135      	bne.n	8005762 <HAL_RCC_ClockConfig+0x296>
      {
        return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e0ea      	b.n	80058d0 <HAL_RCC_ClockConfig+0x404>
 80056fa:	2302      	movs	r3, #2
 80056fc:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005700:	fa93 f3a3 	rbit	r3, r3
 8005704:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005708:	fab3 f383 	clz	r3, r3
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005710:	d802      	bhi.n	8005718 <HAL_RCC_ClockConfig+0x24c>
 8005712:	4b22      	ldr	r3, [pc, #136]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	e00d      	b.n	8005734 <HAL_RCC_ClockConfig+0x268>
 8005718:	2302      	movs	r3, #2
 800571a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800571c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571e:	fa93 f3a3 	rbit	r3, r3
 8005722:	627b      	str	r3, [r7, #36]	@ 0x24
 8005724:	2302      	movs	r3, #2
 8005726:	623b      	str	r3, [r7, #32]
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	fa93 f3a3 	rbit	r3, r3
 800572e:	61fb      	str	r3, [r7, #28]
 8005730:	4b1a      	ldr	r3, [pc, #104]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 8005732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005734:	2202      	movs	r2, #2
 8005736:	61ba      	str	r2, [r7, #24]
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	fa92 f2a2 	rbit	r2, r2
 800573e:	617a      	str	r2, [r7, #20]
  return result;
 8005740:	697a      	ldr	r2, [r7, #20]
 8005742:	fab2 f282 	clz	r2, r2
 8005746:	b2d2      	uxtb	r2, r2
 8005748:	f042 0220 	orr.w	r2, r2, #32
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	f002 021f 	and.w	r2, r2, #31
 8005752:	2101      	movs	r1, #1
 8005754:	fa01 f202 	lsl.w	r2, r1, r2
 8005758:	4013      	ands	r3, r2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_RCC_ClockConfig+0x296>
      {
        return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e0b6      	b.n	80058d0 <HAL_RCC_ClockConfig+0x404>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005762:	4b0e      	ldr	r3, [pc, #56]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	f023 0203 	bic.w	r2, r3, #3
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	490b      	ldr	r1, [pc, #44]	@ (800579c <HAL_RCC_ClockConfig+0x2d0>)
 8005770:	4313      	orrs	r3, r2
 8005772:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005774:	f7fb fdca 	bl	800130c <HAL_GetTick>
 8005778:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800577a:	e011      	b.n	80057a0 <HAL_RCC_ClockConfig+0x2d4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800577c:	f7fb fdc6 	bl	800130c <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800578a:	4293      	cmp	r3, r2
 800578c:	d908      	bls.n	80057a0 <HAL_RCC_ClockConfig+0x2d4>
      {
        return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e09e      	b.n	80058d0 <HAL_RCC_ClockConfig+0x404>
 8005792:	bf00      	nop
 8005794:	08007a7c 	.word	0x08007a7c
 8005798:	40022000 	.word	0x40022000
 800579c:	40021000 	.word	0x40021000
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057a0:	4b4d      	ldr	r3, [pc, #308]	@ (80058d8 <HAL_RCC_ClockConfig+0x40c>)
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f003 020c 	and.w	r2, r3, #12
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d1e4      	bne.n	800577c <HAL_RCC_ClockConfig+0x2b0>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057b2:	4b4a      	ldr	r3, [pc, #296]	@ (80058dc <HAL_RCC_ClockConfig+0x410>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0307 	and.w	r3, r3, #7
 80057ba:	683a      	ldr	r2, [r7, #0]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d210      	bcs.n	80057e2 <HAL_RCC_ClockConfig+0x316>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057c0:	4b46      	ldr	r3, [pc, #280]	@ (80058dc <HAL_RCC_ClockConfig+0x410>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f023 0207 	bic.w	r2, r3, #7
 80057c8:	4944      	ldr	r1, [pc, #272]	@ (80058dc <HAL_RCC_ClockConfig+0x410>)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d0:	4b42      	ldr	r3, [pc, #264]	@ (80058dc <HAL_RCC_ClockConfig+0x410>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	683a      	ldr	r2, [r7, #0]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d001      	beq.n	80057e2 <HAL_RCC_ClockConfig+0x316>
    {
      return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e076      	b.n	80058d0 <HAL_RCC_ClockConfig+0x404>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0304 	and.w	r3, r3, #4
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d025      	beq.n	800583a <HAL_RCC_ClockConfig+0x36e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d018      	beq.n	8005828 <HAL_RCC_ClockConfig+0x35c>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057fe:	d013      	beq.n	8005828 <HAL_RCC_ClockConfig+0x35c>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005808:	d00e      	beq.n	8005828 <HAL_RCC_ClockConfig+0x35c>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005812:	d009      	beq.n	8005828 <HAL_RCC_ClockConfig+0x35c>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800581c:	d004      	beq.n	8005828 <HAL_RCC_ClockConfig+0x35c>
 800581e:	f44f 7147 	mov.w	r1, #796	@ 0x31c
 8005822:	482f      	ldr	r0, [pc, #188]	@ (80058e0 <HAL_RCC_ClockConfig+0x414>)
 8005824:	f7fb fa90 	bl	8000d48 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005828:	4b2b      	ldr	r3, [pc, #172]	@ (80058d8 <HAL_RCC_ClockConfig+0x40c>)
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	4928      	ldr	r1, [pc, #160]	@ (80058d8 <HAL_RCC_ClockConfig+0x40c>)
 8005836:	4313      	orrs	r3, r2
 8005838:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0308 	and.w	r3, r3, #8
 8005842:	2b00      	cmp	r3, #0
 8005844:	d026      	beq.n	8005894 <HAL_RCC_ClockConfig+0x3c8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d018      	beq.n	8005880 <HAL_RCC_ClockConfig+0x3b4>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005856:	d013      	beq.n	8005880 <HAL_RCC_ClockConfig+0x3b4>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005860:	d00e      	beq.n	8005880 <HAL_RCC_ClockConfig+0x3b4>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800586a:	d009      	beq.n	8005880 <HAL_RCC_ClockConfig+0x3b4>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005874:	d004      	beq.n	8005880 <HAL_RCC_ClockConfig+0x3b4>
 8005876:	f240 3123 	movw	r1, #803	@ 0x323
 800587a:	4819      	ldr	r0, [pc, #100]	@ (80058e0 <HAL_RCC_ClockConfig+0x414>)
 800587c:	f7fb fa64 	bl	8000d48 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005880:	4b15      	ldr	r3, [pc, #84]	@ (80058d8 <HAL_RCC_ClockConfig+0x40c>)
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	4912      	ldr	r1, [pc, #72]	@ (80058d8 <HAL_RCC_ClockConfig+0x40c>)
 8005890:	4313      	orrs	r3, r2
 8005892:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005894:	f000 f82c 	bl	80058f0 <HAL_RCC_GetSysClockFreq>
 8005898:	4601      	mov	r1, r0
 800589a:	4b0f      	ldr	r3, [pc, #60]	@ (80058d8 <HAL_RCC_ClockConfig+0x40c>)
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058a2:	22f0      	movs	r2, #240	@ 0xf0
 80058a4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	fa92 f2a2 	rbit	r2, r2
 80058ac:	60fa      	str	r2, [r7, #12]
  return result;
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	fab2 f282 	clz	r2, r2
 80058b4:	b2d2      	uxtb	r2, r2
 80058b6:	40d3      	lsrs	r3, r2
 80058b8:	4a0a      	ldr	r2, [pc, #40]	@ (80058e4 <HAL_RCC_ClockConfig+0x418>)
 80058ba:	5cd3      	ldrb	r3, [r2, r3]
 80058bc:	fa21 f303 	lsr.w	r3, r1, r3
 80058c0:	4a09      	ldr	r2, [pc, #36]	@ (80058e8 <HAL_RCC_ClockConfig+0x41c>)
 80058c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80058c4:	4b09      	ldr	r3, [pc, #36]	@ (80058ec <HAL_RCC_ClockConfig+0x420>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7fb fcdb 	bl	8001284 <HAL_InitTick>
  
  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3778      	adds	r7, #120	@ 0x78
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	40021000 	.word	0x40021000
 80058dc:	40022000 	.word	0x40022000
 80058e0:	08007a7c 	.word	0x08007a7c
 80058e4:	08007aec 	.word	0x08007aec
 80058e8:	20000020 	.word	0x20000020
 80058ec:	20000024 	.word	0x20000024

080058f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b087      	sub	sp, #28
 80058f4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80058f6:	2300      	movs	r3, #0
 80058f8:	60fb      	str	r3, [r7, #12]
 80058fa:	2300      	movs	r3, #0
 80058fc:	60bb      	str	r3, [r7, #8]
 80058fe:	2300      	movs	r3, #0
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	2300      	movs	r3, #0
 8005904:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005906:	2300      	movs	r3, #0
 8005908:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800590a:	4b1f      	ldr	r3, [pc, #124]	@ (8005988 <HAL_RCC_GetSysClockFreq+0x98>)
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f003 030c 	and.w	r3, r3, #12
 8005916:	2b04      	cmp	r3, #4
 8005918:	d002      	beq.n	8005920 <HAL_RCC_GetSysClockFreq+0x30>
 800591a:	2b08      	cmp	r3, #8
 800591c:	d003      	beq.n	8005926 <HAL_RCC_GetSysClockFreq+0x36>
 800591e:	e029      	b.n	8005974 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005920:	4b1a      	ldr	r3, [pc, #104]	@ (800598c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005922:	613b      	str	r3, [r7, #16]
      break;
 8005924:	e029      	b.n	800597a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	0c9b      	lsrs	r3, r3, #18
 800592a:	f003 030f 	and.w	r3, r3, #15
 800592e:	4a18      	ldr	r2, [pc, #96]	@ (8005990 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005930:	5cd3      	ldrb	r3, [r2, r3]
 8005932:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005934:	4b14      	ldr	r3, [pc, #80]	@ (8005988 <HAL_RCC_GetSysClockFreq+0x98>)
 8005936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005938:	f003 030f 	and.w	r3, r3, #15
 800593c:	4a15      	ldr	r2, [pc, #84]	@ (8005994 <HAL_RCC_GetSysClockFreq+0xa4>)
 800593e:	5cd3      	ldrb	r3, [r2, r3]
 8005940:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d008      	beq.n	800595e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800594c:	4a0f      	ldr	r2, [pc, #60]	@ (800598c <HAL_RCC_GetSysClockFreq+0x9c>)
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	fbb2 f2f3 	udiv	r2, r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	fb02 f303 	mul.w	r3, r2, r3
 800595a:	617b      	str	r3, [r7, #20]
 800595c:	e007      	b.n	800596e <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800595e:	4a0b      	ldr	r2, [pc, #44]	@ (800598c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	fbb2 f2f3 	udiv	r2, r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	fb02 f303 	mul.w	r3, r2, r3
 800596c:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	613b      	str	r3, [r7, #16]
      break;
 8005972:	e002      	b.n	800597a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005974:	4b05      	ldr	r3, [pc, #20]	@ (800598c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005976:	613b      	str	r3, [r7, #16]
      break;
 8005978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800597a:	693b      	ldr	r3, [r7, #16]
}
 800597c:	4618      	mov	r0, r3
 800597e:	371c      	adds	r7, #28
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr
 8005988:	40021000 	.word	0x40021000
 800598c:	007a1200 	.word	0x007a1200
 8005990:	08007afc 	.word	0x08007afc
 8005994:	08007b0c 	.word	0x08007b0c

08005998 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e0e1      	b.n	8005b6e <HAL_TIM_PWM_Init+0x1d6>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a72      	ldr	r2, [pc, #456]	@ (8005b78 <HAL_TIM_PWM_Init+0x1e0>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d036      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059bc:	d031      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a6e      	ldr	r2, [pc, #440]	@ (8005b7c <HAL_TIM_PWM_Init+0x1e4>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d02c      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a6c      	ldr	r2, [pc, #432]	@ (8005b80 <HAL_TIM_PWM_Init+0x1e8>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d027      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a6b      	ldr	r2, [pc, #428]	@ (8005b84 <HAL_TIM_PWM_Init+0x1ec>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d022      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a69      	ldr	r2, [pc, #420]	@ (8005b88 <HAL_TIM_PWM_Init+0x1f0>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d01d      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a68      	ldr	r2, [pc, #416]	@ (8005b8c <HAL_TIM_PWM_Init+0x1f4>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d018      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a66      	ldr	r2, [pc, #408]	@ (8005b90 <HAL_TIM_PWM_Init+0x1f8>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d013      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a65      	ldr	r2, [pc, #404]	@ (8005b94 <HAL_TIM_PWM_Init+0x1fc>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d00e      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a63      	ldr	r2, [pc, #396]	@ (8005b98 <HAL_TIM_PWM_Init+0x200>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d009      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a62      	ldr	r2, [pc, #392]	@ (8005b9c <HAL_TIM_PWM_Init+0x204>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d004      	beq.n	8005a22 <HAL_TIM_PWM_Init+0x8a>
 8005a18:	f240 5139 	movw	r1, #1337	@ 0x539
 8005a1c:	4860      	ldr	r0, [pc, #384]	@ (8005ba0 <HAL_TIM_PWM_Init+0x208>)
 8005a1e:	f7fb f993 	bl	8000d48 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d014      	beq.n	8005a54 <HAL_TIM_PWM_Init+0xbc>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b10      	cmp	r3, #16
 8005a30:	d010      	beq.n	8005a54 <HAL_TIM_PWM_Init+0xbc>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	2b20      	cmp	r3, #32
 8005a38:	d00c      	beq.n	8005a54 <HAL_TIM_PWM_Init+0xbc>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	2b40      	cmp	r3, #64	@ 0x40
 8005a40:	d008      	beq.n	8005a54 <HAL_TIM_PWM_Init+0xbc>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	2b60      	cmp	r3, #96	@ 0x60
 8005a48:	d004      	beq.n	8005a54 <HAL_TIM_PWM_Init+0xbc>
 8005a4a:	f240 513a 	movw	r1, #1338	@ 0x53a
 8005a4e:	4854      	ldr	r0, [pc, #336]	@ (8005ba0 <HAL_TIM_PWM_Init+0x208>)
 8005a50:	f7fb f97a 	bl	8000d48 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00e      	beq.n	8005a7a <HAL_TIM_PWM_Init+0xe2>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a64:	d009      	beq.n	8005a7a <HAL_TIM_PWM_Init+0xe2>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a6e:	d004      	beq.n	8005a7a <HAL_TIM_PWM_Init+0xe2>
 8005a70:	f240 513b 	movw	r1, #1339	@ 0x53b
 8005a74:	484a      	ldr	r0, [pc, #296]	@ (8005ba0 <HAL_TIM_PWM_Init+0x208>)
 8005a76:	f7fb f967 	bl	8000d48 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a82:	d00f      	beq.n	8005aa4 <HAL_TIM_PWM_Init+0x10c>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d006      	beq.n	8005a9a <HAL_TIM_PWM_Init+0x102>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a94:	d201      	bcs.n	8005a9a <HAL_TIM_PWM_Init+0x102>
 8005a96:	2301      	movs	r3, #1
 8005a98:	e000      	b.n	8005a9c <HAL_TIM_PWM_Init+0x104>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	f003 0301 	and.w	r3, r3, #1
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	e006      	b.n	8005ab2 <HAL_TIM_PWM_Init+0x11a>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	bf14      	ite	ne
 8005aac:	2301      	movne	r3, #1
 8005aae:	2300      	moveq	r3, #0
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d104      	bne.n	8005ac0 <HAL_TIM_PWM_Init+0x128>
 8005ab6:	f240 513c 	movw	r1, #1340	@ 0x53c
 8005aba:	4839      	ldr	r0, [pc, #228]	@ (8005ba0 <HAL_TIM_PWM_Init+0x208>)
 8005abc:	f7fb f944 	bl	8000d48 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d008      	beq.n	8005ada <HAL_TIM_PWM_Init+0x142>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	2b80      	cmp	r3, #128	@ 0x80
 8005ace:	d004      	beq.n	8005ada <HAL_TIM_PWM_Init+0x142>
 8005ad0:	f240 513d 	movw	r1, #1341	@ 0x53d
 8005ad4:	4832      	ldr	r0, [pc, #200]	@ (8005ba0 <HAL_TIM_PWM_Init+0x208>)
 8005ad6:	f7fb f937 	bl	8000d48 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d106      	bne.n	8005af4 <HAL_TIM_PWM_Init+0x15c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 f858 	bl	8005ba4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2202      	movs	r2, #2
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	3304      	adds	r3, #4
 8005b04:	4619      	mov	r1, r3
 8005b06:	4610      	mov	r0, r2
 8005b08:	f000 fd9e 	bl	8006648 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3708      	adds	r7, #8
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	40012c00 	.word	0x40012c00
 8005b7c:	40000400 	.word	0x40000400
 8005b80:	40000800 	.word	0x40000800
 8005b84:	40001000 	.word	0x40001000
 8005b88:	40001400 	.word	0x40001400
 8005b8c:	40013400 	.word	0x40013400
 8005b90:	40014000 	.word	0x40014000
 8005b94:	40014400 	.word	0x40014400
 8005b98:	40014800 	.word	0x40014800
 8005b9c:	40015000 	.word	0x40015000
 8005ba0:	08007ab4 	.word	0x08007ab4

08005ba4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a89      	ldr	r2, [pc, #548]	@ (8005dec <HAL_TIM_PWM_Start+0x234>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d117      	bne.n	8005bfc <HAL_TIM_PWM_Start+0x44>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f000 8095 	beq.w	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	2b04      	cmp	r3, #4
 8005bd8:	f000 8091 	beq.w	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	2b08      	cmp	r3, #8
 8005be0:	f000 808d 	beq.w	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2b0c      	cmp	r3, #12
 8005be8:	f000 8089 	beq.w	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	2b10      	cmp	r3, #16
 8005bf0:	f000 8085 	beq.w	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	2b14      	cmp	r3, #20
 8005bf8:	f000 8081 	beq.w	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c04:	d10b      	bne.n	8005c1e <HAL_TIM_PWM_Start+0x66>
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d078      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	2b04      	cmp	r3, #4
 8005c10:	d075      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b08      	cmp	r3, #8
 8005c16:	d072      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	2b0c      	cmp	r3, #12
 8005c1c:	d06f      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a73      	ldr	r2, [pc, #460]	@ (8005df0 <HAL_TIM_PWM_Start+0x238>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d10b      	bne.n	8005c40 <HAL_TIM_PWM_Start+0x88>
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d067      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	d064      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b08      	cmp	r3, #8
 8005c38:	d061      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b0c      	cmp	r3, #12
 8005c3e:	d05e      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a6b      	ldr	r2, [pc, #428]	@ (8005df4 <HAL_TIM_PWM_Start+0x23c>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d10b      	bne.n	8005c62 <HAL_TIM_PWM_Start+0xaa>
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d056      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	2b04      	cmp	r3, #4
 8005c54:	d053      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d050      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	2b0c      	cmp	r3, #12
 8005c60:	d04d      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a64      	ldr	r2, [pc, #400]	@ (8005df8 <HAL_TIM_PWM_Start+0x240>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d111      	bne.n	8005c90 <HAL_TIM_PWM_Start+0xd8>
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d045      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b04      	cmp	r3, #4
 8005c76:	d042      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b08      	cmp	r3, #8
 8005c7c:	d03f      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b0c      	cmp	r3, #12
 8005c82:	d03c      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	2b10      	cmp	r3, #16
 8005c88:	d039      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	2b14      	cmp	r3, #20
 8005c8e:	d036      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a59      	ldr	r2, [pc, #356]	@ (8005dfc <HAL_TIM_PWM_Start+0x244>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d105      	bne.n	8005ca6 <HAL_TIM_PWM_Start+0xee>
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d02e      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	2b04      	cmp	r3, #4
 8005ca4:	d02b      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a55      	ldr	r2, [pc, #340]	@ (8005e00 <HAL_TIM_PWM_Start+0x248>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d102      	bne.n	8005cb6 <HAL_TIM_PWM_Start+0xfe>
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d023      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a52      	ldr	r2, [pc, #328]	@ (8005e04 <HAL_TIM_PWM_Start+0x24c>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d102      	bne.n	8005cc6 <HAL_TIM_PWM_Start+0x10e>
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d01b      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a4f      	ldr	r2, [pc, #316]	@ (8005e08 <HAL_TIM_PWM_Start+0x250>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d111      	bne.n	8005cf4 <HAL_TIM_PWM_Start+0x13c>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d013      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b04      	cmp	r3, #4
 8005cda:	d010      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	2b08      	cmp	r3, #8
 8005ce0:	d00d      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	2b0c      	cmp	r3, #12
 8005ce6:	d00a      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	2b10      	cmp	r3, #16
 8005cec:	d007      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	2b14      	cmp	r3, #20
 8005cf2:	d004      	beq.n	8005cfe <HAL_TIM_PWM_Start+0x146>
 8005cf4:	f240 51c3 	movw	r1, #1475	@ 0x5c3
 8005cf8:	4844      	ldr	r0, [pc, #272]	@ (8005e0c <HAL_TIM_PWM_Start+0x254>)
 8005cfa:	f7fb f825 	bl	8000d48 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d109      	bne.n	8005d18 <HAL_TIM_PWM_Start+0x160>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	bf14      	ite	ne
 8005d10:	2301      	movne	r3, #1
 8005d12:	2300      	moveq	r3, #0
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	e03c      	b.n	8005d92 <HAL_TIM_PWM_Start+0x1da>
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	2b04      	cmp	r3, #4
 8005d1c:	d109      	bne.n	8005d32 <HAL_TIM_PWM_Start+0x17a>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	bf14      	ite	ne
 8005d2a:	2301      	movne	r3, #1
 8005d2c:	2300      	moveq	r3, #0
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	e02f      	b.n	8005d92 <HAL_TIM_PWM_Start+0x1da>
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b08      	cmp	r3, #8
 8005d36:	d109      	bne.n	8005d4c <HAL_TIM_PWM_Start+0x194>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	bf14      	ite	ne
 8005d44:	2301      	movne	r3, #1
 8005d46:	2300      	moveq	r3, #0
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	e022      	b.n	8005d92 <HAL_TIM_PWM_Start+0x1da>
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	2b0c      	cmp	r3, #12
 8005d50:	d109      	bne.n	8005d66 <HAL_TIM_PWM_Start+0x1ae>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	bf14      	ite	ne
 8005d5e:	2301      	movne	r3, #1
 8005d60:	2300      	moveq	r3, #0
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	e015      	b.n	8005d92 <HAL_TIM_PWM_Start+0x1da>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	2b10      	cmp	r3, #16
 8005d6a:	d109      	bne.n	8005d80 <HAL_TIM_PWM_Start+0x1c8>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	bf14      	ite	ne
 8005d78:	2301      	movne	r3, #1
 8005d7a:	2300      	moveq	r3, #0
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	e008      	b.n	8005d92 <HAL_TIM_PWM_Start+0x1da>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	bf14      	ite	ne
 8005d8c:	2301      	movne	r3, #1
 8005d8e:	2300      	moveq	r3, #0
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d001      	beq.n	8005d9a <HAL_TIM_PWM_Start+0x1e2>
  {
    return HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e0b4      	b.n	8005f04 <HAL_TIM_PWM_Start+0x34c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d104      	bne.n	8005daa <HAL_TIM_PWM_Start+0x1f2>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2202      	movs	r2, #2
 8005da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005da8:	e036      	b.n	8005e18 <HAL_TIM_PWM_Start+0x260>
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	2b04      	cmp	r3, #4
 8005dae:	d104      	bne.n	8005dba <HAL_TIM_PWM_Start+0x202>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2202      	movs	r2, #2
 8005db4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005db8:	e02e      	b.n	8005e18 <HAL_TIM_PWM_Start+0x260>
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	2b08      	cmp	r3, #8
 8005dbe:	d104      	bne.n	8005dca <HAL_TIM_PWM_Start+0x212>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dc8:	e026      	b.n	8005e18 <HAL_TIM_PWM_Start+0x260>
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	2b0c      	cmp	r3, #12
 8005dce:	d104      	bne.n	8005dda <HAL_TIM_PWM_Start+0x222>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2202      	movs	r2, #2
 8005dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005dd8:	e01e      	b.n	8005e18 <HAL_TIM_PWM_Start+0x260>
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b10      	cmp	r3, #16
 8005dde:	d117      	bne.n	8005e10 <HAL_TIM_PWM_Start+0x258>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005de8:	e016      	b.n	8005e18 <HAL_TIM_PWM_Start+0x260>
 8005dea:	bf00      	nop
 8005dec:	40012c00 	.word	0x40012c00
 8005df0:	40000400 	.word	0x40000400
 8005df4:	40000800 	.word	0x40000800
 8005df8:	40013400 	.word	0x40013400
 8005dfc:	40014000 	.word	0x40014000
 8005e00:	40014400 	.word	0x40014400
 8005e04:	40014800 	.word	0x40014800
 8005e08:	40015000 	.word	0x40015000
 8005e0c:	08007ab4 	.word	0x08007ab4
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2202      	movs	r2, #2
 8005e14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	6839      	ldr	r1, [r7, #0]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f001 f84b 	bl	8006ebc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a38      	ldr	r2, [pc, #224]	@ (8005f0c <HAL_TIM_PWM_Start+0x354>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d018      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x2aa>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a36      	ldr	r2, [pc, #216]	@ (8005f10 <HAL_TIM_PWM_Start+0x358>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d013      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x2aa>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a35      	ldr	r2, [pc, #212]	@ (8005f14 <HAL_TIM_PWM_Start+0x35c>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d00e      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x2aa>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a33      	ldr	r2, [pc, #204]	@ (8005f18 <HAL_TIM_PWM_Start+0x360>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d009      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x2aa>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a32      	ldr	r2, [pc, #200]	@ (8005f1c <HAL_TIM_PWM_Start+0x364>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d004      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x2aa>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a30      	ldr	r2, [pc, #192]	@ (8005f20 <HAL_TIM_PWM_Start+0x368>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d101      	bne.n	8005e66 <HAL_TIM_PWM_Start+0x2ae>
 8005e62:	2301      	movs	r3, #1
 8005e64:	e000      	b.n	8005e68 <HAL_TIM_PWM_Start+0x2b0>
 8005e66:	2300      	movs	r3, #0
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d007      	beq.n	8005e7c <HAL_TIM_PWM_Start+0x2c4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e7a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a22      	ldr	r2, [pc, #136]	@ (8005f0c <HAL_TIM_PWM_Start+0x354>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d01d      	beq.n	8005ec2 <HAL_TIM_PWM_Start+0x30a>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e8e:	d018      	beq.n	8005ec2 <HAL_TIM_PWM_Start+0x30a>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a23      	ldr	r2, [pc, #140]	@ (8005f24 <HAL_TIM_PWM_Start+0x36c>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d013      	beq.n	8005ec2 <HAL_TIM_PWM_Start+0x30a>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a22      	ldr	r2, [pc, #136]	@ (8005f28 <HAL_TIM_PWM_Start+0x370>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d00e      	beq.n	8005ec2 <HAL_TIM_PWM_Start+0x30a>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a19      	ldr	r2, [pc, #100]	@ (8005f10 <HAL_TIM_PWM_Start+0x358>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d009      	beq.n	8005ec2 <HAL_TIM_PWM_Start+0x30a>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a18      	ldr	r2, [pc, #96]	@ (8005f14 <HAL_TIM_PWM_Start+0x35c>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d004      	beq.n	8005ec2 <HAL_TIM_PWM_Start+0x30a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a18      	ldr	r2, [pc, #96]	@ (8005f20 <HAL_TIM_PWM_Start+0x368>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d115      	bne.n	8005eee <HAL_TIM_PWM_Start+0x336>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689a      	ldr	r2, [r3, #8]
 8005ec8:	4b18      	ldr	r3, [pc, #96]	@ (8005f2c <HAL_TIM_PWM_Start+0x374>)
 8005eca:	4013      	ands	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2b06      	cmp	r3, #6
 8005ed2:	d015      	beq.n	8005f00 <HAL_TIM_PWM_Start+0x348>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eda:	d011      	beq.n	8005f00 <HAL_TIM_PWM_Start+0x348>
    {
      __HAL_TIM_ENABLE(htim);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0201 	orr.w	r2, r2, #1
 8005eea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eec:	e008      	b.n	8005f00 <HAL_TIM_PWM_Start+0x348>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f042 0201 	orr.w	r2, r2, #1
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	e000      	b.n	8005f02 <HAL_TIM_PWM_Start+0x34a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f00:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	40012c00 	.word	0x40012c00
 8005f10:	40013400 	.word	0x40013400
 8005f14:	40014000 	.word	0x40014000
 8005f18:	40014400 	.word	0x40014400
 8005f1c:	40014800 	.word	0x40014800
 8005f20:	40015000 	.word	0x40015000
 8005f24:	40000400 	.word	0x40000400
 8005f28:	40000800 	.word	0x40000800
 8005f2c:	00010007 	.word	0x00010007

08005f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d020      	beq.n	8005f94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d01b      	beq.n	8005f94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f06f 0202 	mvn.w	r2, #2
 8005f64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	f003 0303 	and.w	r3, r3, #3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fb46 	bl	800660c <HAL_TIM_IC_CaptureCallback>
 8005f80:	e005      	b.n	8005f8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fb38 	bl	80065f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 fb49 	bl	8006620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	f003 0304 	and.w	r3, r3, #4
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d020      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f003 0304 	and.w	r3, r3, #4
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01b      	beq.n	8005fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f06f 0204 	mvn.w	r2, #4
 8005fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2202      	movs	r2, #2
 8005fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f000 fb20 	bl	800660c <HAL_TIM_IC_CaptureCallback>
 8005fcc:	e005      	b.n	8005fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 fb12 	bl	80065f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fb23 	bl	8006620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f003 0308 	and.w	r3, r3, #8
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d020      	beq.n	800602c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f003 0308 	and.w	r3, r3, #8
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d01b      	beq.n	800602c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0208 	mvn.w	r2, #8
 8005ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2204      	movs	r2, #4
 8006002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	69db      	ldr	r3, [r3, #28]
 800600a:	f003 0303 	and.w	r3, r3, #3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fafa 	bl	800660c <HAL_TIM_IC_CaptureCallback>
 8006018:	e005      	b.n	8006026 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 faec 	bl	80065f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 fafd 	bl	8006620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f003 0310 	and.w	r3, r3, #16
 8006032:	2b00      	cmp	r3, #0
 8006034:	d020      	beq.n	8006078 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f003 0310 	and.w	r3, r3, #16
 800603c:	2b00      	cmp	r3, #0
 800603e:	d01b      	beq.n	8006078 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f06f 0210 	mvn.w	r2, #16
 8006048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2208      	movs	r2, #8
 800604e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	69db      	ldr	r3, [r3, #28]
 8006056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f000 fad4 	bl	800660c <HAL_TIM_IC_CaptureCallback>
 8006064:	e005      	b.n	8006072 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 fac6 	bl	80065f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 fad7 	bl	8006620 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00c      	beq.n	800609c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f003 0301 	and.w	r3, r3, #1
 8006088:	2b00      	cmp	r3, #0
 800608a:	d007      	beq.n	800609c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f06f 0201 	mvn.w	r2, #1
 8006094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 faa4 	bl	80065e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00c      	beq.n	80060c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d007      	beq.n	80060c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80060b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 ff80 	bl	8006fc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00c      	beq.n	80060e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d007      	beq.n	80060e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80060dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 ff78 	bl	8006fd4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00c      	beq.n	8006108 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d007      	beq.n	8006108 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 fa96 	bl	8006634 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f003 0320 	and.w	r3, r3, #32
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00c      	beq.n	800612c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f003 0320 	and.w	r3, r3, #32
 8006118:	2b00      	cmp	r3, #0
 800611a:	d007      	beq.n	800612c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f06f 0220 	mvn.w	r2, #32
 8006124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 ff40 	bl	8006fac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800612c:	bf00      	nop
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b086      	sub	sp, #24
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006140:	2300      	movs	r3, #0
 8006142:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d016      	beq.n	8006178 <HAL_TIM_PWM_ConfigChannel+0x44>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b04      	cmp	r3, #4
 800614e:	d013      	beq.n	8006178 <HAL_TIM_PWM_ConfigChannel+0x44>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b08      	cmp	r3, #8
 8006154:	d010      	beq.n	8006178 <HAL_TIM_PWM_ConfigChannel+0x44>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b0c      	cmp	r3, #12
 800615a:	d00d      	beq.n	8006178 <HAL_TIM_PWM_ConfigChannel+0x44>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2b10      	cmp	r3, #16
 8006160:	d00a      	beq.n	8006178 <HAL_TIM_PWM_ConfigChannel+0x44>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2b14      	cmp	r3, #20
 8006166:	d007      	beq.n	8006178 <HAL_TIM_PWM_ConfigChannel+0x44>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b3c      	cmp	r3, #60	@ 0x3c
 800616c:	d004      	beq.n	8006178 <HAL_TIM_PWM_ConfigChannel+0x44>
 800616e:	f241 01c2 	movw	r1, #4290	@ 0x10c2
 8006172:	488b      	ldr	r0, [pc, #556]	@ (80063a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8006174:	f7fa fde8 	bl	8000d48 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2b60      	cmp	r3, #96	@ 0x60
 800617e:	d01c      	beq.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x86>
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2b70      	cmp	r3, #112	@ 0x70
 8006186:	d018      	beq.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x86>
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a85      	ldr	r2, [pc, #532]	@ (80063a4 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d013      	beq.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x86>
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a84      	ldr	r2, [pc, #528]	@ (80063a8 <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d00e      	beq.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x86>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a82      	ldr	r2, [pc, #520]	@ (80063ac <HAL_TIM_PWM_ConfigChannel+0x278>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d009      	beq.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x86>
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a81      	ldr	r2, [pc, #516]	@ (80063b0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d004      	beq.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x86>
 80061b0:	f241 01c3 	movw	r1, #4291	@ 0x10c3
 80061b4:	487a      	ldr	r0, [pc, #488]	@ (80063a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80061b6:	f7fa fdc7 	bl	8000d48 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d008      	beq.n	80061d4 <HAL_TIM_PWM_ConfigChannel+0xa0>
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d004      	beq.n	80061d4 <HAL_TIM_PWM_ConfigChannel+0xa0>
 80061ca:	f241 01c4 	movw	r1, #4292	@ 0x10c4
 80061ce:	4874      	ldr	r0, [pc, #464]	@ (80063a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80061d0:	f7fa fdba 	bl	8000d48 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d008      	beq.n	80061ee <HAL_TIM_PWM_ConfigChannel+0xba>
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	2b04      	cmp	r3, #4
 80061e2:	d004      	beq.n	80061ee <HAL_TIM_PWM_ConfigChannel+0xba>
 80061e4:	f241 01c5 	movw	r1, #4293	@ 0x10c5
 80061e8:	486d      	ldr	r0, [pc, #436]	@ (80063a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80061ea:	f7fa fdad 	bl	8000d48 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d101      	bne.n	80061fc <HAL_TIM_PWM_ConfigChannel+0xc8>
 80061f8:	2302      	movs	r3, #2
 80061fa:	e1e3      	b.n	80065c4 <HAL_TIM_PWM_ConfigChannel+0x490>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b14      	cmp	r3, #20
 8006208:	f200 81d4 	bhi.w	80065b4 <HAL_TIM_PWM_ConfigChannel+0x480>
 800620c:	a201      	add	r2, pc, #4	@ (adr r2, 8006214 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800620e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006212:	bf00      	nop
 8006214:	08006269 	.word	0x08006269
 8006218:	080065b5 	.word	0x080065b5
 800621c:	080065b5 	.word	0x080065b5
 8006220:	080065b5 	.word	0x080065b5
 8006224:	0800630d 	.word	0x0800630d
 8006228:	080065b5 	.word	0x080065b5
 800622c:	080065b5 	.word	0x080065b5
 8006230:	080065b5 	.word	0x080065b5
 8006234:	080063d5 	.word	0x080063d5
 8006238:	080065b5 	.word	0x080065b5
 800623c:	080065b5 	.word	0x080065b5
 8006240:	080065b5 	.word	0x080065b5
 8006244:	0800645b 	.word	0x0800645b
 8006248:	080065b5 	.word	0x080065b5
 800624c:	080065b5 	.word	0x080065b5
 8006250:	080065b5 	.word	0x080065b5
 8006254:	080064e3 	.word	0x080064e3
 8006258:	080065b5 	.word	0x080065b5
 800625c:	080065b5 	.word	0x080065b5
 8006260:	080065b5 	.word	0x080065b5
 8006264:	0800654b 	.word	0x0800654b
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a51      	ldr	r2, [pc, #324]	@ (80063b4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d02c      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800627a:	d027      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a4d      	ldr	r2, [pc, #308]	@ (80063b8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d022      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a4c      	ldr	r2, [pc, #304]	@ (80063bc <HAL_TIM_PWM_ConfigChannel+0x288>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d01d      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a4a      	ldr	r2, [pc, #296]	@ (80063c0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d018      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a49      	ldr	r2, [pc, #292]	@ (80063c4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d013      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a47      	ldr	r2, [pc, #284]	@ (80063c8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d00e      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a46      	ldr	r2, [pc, #280]	@ (80063cc <HAL_TIM_PWM_ConfigChannel+0x298>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d009      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a44      	ldr	r2, [pc, #272]	@ (80063d0 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d004      	beq.n	80062cc <HAL_TIM_PWM_ConfigChannel+0x198>
 80062c2:	f241 01cf 	movw	r1, #4303	@ 0x10cf
 80062c6:	4836      	ldr	r0, [pc, #216]	@ (80063a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80062c8:	f7fa fd3e 	bl	8000d48 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68b9      	ldr	r1, [r7, #8]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f000 fa62 	bl	800679c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	699a      	ldr	r2, [r3, #24]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f042 0208 	orr.w	r2, r2, #8
 80062e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	699a      	ldr	r2, [r3, #24]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f022 0204 	bic.w	r2, r2, #4
 80062f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6999      	ldr	r1, [r3, #24]
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	691a      	ldr	r2, [r3, #16]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	430a      	orrs	r2, r1
 8006308:	619a      	str	r2, [r3, #24]
      break;
 800630a:	e156      	b.n	80065ba <HAL_TIM_PWM_ConfigChannel+0x486>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a28      	ldr	r2, [pc, #160]	@ (80063b4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d022      	beq.n	800635c <HAL_TIM_PWM_ConfigChannel+0x228>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800631e:	d01d      	beq.n	800635c <HAL_TIM_PWM_ConfigChannel+0x228>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a24      	ldr	r2, [pc, #144]	@ (80063b8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d018      	beq.n	800635c <HAL_TIM_PWM_ConfigChannel+0x228>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a23      	ldr	r2, [pc, #140]	@ (80063bc <HAL_TIM_PWM_ConfigChannel+0x288>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d013      	beq.n	800635c <HAL_TIM_PWM_ConfigChannel+0x228>
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a21      	ldr	r2, [pc, #132]	@ (80063c0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d00e      	beq.n	800635c <HAL_TIM_PWM_ConfigChannel+0x228>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a20      	ldr	r2, [pc, #128]	@ (80063c4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d009      	beq.n	800635c <HAL_TIM_PWM_ConfigChannel+0x228>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a20      	ldr	r2, [pc, #128]	@ (80063d0 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d004      	beq.n	800635c <HAL_TIM_PWM_ConfigChannel+0x228>
 8006352:	f44f 5187 	mov.w	r1, #4320	@ 0x10e0
 8006356:	4812      	ldr	r0, [pc, #72]	@ (80063a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8006358:	f7fa fcf6 	bl	8000d48 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68b9      	ldr	r1, [r7, #8]
 8006362:	4618      	mov	r0, r3
 8006364:	f000 fade 	bl	8006924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	699a      	ldr	r2, [r3, #24]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006376:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	699a      	ldr	r2, [r3, #24]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006386:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	6999      	ldr	r1, [r3, #24]
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	021a      	lsls	r2, r3, #8
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	430a      	orrs	r2, r1
 800639a:	619a      	str	r2, [r3, #24]
      break;
 800639c:	e10d      	b.n	80065ba <HAL_TIM_PWM_ConfigChannel+0x486>
 800639e:	bf00      	nop
 80063a0:	08007ab4 	.word	0x08007ab4
 80063a4:	00010040 	.word	0x00010040
 80063a8:	00010050 	.word	0x00010050
 80063ac:	00010060 	.word	0x00010060
 80063b0:	00010070 	.word	0x00010070
 80063b4:	40012c00 	.word	0x40012c00
 80063b8:	40000400 	.word	0x40000400
 80063bc:	40000800 	.word	0x40000800
 80063c0:	40013400 	.word	0x40013400
 80063c4:	40014000 	.word	0x40014000
 80063c8:	40014400 	.word	0x40014400
 80063cc:	40014800 	.word	0x40014800
 80063d0:	40015000 	.word	0x40015000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a7c      	ldr	r2, [pc, #496]	@ (80065cc <HAL_TIM_PWM_ConfigChannel+0x498>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d01d      	beq.n	800641a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063e6:	d018      	beq.n	800641a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a78      	ldr	r2, [pc, #480]	@ (80065d0 <HAL_TIM_PWM_ConfigChannel+0x49c>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d013      	beq.n	800641a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a77      	ldr	r2, [pc, #476]	@ (80065d4 <HAL_TIM_PWM_ConfigChannel+0x4a0>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d00e      	beq.n	800641a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a75      	ldr	r2, [pc, #468]	@ (80065d8 <HAL_TIM_PWM_ConfigChannel+0x4a4>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d009      	beq.n	800641a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a74      	ldr	r2, [pc, #464]	@ (80065dc <HAL_TIM_PWM_ConfigChannel+0x4a8>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d004      	beq.n	800641a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 8006410:	f241 01f1 	movw	r1, #4337	@ 0x10f1
 8006414:	4872      	ldr	r0, [pc, #456]	@ (80065e0 <HAL_TIM_PWM_ConfigChannel+0x4ac>)
 8006416:	f7fa fc97 	bl	8000d48 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68b9      	ldr	r1, [r7, #8]
 8006420:	4618      	mov	r0, r3
 8006422:	f000 fb3b 	bl	8006a9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	69da      	ldr	r2, [r3, #28]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f042 0208 	orr.w	r2, r2, #8
 8006434:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	69da      	ldr	r2, [r3, #28]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f022 0204 	bic.w	r2, r2, #4
 8006444:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	69d9      	ldr	r1, [r3, #28]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	691a      	ldr	r2, [r3, #16]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	430a      	orrs	r2, r1
 8006456:	61da      	str	r2, [r3, #28]
      break;
 8006458:	e0af      	b.n	80065ba <HAL_TIM_PWM_ConfigChannel+0x486>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a5b      	ldr	r2, [pc, #364]	@ (80065cc <HAL_TIM_PWM_ConfigChannel+0x498>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d01d      	beq.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800646c:	d018      	beq.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a57      	ldr	r2, [pc, #348]	@ (80065d0 <HAL_TIM_PWM_ConfigChannel+0x49c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d013      	beq.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a55      	ldr	r2, [pc, #340]	@ (80065d4 <HAL_TIM_PWM_ConfigChannel+0x4a0>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d00e      	beq.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a54      	ldr	r2, [pc, #336]	@ (80065d8 <HAL_TIM_PWM_ConfigChannel+0x4a4>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d009      	beq.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a52      	ldr	r2, [pc, #328]	@ (80065dc <HAL_TIM_PWM_ConfigChannel+0x4a8>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d004      	beq.n	80064a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 8006496:	f241 1102 	movw	r1, #4354	@ 0x1102
 800649a:	4851      	ldr	r0, [pc, #324]	@ (80065e0 <HAL_TIM_PWM_ConfigChannel+0x4ac>)
 800649c:	f7fa fc54 	bl	8000d48 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68b9      	ldr	r1, [r7, #8]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fbb4 	bl	8006c14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	69da      	ldr	r2, [r3, #28]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064ba:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	69da      	ldr	r2, [r3, #28]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	69d9      	ldr	r1, [r3, #28]
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	021a      	lsls	r2, r3, #8
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	61da      	str	r2, [r3, #28]
      break;
 80064e0:	e06b      	b.n	80065ba <HAL_TIM_PWM_ConfigChannel+0x486>

#if defined(TIM_CCER_CC5E)
    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a39      	ldr	r2, [pc, #228]	@ (80065cc <HAL_TIM_PWM_ConfigChannel+0x498>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d00e      	beq.n	800650a <HAL_TIM_PWM_ConfigChannel+0x3d6>
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a39      	ldr	r2, [pc, #228]	@ (80065d8 <HAL_TIM_PWM_ConfigChannel+0x4a4>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d009      	beq.n	800650a <HAL_TIM_PWM_ConfigChannel+0x3d6>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a38      	ldr	r2, [pc, #224]	@ (80065dc <HAL_TIM_PWM_ConfigChannel+0x4a8>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d004      	beq.n	800650a <HAL_TIM_PWM_ConfigChannel+0x3d6>
 8006500:	f241 1114 	movw	r1, #4372	@ 0x1114
 8006504:	4836      	ldr	r0, [pc, #216]	@ (80065e0 <HAL_TIM_PWM_ConfigChannel+0x4ac>)
 8006506:	f7fa fc1f 	bl	8000d48 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68b9      	ldr	r1, [r7, #8]
 8006510:	4618      	mov	r0, r3
 8006512:	f000 fbfd 	bl	8006d10 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f042 0208 	orr.w	r2, r2, #8
 8006524:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f022 0204 	bic.w	r2, r2, #4
 8006534:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	691a      	ldr	r2, [r3, #16]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	430a      	orrs	r2, r1
 8006546:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006548:	e037      	b.n	80065ba <HAL_TIM_PWM_ConfigChannel+0x486>

#if defined(TIM_CCER_CC6E)
    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a1f      	ldr	r2, [pc, #124]	@ (80065cc <HAL_TIM_PWM_ConfigChannel+0x498>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d00e      	beq.n	8006572 <HAL_TIM_PWM_ConfigChannel+0x43e>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a1f      	ldr	r2, [pc, #124]	@ (80065d8 <HAL_TIM_PWM_ConfigChannel+0x4a4>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d009      	beq.n	8006572 <HAL_TIM_PWM_ConfigChannel+0x43e>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a1e      	ldr	r2, [pc, #120]	@ (80065dc <HAL_TIM_PWM_ConfigChannel+0x4a8>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d004      	beq.n	8006572 <HAL_TIM_PWM_ConfigChannel+0x43e>
 8006568:	f241 1127 	movw	r1, #4391	@ 0x1127
 800656c:	481c      	ldr	r0, [pc, #112]	@ (80065e0 <HAL_TIM_PWM_ConfigChannel+0x4ac>)
 800656e:	f7fa fbeb 	bl	8000d48 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68b9      	ldr	r1, [r7, #8]
 8006578:	4618      	mov	r0, r3
 800657a:	f000 fc33 	bl	8006de4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800658c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800659c:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	691b      	ldr	r3, [r3, #16]
 80065a8:	021a      	lsls	r2, r3, #8
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80065b2:	e002      	b.n	80065ba <HAL_TIM_PWM_ConfigChannel+0x486>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	75fb      	strb	r3, [r7, #23]
      break;
 80065b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3718      	adds	r7, #24
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	40012c00 	.word	0x40012c00
 80065d0:	40000400 	.word	0x40000400
 80065d4:	40000800 	.word	0x40000800
 80065d8:	40013400 	.word	0x40013400
 80065dc:	40015000 	.word	0x40015000
 80065e0:	08007ab4 	.word	0x08007ab4

080065e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a48      	ldr	r2, [pc, #288]	@ (800677c <TIM_Base_SetConfig+0x134>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d013      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006666:	d00f      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a45      	ldr	r2, [pc, #276]	@ (8006780 <TIM_Base_SetConfig+0x138>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d00b      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a44      	ldr	r2, [pc, #272]	@ (8006784 <TIM_Base_SetConfig+0x13c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d007      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a43      	ldr	r2, [pc, #268]	@ (8006788 <TIM_Base_SetConfig+0x140>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d003      	beq.n	8006688 <TIM_Base_SetConfig+0x40>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a42      	ldr	r2, [pc, #264]	@ (800678c <TIM_Base_SetConfig+0x144>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d108      	bne.n	800669a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800668e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	4313      	orrs	r3, r2
 8006698:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a37      	ldr	r2, [pc, #220]	@ (800677c <TIM_Base_SetConfig+0x134>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d01f      	beq.n	80066e2 <TIM_Base_SetConfig+0x9a>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066a8:	d01b      	beq.n	80066e2 <TIM_Base_SetConfig+0x9a>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a34      	ldr	r2, [pc, #208]	@ (8006780 <TIM_Base_SetConfig+0x138>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d017      	beq.n	80066e2 <TIM_Base_SetConfig+0x9a>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a33      	ldr	r2, [pc, #204]	@ (8006784 <TIM_Base_SetConfig+0x13c>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d013      	beq.n	80066e2 <TIM_Base_SetConfig+0x9a>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a32      	ldr	r2, [pc, #200]	@ (8006788 <TIM_Base_SetConfig+0x140>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d00f      	beq.n	80066e2 <TIM_Base_SetConfig+0x9a>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a32      	ldr	r2, [pc, #200]	@ (8006790 <TIM_Base_SetConfig+0x148>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d00b      	beq.n	80066e2 <TIM_Base_SetConfig+0x9a>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a31      	ldr	r2, [pc, #196]	@ (8006794 <TIM_Base_SetConfig+0x14c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d007      	beq.n	80066e2 <TIM_Base_SetConfig+0x9a>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a30      	ldr	r2, [pc, #192]	@ (8006798 <TIM_Base_SetConfig+0x150>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d003      	beq.n	80066e2 <TIM_Base_SetConfig+0x9a>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a2b      	ldr	r2, [pc, #172]	@ (800678c <TIM_Base_SetConfig+0x144>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d108      	bne.n	80066f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	695b      	ldr	r3, [r3, #20]
 80066fe:	4313      	orrs	r3, r2
 8006700:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	68fa      	ldr	r2, [r7, #12]
 8006706:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	689a      	ldr	r2, [r3, #8]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a18      	ldr	r2, [pc, #96]	@ (800677c <TIM_Base_SetConfig+0x134>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d013      	beq.n	8006748 <TIM_Base_SetConfig+0x100>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	4a19      	ldr	r2, [pc, #100]	@ (8006788 <TIM_Base_SetConfig+0x140>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d00f      	beq.n	8006748 <TIM_Base_SetConfig+0x100>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a19      	ldr	r2, [pc, #100]	@ (8006790 <TIM_Base_SetConfig+0x148>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d00b      	beq.n	8006748 <TIM_Base_SetConfig+0x100>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a18      	ldr	r2, [pc, #96]	@ (8006794 <TIM_Base_SetConfig+0x14c>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d007      	beq.n	8006748 <TIM_Base_SetConfig+0x100>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a17      	ldr	r2, [pc, #92]	@ (8006798 <TIM_Base_SetConfig+0x150>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d003      	beq.n	8006748 <TIM_Base_SetConfig+0x100>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a12      	ldr	r2, [pc, #72]	@ (800678c <TIM_Base_SetConfig+0x144>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d103      	bne.n	8006750 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	691a      	ldr	r2, [r3, #16]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	2b01      	cmp	r3, #1
 8006760:	d105      	bne.n	800676e <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	691b      	ldr	r3, [r3, #16]
 8006766:	f023 0201 	bic.w	r2, r3, #1
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	611a      	str	r2, [r3, #16]
  }
}
 800676e:	bf00      	nop
 8006770:	3714      	adds	r7, #20
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	40012c00 	.word	0x40012c00
 8006780:	40000400 	.word	0x40000400
 8006784:	40000800 	.word	0x40000800
 8006788:	40013400 	.word	0x40013400
 800678c:	40015000 	.word	0x40015000
 8006790:	40014000 	.word	0x40014000
 8006794:	40014400 	.word	0x40014400
 8006798:	40014800 	.word	0x40014800

0800679c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b086      	sub	sp, #24
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a1b      	ldr	r3, [r3, #32]
 80067b0:	f023 0201 	bic.w	r2, r3, #1
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f023 0303 	bic.w	r3, r3, #3
 80067d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	4313      	orrs	r3, r2
 80067e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f023 0302 	bic.w	r3, r3, #2
 80067e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a44      	ldr	r2, [pc, #272]	@ (8006908 <TIM_OC1_SetConfig+0x16c>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d013      	beq.n	8006824 <TIM_OC1_SetConfig+0x88>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a43      	ldr	r2, [pc, #268]	@ (800690c <TIM_OC1_SetConfig+0x170>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d00f      	beq.n	8006824 <TIM_OC1_SetConfig+0x88>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a42      	ldr	r2, [pc, #264]	@ (8006910 <TIM_OC1_SetConfig+0x174>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d00b      	beq.n	8006824 <TIM_OC1_SetConfig+0x88>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a41      	ldr	r2, [pc, #260]	@ (8006914 <TIM_OC1_SetConfig+0x178>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d007      	beq.n	8006824 <TIM_OC1_SetConfig+0x88>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a40      	ldr	r2, [pc, #256]	@ (8006918 <TIM_OC1_SetConfig+0x17c>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d003      	beq.n	8006824 <TIM_OC1_SetConfig+0x88>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a3f      	ldr	r2, [pc, #252]	@ (800691c <TIM_OC1_SetConfig+0x180>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d119      	bne.n	8006858 <TIM_OC1_SetConfig+0xbc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d008      	beq.n	800683e <TIM_OC1_SetConfig+0xa2>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	2b08      	cmp	r3, #8
 8006832:	d004      	beq.n	800683e <TIM_OC1_SetConfig+0xa2>
 8006834:	f641 3192 	movw	r1, #7058	@ 0x1b92
 8006838:	4839      	ldr	r0, [pc, #228]	@ (8006920 <TIM_OC1_SetConfig+0x184>)
 800683a:	f7fa fa85 	bl	8000d48 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f023 0308 	bic.w	r3, r3, #8
 8006844:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	f023 0304 	bic.w	r3, r3, #4
 8006856:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a2b      	ldr	r2, [pc, #172]	@ (8006908 <TIM_OC1_SetConfig+0x16c>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d013      	beq.n	8006888 <TIM_OC1_SetConfig+0xec>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a2a      	ldr	r2, [pc, #168]	@ (800690c <TIM_OC1_SetConfig+0x170>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d00f      	beq.n	8006888 <TIM_OC1_SetConfig+0xec>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a29      	ldr	r2, [pc, #164]	@ (8006910 <TIM_OC1_SetConfig+0x174>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d00b      	beq.n	8006888 <TIM_OC1_SetConfig+0xec>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a28      	ldr	r2, [pc, #160]	@ (8006914 <TIM_OC1_SetConfig+0x178>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d007      	beq.n	8006888 <TIM_OC1_SetConfig+0xec>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a27      	ldr	r2, [pc, #156]	@ (8006918 <TIM_OC1_SetConfig+0x17c>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d003      	beq.n	8006888 <TIM_OC1_SetConfig+0xec>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a26      	ldr	r2, [pc, #152]	@ (800691c <TIM_OC1_SetConfig+0x180>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d12d      	bne.n	80068e4 <TIM_OC1_SetConfig+0x148>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006890:	d008      	beq.n	80068a4 <TIM_OC1_SetConfig+0x108>
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	699b      	ldr	r3, [r3, #24]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d004      	beq.n	80068a4 <TIM_OC1_SetConfig+0x108>
 800689a:	f641 319f 	movw	r1, #7071	@ 0x1b9f
 800689e:	4820      	ldr	r0, [pc, #128]	@ (8006920 <TIM_OC1_SetConfig+0x184>)
 80068a0:	f7fa fa52 	bl	8000d48 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068ac:	d008      	beq.n	80068c0 <TIM_OC1_SetConfig+0x124>
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d004      	beq.n	80068c0 <TIM_OC1_SetConfig+0x124>
 80068b6:	f44f 51dd 	mov.w	r1, #7072	@ 0x1ba0
 80068ba:	4819      	ldr	r0, [pc, #100]	@ (8006920 <TIM_OC1_SetConfig+0x184>)
 80068bc:	f7fa fa44 	bl	8000d48 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	695b      	ldr	r3, [r3, #20]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	621a      	str	r2, [r3, #32]
}
 80068fe:	bf00      	nop
 8006900:	3718      	adds	r7, #24
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	40012c00 	.word	0x40012c00
 800690c:	40013400 	.word	0x40013400
 8006910:	40014000 	.word	0x40014000
 8006914:	40014400 	.word	0x40014400
 8006918:	40014800 	.word	0x40014800
 800691c:	40015000 	.word	0x40015000
 8006920:	08007ab4 	.word	0x08007ab4

08006924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	f023 0210 	bic.w	r2, r3, #16
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	699b      	ldr	r3, [r3, #24]
 800694a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800695e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	021b      	lsls	r3, r3, #8
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	4313      	orrs	r3, r2
 800696a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	f023 0320 	bic.w	r3, r3, #32
 8006972:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	011b      	lsls	r3, r3, #4
 800697a:	697a      	ldr	r2, [r7, #20]
 800697c:	4313      	orrs	r3, r2
 800697e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a3f      	ldr	r2, [pc, #252]	@ (8006a80 <TIM_OC2_SetConfig+0x15c>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d007      	beq.n	8006998 <TIM_OC2_SetConfig+0x74>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a3e      	ldr	r2, [pc, #248]	@ (8006a84 <TIM_OC2_SetConfig+0x160>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d003      	beq.n	8006998 <TIM_OC2_SetConfig+0x74>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a3d      	ldr	r2, [pc, #244]	@ (8006a88 <TIM_OC2_SetConfig+0x164>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d11a      	bne.n	80069ce <TIM_OC2_SetConfig+0xaa>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d008      	beq.n	80069b2 <TIM_OC2_SetConfig+0x8e>
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	2b08      	cmp	r3, #8
 80069a6:	d004      	beq.n	80069b2 <TIM_OC2_SetConfig+0x8e>
 80069a8:	f641 31de 	movw	r1, #7134	@ 0x1bde
 80069ac:	4837      	ldr	r0, [pc, #220]	@ (8006a8c <TIM_OC2_SetConfig+0x168>)
 80069ae:	f7fa f9cb 	bl	8000d48 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	011b      	lsls	r3, r3, #4
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a2b      	ldr	r2, [pc, #172]	@ (8006a80 <TIM_OC2_SetConfig+0x15c>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d013      	beq.n	80069fe <TIM_OC2_SetConfig+0xda>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006a84 <TIM_OC2_SetConfig+0x160>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d00f      	beq.n	80069fe <TIM_OC2_SetConfig+0xda>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a2b      	ldr	r2, [pc, #172]	@ (8006a90 <TIM_OC2_SetConfig+0x16c>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d00b      	beq.n	80069fe <TIM_OC2_SetConfig+0xda>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a2a      	ldr	r2, [pc, #168]	@ (8006a94 <TIM_OC2_SetConfig+0x170>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d007      	beq.n	80069fe <TIM_OC2_SetConfig+0xda>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a29      	ldr	r2, [pc, #164]	@ (8006a98 <TIM_OC2_SetConfig+0x174>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d003      	beq.n	80069fe <TIM_OC2_SetConfig+0xda>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a23      	ldr	r2, [pc, #140]	@ (8006a88 <TIM_OC2_SetConfig+0x164>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d12f      	bne.n	8006a5e <TIM_OC2_SetConfig+0x13a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	699b      	ldr	r3, [r3, #24]
 8006a02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a06:	d008      	beq.n	8006a1a <TIM_OC2_SetConfig+0xf6>
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d004      	beq.n	8006a1a <TIM_OC2_SetConfig+0xf6>
 8006a10:	f641 31eb 	movw	r1, #7147	@ 0x1beb
 8006a14:	481d      	ldr	r0, [pc, #116]	@ (8006a8c <TIM_OC2_SetConfig+0x168>)
 8006a16:	f7fa f997 	bl	8000d48 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	695b      	ldr	r3, [r3, #20]
 8006a1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a22:	d008      	beq.n	8006a36 <TIM_OC2_SetConfig+0x112>
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	695b      	ldr	r3, [r3, #20]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d004      	beq.n	8006a36 <TIM_OC2_SetConfig+0x112>
 8006a2c:	f641 31ec 	movw	r1, #7148	@ 0x1bec
 8006a30:	4816      	ldr	r0, [pc, #88]	@ (8006a8c <TIM_OC2_SetConfig+0x168>)
 8006a32:	f7fa f989 	bl	8000d48 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a3c:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a44:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	693a      	ldr	r2, [r7, #16]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	693a      	ldr	r2, [r7, #16]
 8006a62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	697a      	ldr	r2, [r7, #20]
 8006a76:	621a      	str	r2, [r3, #32]
}
 8006a78:	bf00      	nop
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40015000 	.word	0x40015000
 8006a8c:	08007ab4 	.word	0x08007ab4
 8006a90:	40014000 	.word	0x40014000
 8006a94:	40014400 	.word	0x40014400
 8006a98:	40014800 	.word	0x40014800

08006a9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a1b      	ldr	r3, [r3, #32]
 8006aaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a1b      	ldr	r3, [r3, #32]
 8006ab0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	69db      	ldr	r3, [r3, #28]
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006aca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f023 0303 	bic.w	r3, r3, #3
 8006ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ae8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	021b      	lsls	r3, r3, #8
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a3f      	ldr	r2, [pc, #252]	@ (8006bf8 <TIM_OC3_SetConfig+0x15c>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d007      	beq.n	8006b0e <TIM_OC3_SetConfig+0x72>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a3e      	ldr	r2, [pc, #248]	@ (8006bfc <TIM_OC3_SetConfig+0x160>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d003      	beq.n	8006b0e <TIM_OC3_SetConfig+0x72>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a3d      	ldr	r2, [pc, #244]	@ (8006c00 <TIM_OC3_SetConfig+0x164>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d11a      	bne.n	8006b44 <TIM_OC3_SetConfig+0xa8>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d008      	beq.n	8006b28 <TIM_OC3_SetConfig+0x8c>
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d004      	beq.n	8006b28 <TIM_OC3_SetConfig+0x8c>
 8006b1e:	f641 412b 	movw	r1, #7211	@ 0x1c2b
 8006b22:	4838      	ldr	r0, [pc, #224]	@ (8006c04 <TIM_OC3_SetConfig+0x168>)
 8006b24:	f7fa f910 	bl	8000d48 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	021b      	lsls	r3, r3, #8
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b42:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a2c      	ldr	r2, [pc, #176]	@ (8006bf8 <TIM_OC3_SetConfig+0x15c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d013      	beq.n	8006b74 <TIM_OC3_SetConfig+0xd8>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a2b      	ldr	r2, [pc, #172]	@ (8006bfc <TIM_OC3_SetConfig+0x160>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d00f      	beq.n	8006b74 <TIM_OC3_SetConfig+0xd8>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a2c      	ldr	r2, [pc, #176]	@ (8006c08 <TIM_OC3_SetConfig+0x16c>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d00b      	beq.n	8006b74 <TIM_OC3_SetConfig+0xd8>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a2b      	ldr	r2, [pc, #172]	@ (8006c0c <TIM_OC3_SetConfig+0x170>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d007      	beq.n	8006b74 <TIM_OC3_SetConfig+0xd8>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a2a      	ldr	r2, [pc, #168]	@ (8006c10 <TIM_OC3_SetConfig+0x174>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d003      	beq.n	8006b74 <TIM_OC3_SetConfig+0xd8>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a24      	ldr	r2, [pc, #144]	@ (8006c00 <TIM_OC3_SetConfig+0x164>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d12f      	bne.n	8006bd4 <TIM_OC3_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b7c:	d008      	beq.n	8006b90 <TIM_OC3_SetConfig+0xf4>
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d004      	beq.n	8006b90 <TIM_OC3_SetConfig+0xf4>
 8006b86:	f641 4139 	movw	r1, #7225	@ 0x1c39
 8006b8a:	481e      	ldr	r0, [pc, #120]	@ (8006c04 <TIM_OC3_SetConfig+0x168>)
 8006b8c:	f7fa f8dc 	bl	8000d48 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	695b      	ldr	r3, [r3, #20]
 8006b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b98:	d008      	beq.n	8006bac <TIM_OC3_SetConfig+0x110>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	695b      	ldr	r3, [r3, #20]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d004      	beq.n	8006bac <TIM_OC3_SetConfig+0x110>
 8006ba2:	f641 413a 	movw	r1, #7226	@ 0x1c3a
 8006ba6:	4817      	ldr	r0, [pc, #92]	@ (8006c04 <TIM_OC3_SetConfig+0x168>)
 8006ba8:	f7fa f8ce 	bl	8000d48 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006bb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	695b      	ldr	r3, [r3, #20]
 8006bc0:	011b      	lsls	r3, r3, #4
 8006bc2:	693a      	ldr	r2, [r7, #16]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	621a      	str	r2, [r3, #32]
}
 8006bee:	bf00      	nop
 8006bf0:	3718      	adds	r7, #24
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	40012c00 	.word	0x40012c00
 8006bfc:	40013400 	.word	0x40013400
 8006c00:	40015000 	.word	0x40015000
 8006c04:	08007ab4 	.word	0x08007ab4
 8006c08:	40014000 	.word	0x40014000
 8006c0c:	40014400 	.word	0x40014400
 8006c10:	40014800 	.word	0x40014800

08006c14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b086      	sub	sp, #24
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a1b      	ldr	r3, [r3, #32]
 8006c28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	69db      	ldr	r3, [r3, #28]
 8006c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	021b      	lsls	r3, r3, #8
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	031b      	lsls	r3, r3, #12
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a20      	ldr	r2, [pc, #128]	@ (8006cf4 <TIM_OC4_SetConfig+0xe0>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d013      	beq.n	8006ca0 <TIM_OC4_SetConfig+0x8c>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	4a1f      	ldr	r2, [pc, #124]	@ (8006cf8 <TIM_OC4_SetConfig+0xe4>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d00f      	beq.n	8006ca0 <TIM_OC4_SetConfig+0x8c>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a1e      	ldr	r2, [pc, #120]	@ (8006cfc <TIM_OC4_SetConfig+0xe8>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d00b      	beq.n	8006ca0 <TIM_OC4_SetConfig+0x8c>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8006d00 <TIM_OC4_SetConfig+0xec>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d007      	beq.n	8006ca0 <TIM_OC4_SetConfig+0x8c>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a1c      	ldr	r2, [pc, #112]	@ (8006d04 <TIM_OC4_SetConfig+0xf0>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d003      	beq.n	8006ca0 <TIM_OC4_SetConfig+0x8c>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a1b      	ldr	r2, [pc, #108]	@ (8006d08 <TIM_OC4_SetConfig+0xf4>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d117      	bne.n	8006cd0 <TIM_OC4_SetConfig+0xbc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ca8:	d008      	beq.n	8006cbc <TIM_OC4_SetConfig+0xa8>
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	695b      	ldr	r3, [r3, #20]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d004      	beq.n	8006cbc <TIM_OC4_SetConfig+0xa8>
 8006cb2:	f641 417b 	movw	r1, #7291	@ 0x1c7b
 8006cb6:	4815      	ldr	r0, [pc, #84]	@ (8006d0c <TIM_OC4_SetConfig+0xf8>)
 8006cb8:	f7fa f846 	bl	8000d48 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	019b      	lsls	r3, r3, #6
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	697a      	ldr	r2, [r7, #20]
 8006cd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	685a      	ldr	r2, [r3, #4]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	621a      	str	r2, [r3, #32]
}
 8006cea:	bf00      	nop
 8006cec:	3718      	adds	r7, #24
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop
 8006cf4:	40012c00 	.word	0x40012c00
 8006cf8:	40013400 	.word	0x40013400
 8006cfc:	40014000 	.word	0x40014000
 8006d00:	40014400 	.word	0x40014400
 8006d04:	40014800 	.word	0x40014800
 8006d08:	40015000 	.word	0x40015000
 8006d0c:	08007ab4 	.word	0x08007ab4

08006d10 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b087      	sub	sp, #28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6a1b      	ldr	r3, [r3, #32]
 8006d24:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006d54:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	041b      	lsls	r3, r3, #16
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a19      	ldr	r2, [pc, #100]	@ (8006dcc <TIM_OC5_SetConfig+0xbc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d013      	beq.n	8006d92 <TIM_OC5_SetConfig+0x82>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a18      	ldr	r2, [pc, #96]	@ (8006dd0 <TIM_OC5_SetConfig+0xc0>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d00f      	beq.n	8006d92 <TIM_OC5_SetConfig+0x82>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a17      	ldr	r2, [pc, #92]	@ (8006dd4 <TIM_OC5_SetConfig+0xc4>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d00b      	beq.n	8006d92 <TIM_OC5_SetConfig+0x82>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a16      	ldr	r2, [pc, #88]	@ (8006dd8 <TIM_OC5_SetConfig+0xc8>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d007      	beq.n	8006d92 <TIM_OC5_SetConfig+0x82>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a15      	ldr	r2, [pc, #84]	@ (8006ddc <TIM_OC5_SetConfig+0xcc>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d003      	beq.n	8006d92 <TIM_OC5_SetConfig+0x82>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a14      	ldr	r2, [pc, #80]	@ (8006de0 <TIM_OC5_SetConfig+0xd0>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d109      	bne.n	8006da6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d98:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	695b      	ldr	r3, [r3, #20]
 8006d9e:	021b      	lsls	r3, r3, #8
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	697a      	ldr	r2, [r7, #20]
 8006daa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	685a      	ldr	r2, [r3, #4]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	621a      	str	r2, [r3, #32]
}
 8006dc0:	bf00      	nop
 8006dc2:	371c      	adds	r7, #28
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr
 8006dcc:	40012c00 	.word	0x40012c00
 8006dd0:	40013400 	.word	0x40013400
 8006dd4:	40014000 	.word	0x40014000
 8006dd8:	40014400 	.word	0x40014400
 8006ddc:	40014800 	.word	0x40014800
 8006de0:	40015000 	.word	0x40015000

08006de4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b087      	sub	sp, #28
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6a1b      	ldr	r3, [r3, #32]
 8006df2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a1b      	ldr	r3, [r3, #32]
 8006df8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	021b      	lsls	r3, r3, #8
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006e2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	051b      	lsls	r3, r3, #20
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a1a      	ldr	r2, [pc, #104]	@ (8006ea4 <TIM_OC6_SetConfig+0xc0>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d013      	beq.n	8006e68 <TIM_OC6_SetConfig+0x84>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a19      	ldr	r2, [pc, #100]	@ (8006ea8 <TIM_OC6_SetConfig+0xc4>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d00f      	beq.n	8006e68 <TIM_OC6_SetConfig+0x84>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a18      	ldr	r2, [pc, #96]	@ (8006eac <TIM_OC6_SetConfig+0xc8>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d00b      	beq.n	8006e68 <TIM_OC6_SetConfig+0x84>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a17      	ldr	r2, [pc, #92]	@ (8006eb0 <TIM_OC6_SetConfig+0xcc>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d007      	beq.n	8006e68 <TIM_OC6_SetConfig+0x84>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a16      	ldr	r2, [pc, #88]	@ (8006eb4 <TIM_OC6_SetConfig+0xd0>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d003      	beq.n	8006e68 <TIM_OC6_SetConfig+0x84>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a15      	ldr	r2, [pc, #84]	@ (8006eb8 <TIM_OC6_SetConfig+0xd4>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d109      	bne.n	8006e7c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e6e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	029b      	lsls	r3, r3, #10
 8006e76:	697a      	ldr	r2, [r7, #20]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	621a      	str	r2, [r3, #32]
}
 8006e96:	bf00      	nop
 8006e98:	371c      	adds	r7, #28
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop
 8006ea4:	40012c00 	.word	0x40012c00
 8006ea8:	40013400 	.word	0x40013400
 8006eac:	40014000 	.word	0x40014000
 8006eb0:	40014400 	.word	0x40014400
 8006eb4:	40014800 	.word	0x40014800
 8006eb8:	40015000 	.word	0x40015000

08006ebc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b086      	sub	sp, #24
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	4a2f      	ldr	r2, [pc, #188]	@ (8006f88 <TIM_CCxChannelCmd+0xcc>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d024      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ed6:	d020      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	4a2c      	ldr	r2, [pc, #176]	@ (8006f8c <TIM_CCxChannelCmd+0xd0>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d01c      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	4a2b      	ldr	r2, [pc, #172]	@ (8006f90 <TIM_CCxChannelCmd+0xd4>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d018      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	4a2a      	ldr	r2, [pc, #168]	@ (8006f94 <TIM_CCxChannelCmd+0xd8>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d014      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	4a29      	ldr	r2, [pc, #164]	@ (8006f98 <TIM_CCxChannelCmd+0xdc>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d010      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	4a28      	ldr	r2, [pc, #160]	@ (8006f9c <TIM_CCxChannelCmd+0xe0>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d00c      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	4a27      	ldr	r2, [pc, #156]	@ (8006fa0 <TIM_CCxChannelCmd+0xe4>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d008      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	4a26      	ldr	r2, [pc, #152]	@ (8006fa4 <TIM_CCxChannelCmd+0xe8>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d004      	beq.n	8006f1a <TIM_CCxChannelCmd+0x5e>
 8006f10:	f641 61da 	movw	r1, #7898	@ 0x1eda
 8006f14:	4824      	ldr	r0, [pc, #144]	@ (8006fa8 <TIM_CCxChannelCmd+0xec>)
 8006f16:	f7f9 ff17 	bl	8000d48 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d016      	beq.n	8006f4e <TIM_CCxChannelCmd+0x92>
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	2b04      	cmp	r3, #4
 8006f24:	d013      	beq.n	8006f4e <TIM_CCxChannelCmd+0x92>
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	2b08      	cmp	r3, #8
 8006f2a:	d010      	beq.n	8006f4e <TIM_CCxChannelCmd+0x92>
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	2b0c      	cmp	r3, #12
 8006f30:	d00d      	beq.n	8006f4e <TIM_CCxChannelCmd+0x92>
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	2b10      	cmp	r3, #16
 8006f36:	d00a      	beq.n	8006f4e <TIM_CCxChannelCmd+0x92>
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	2b14      	cmp	r3, #20
 8006f3c:	d007      	beq.n	8006f4e <TIM_CCxChannelCmd+0x92>
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	2b3c      	cmp	r3, #60	@ 0x3c
 8006f42:	d004      	beq.n	8006f4e <TIM_CCxChannelCmd+0x92>
 8006f44:	f641 61db 	movw	r1, #7899	@ 0x1edb
 8006f48:	4817      	ldr	r0, [pc, #92]	@ (8006fa8 <TIM_CCxChannelCmd+0xec>)
 8006f4a:	f7f9 fefd 	bl	8000d48 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	f003 031f 	and.w	r3, r3, #31
 8006f54:	2201      	movs	r2, #1
 8006f56:	fa02 f303 	lsl.w	r3, r2, r3
 8006f5a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6a1a      	ldr	r2, [r3, #32]
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	43db      	mvns	r3, r3
 8006f64:	401a      	ands	r2, r3
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	6a1a      	ldr	r2, [r3, #32]
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	f003 031f 	and.w	r3, r3, #31
 8006f74:	6879      	ldr	r1, [r7, #4]
 8006f76:	fa01 f303 	lsl.w	r3, r1, r3
 8006f7a:	431a      	orrs	r2, r3
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	621a      	str	r2, [r3, #32]
}
 8006f80:	bf00      	nop
 8006f82:	3718      	adds	r7, #24
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	40012c00 	.word	0x40012c00
 8006f8c:	40000400 	.word	0x40000400
 8006f90:	40000800 	.word	0x40000800
 8006f94:	40013400 	.word	0x40013400
 8006f98:	40014000 	.word	0x40014000
 8006f9c:	40014400 	.word	0x40014400
 8006fa0:	40014800 	.word	0x40014800
 8006fa4:	40015000 	.word	0x40015000
 8006fa8:	08007ab4 	.word	0x08007ab4

08006fac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fc8:	bf00      	nop
 8006fca:	370c      	adds	r7, #12
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <siprintf>:
 8006fe8:	b40e      	push	{r1, r2, r3}
 8006fea:	b510      	push	{r4, lr}
 8006fec:	b09d      	sub	sp, #116	@ 0x74
 8006fee:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006ff0:	9002      	str	r0, [sp, #8]
 8006ff2:	9006      	str	r0, [sp, #24]
 8006ff4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ff8:	480a      	ldr	r0, [pc, #40]	@ (8007024 <siprintf+0x3c>)
 8006ffa:	9107      	str	r1, [sp, #28]
 8006ffc:	9104      	str	r1, [sp, #16]
 8006ffe:	490a      	ldr	r1, [pc, #40]	@ (8007028 <siprintf+0x40>)
 8007000:	f853 2b04 	ldr.w	r2, [r3], #4
 8007004:	9105      	str	r1, [sp, #20]
 8007006:	2400      	movs	r4, #0
 8007008:	a902      	add	r1, sp, #8
 800700a:	6800      	ldr	r0, [r0, #0]
 800700c:	9301      	str	r3, [sp, #4]
 800700e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007010:	f000 f994 	bl	800733c <_svfiprintf_r>
 8007014:	9b02      	ldr	r3, [sp, #8]
 8007016:	701c      	strb	r4, [r3, #0]
 8007018:	b01d      	add	sp, #116	@ 0x74
 800701a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800701e:	b003      	add	sp, #12
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	2000002c 	.word	0x2000002c
 8007028:	ffff0208 	.word	0xffff0208

0800702c <memset>:
 800702c:	4402      	add	r2, r0
 800702e:	4603      	mov	r3, r0
 8007030:	4293      	cmp	r3, r2
 8007032:	d100      	bne.n	8007036 <memset+0xa>
 8007034:	4770      	bx	lr
 8007036:	f803 1b01 	strb.w	r1, [r3], #1
 800703a:	e7f9      	b.n	8007030 <memset+0x4>

0800703c <__errno>:
 800703c:	4b01      	ldr	r3, [pc, #4]	@ (8007044 <__errno+0x8>)
 800703e:	6818      	ldr	r0, [r3, #0]
 8007040:	4770      	bx	lr
 8007042:	bf00      	nop
 8007044:	2000002c 	.word	0x2000002c

08007048 <__libc_init_array>:
 8007048:	b570      	push	{r4, r5, r6, lr}
 800704a:	4d0d      	ldr	r5, [pc, #52]	@ (8007080 <__libc_init_array+0x38>)
 800704c:	4c0d      	ldr	r4, [pc, #52]	@ (8007084 <__libc_init_array+0x3c>)
 800704e:	1b64      	subs	r4, r4, r5
 8007050:	10a4      	asrs	r4, r4, #2
 8007052:	2600      	movs	r6, #0
 8007054:	42a6      	cmp	r6, r4
 8007056:	d109      	bne.n	800706c <__libc_init_array+0x24>
 8007058:	4d0b      	ldr	r5, [pc, #44]	@ (8007088 <__libc_init_array+0x40>)
 800705a:	4c0c      	ldr	r4, [pc, #48]	@ (800708c <__libc_init_array+0x44>)
 800705c:	f000 fc64 	bl	8007928 <_init>
 8007060:	1b64      	subs	r4, r4, r5
 8007062:	10a4      	asrs	r4, r4, #2
 8007064:	2600      	movs	r6, #0
 8007066:	42a6      	cmp	r6, r4
 8007068:	d105      	bne.n	8007076 <__libc_init_array+0x2e>
 800706a:	bd70      	pop	{r4, r5, r6, pc}
 800706c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007070:	4798      	blx	r3
 8007072:	3601      	adds	r6, #1
 8007074:	e7ee      	b.n	8007054 <__libc_init_array+0xc>
 8007076:	f855 3b04 	ldr.w	r3, [r5], #4
 800707a:	4798      	blx	r3
 800707c:	3601      	adds	r6, #1
 800707e:	e7f2      	b.n	8007066 <__libc_init_array+0x1e>
 8007080:	08007b58 	.word	0x08007b58
 8007084:	08007b58 	.word	0x08007b58
 8007088:	08007b58 	.word	0x08007b58
 800708c:	08007b5c 	.word	0x08007b5c

08007090 <__retarget_lock_acquire_recursive>:
 8007090:	4770      	bx	lr

08007092 <__retarget_lock_release_recursive>:
 8007092:	4770      	bx	lr

08007094 <_free_r>:
 8007094:	b538      	push	{r3, r4, r5, lr}
 8007096:	4605      	mov	r5, r0
 8007098:	2900      	cmp	r1, #0
 800709a:	d041      	beq.n	8007120 <_free_r+0x8c>
 800709c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070a0:	1f0c      	subs	r4, r1, #4
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	bfb8      	it	lt
 80070a6:	18e4      	addlt	r4, r4, r3
 80070a8:	f000 f8e0 	bl	800726c <__malloc_lock>
 80070ac:	4a1d      	ldr	r2, [pc, #116]	@ (8007124 <_free_r+0x90>)
 80070ae:	6813      	ldr	r3, [r2, #0]
 80070b0:	b933      	cbnz	r3, 80070c0 <_free_r+0x2c>
 80070b2:	6063      	str	r3, [r4, #4]
 80070b4:	6014      	str	r4, [r2, #0]
 80070b6:	4628      	mov	r0, r5
 80070b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070bc:	f000 b8dc 	b.w	8007278 <__malloc_unlock>
 80070c0:	42a3      	cmp	r3, r4
 80070c2:	d908      	bls.n	80070d6 <_free_r+0x42>
 80070c4:	6820      	ldr	r0, [r4, #0]
 80070c6:	1821      	adds	r1, r4, r0
 80070c8:	428b      	cmp	r3, r1
 80070ca:	bf01      	itttt	eq
 80070cc:	6819      	ldreq	r1, [r3, #0]
 80070ce:	685b      	ldreq	r3, [r3, #4]
 80070d0:	1809      	addeq	r1, r1, r0
 80070d2:	6021      	streq	r1, [r4, #0]
 80070d4:	e7ed      	b.n	80070b2 <_free_r+0x1e>
 80070d6:	461a      	mov	r2, r3
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	b10b      	cbz	r3, 80070e0 <_free_r+0x4c>
 80070dc:	42a3      	cmp	r3, r4
 80070de:	d9fa      	bls.n	80070d6 <_free_r+0x42>
 80070e0:	6811      	ldr	r1, [r2, #0]
 80070e2:	1850      	adds	r0, r2, r1
 80070e4:	42a0      	cmp	r0, r4
 80070e6:	d10b      	bne.n	8007100 <_free_r+0x6c>
 80070e8:	6820      	ldr	r0, [r4, #0]
 80070ea:	4401      	add	r1, r0
 80070ec:	1850      	adds	r0, r2, r1
 80070ee:	4283      	cmp	r3, r0
 80070f0:	6011      	str	r1, [r2, #0]
 80070f2:	d1e0      	bne.n	80070b6 <_free_r+0x22>
 80070f4:	6818      	ldr	r0, [r3, #0]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	6053      	str	r3, [r2, #4]
 80070fa:	4408      	add	r0, r1
 80070fc:	6010      	str	r0, [r2, #0]
 80070fe:	e7da      	b.n	80070b6 <_free_r+0x22>
 8007100:	d902      	bls.n	8007108 <_free_r+0x74>
 8007102:	230c      	movs	r3, #12
 8007104:	602b      	str	r3, [r5, #0]
 8007106:	e7d6      	b.n	80070b6 <_free_r+0x22>
 8007108:	6820      	ldr	r0, [r4, #0]
 800710a:	1821      	adds	r1, r4, r0
 800710c:	428b      	cmp	r3, r1
 800710e:	bf04      	itt	eq
 8007110:	6819      	ldreq	r1, [r3, #0]
 8007112:	685b      	ldreq	r3, [r3, #4]
 8007114:	6063      	str	r3, [r4, #4]
 8007116:	bf04      	itt	eq
 8007118:	1809      	addeq	r1, r1, r0
 800711a:	6021      	streq	r1, [r4, #0]
 800711c:	6054      	str	r4, [r2, #4]
 800711e:	e7ca      	b.n	80070b6 <_free_r+0x22>
 8007120:	bd38      	pop	{r3, r4, r5, pc}
 8007122:	bf00      	nop
 8007124:	20000288 	.word	0x20000288

08007128 <sbrk_aligned>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	4e0f      	ldr	r6, [pc, #60]	@ (8007168 <sbrk_aligned+0x40>)
 800712c:	460c      	mov	r4, r1
 800712e:	6831      	ldr	r1, [r6, #0]
 8007130:	4605      	mov	r5, r0
 8007132:	b911      	cbnz	r1, 800713a <sbrk_aligned+0x12>
 8007134:	f000 fba4 	bl	8007880 <_sbrk_r>
 8007138:	6030      	str	r0, [r6, #0]
 800713a:	4621      	mov	r1, r4
 800713c:	4628      	mov	r0, r5
 800713e:	f000 fb9f 	bl	8007880 <_sbrk_r>
 8007142:	1c43      	adds	r3, r0, #1
 8007144:	d103      	bne.n	800714e <sbrk_aligned+0x26>
 8007146:	f04f 34ff 	mov.w	r4, #4294967295
 800714a:	4620      	mov	r0, r4
 800714c:	bd70      	pop	{r4, r5, r6, pc}
 800714e:	1cc4      	adds	r4, r0, #3
 8007150:	f024 0403 	bic.w	r4, r4, #3
 8007154:	42a0      	cmp	r0, r4
 8007156:	d0f8      	beq.n	800714a <sbrk_aligned+0x22>
 8007158:	1a21      	subs	r1, r4, r0
 800715a:	4628      	mov	r0, r5
 800715c:	f000 fb90 	bl	8007880 <_sbrk_r>
 8007160:	3001      	adds	r0, #1
 8007162:	d1f2      	bne.n	800714a <sbrk_aligned+0x22>
 8007164:	e7ef      	b.n	8007146 <sbrk_aligned+0x1e>
 8007166:	bf00      	nop
 8007168:	20000284 	.word	0x20000284

0800716c <_malloc_r>:
 800716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007170:	1ccd      	adds	r5, r1, #3
 8007172:	f025 0503 	bic.w	r5, r5, #3
 8007176:	3508      	adds	r5, #8
 8007178:	2d0c      	cmp	r5, #12
 800717a:	bf38      	it	cc
 800717c:	250c      	movcc	r5, #12
 800717e:	2d00      	cmp	r5, #0
 8007180:	4606      	mov	r6, r0
 8007182:	db01      	blt.n	8007188 <_malloc_r+0x1c>
 8007184:	42a9      	cmp	r1, r5
 8007186:	d904      	bls.n	8007192 <_malloc_r+0x26>
 8007188:	230c      	movs	r3, #12
 800718a:	6033      	str	r3, [r6, #0]
 800718c:	2000      	movs	r0, #0
 800718e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007192:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007268 <_malloc_r+0xfc>
 8007196:	f000 f869 	bl	800726c <__malloc_lock>
 800719a:	f8d8 3000 	ldr.w	r3, [r8]
 800719e:	461c      	mov	r4, r3
 80071a0:	bb44      	cbnz	r4, 80071f4 <_malloc_r+0x88>
 80071a2:	4629      	mov	r1, r5
 80071a4:	4630      	mov	r0, r6
 80071a6:	f7ff ffbf 	bl	8007128 <sbrk_aligned>
 80071aa:	1c43      	adds	r3, r0, #1
 80071ac:	4604      	mov	r4, r0
 80071ae:	d158      	bne.n	8007262 <_malloc_r+0xf6>
 80071b0:	f8d8 4000 	ldr.w	r4, [r8]
 80071b4:	4627      	mov	r7, r4
 80071b6:	2f00      	cmp	r7, #0
 80071b8:	d143      	bne.n	8007242 <_malloc_r+0xd6>
 80071ba:	2c00      	cmp	r4, #0
 80071bc:	d04b      	beq.n	8007256 <_malloc_r+0xea>
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	4639      	mov	r1, r7
 80071c2:	4630      	mov	r0, r6
 80071c4:	eb04 0903 	add.w	r9, r4, r3
 80071c8:	f000 fb5a 	bl	8007880 <_sbrk_r>
 80071cc:	4581      	cmp	r9, r0
 80071ce:	d142      	bne.n	8007256 <_malloc_r+0xea>
 80071d0:	6821      	ldr	r1, [r4, #0]
 80071d2:	1a6d      	subs	r5, r5, r1
 80071d4:	4629      	mov	r1, r5
 80071d6:	4630      	mov	r0, r6
 80071d8:	f7ff ffa6 	bl	8007128 <sbrk_aligned>
 80071dc:	3001      	adds	r0, #1
 80071de:	d03a      	beq.n	8007256 <_malloc_r+0xea>
 80071e0:	6823      	ldr	r3, [r4, #0]
 80071e2:	442b      	add	r3, r5
 80071e4:	6023      	str	r3, [r4, #0]
 80071e6:	f8d8 3000 	ldr.w	r3, [r8]
 80071ea:	685a      	ldr	r2, [r3, #4]
 80071ec:	bb62      	cbnz	r2, 8007248 <_malloc_r+0xdc>
 80071ee:	f8c8 7000 	str.w	r7, [r8]
 80071f2:	e00f      	b.n	8007214 <_malloc_r+0xa8>
 80071f4:	6822      	ldr	r2, [r4, #0]
 80071f6:	1b52      	subs	r2, r2, r5
 80071f8:	d420      	bmi.n	800723c <_malloc_r+0xd0>
 80071fa:	2a0b      	cmp	r2, #11
 80071fc:	d917      	bls.n	800722e <_malloc_r+0xc2>
 80071fe:	1961      	adds	r1, r4, r5
 8007200:	42a3      	cmp	r3, r4
 8007202:	6025      	str	r5, [r4, #0]
 8007204:	bf18      	it	ne
 8007206:	6059      	strne	r1, [r3, #4]
 8007208:	6863      	ldr	r3, [r4, #4]
 800720a:	bf08      	it	eq
 800720c:	f8c8 1000 	streq.w	r1, [r8]
 8007210:	5162      	str	r2, [r4, r5]
 8007212:	604b      	str	r3, [r1, #4]
 8007214:	4630      	mov	r0, r6
 8007216:	f000 f82f 	bl	8007278 <__malloc_unlock>
 800721a:	f104 000b 	add.w	r0, r4, #11
 800721e:	1d23      	adds	r3, r4, #4
 8007220:	f020 0007 	bic.w	r0, r0, #7
 8007224:	1ac2      	subs	r2, r0, r3
 8007226:	bf1c      	itt	ne
 8007228:	1a1b      	subne	r3, r3, r0
 800722a:	50a3      	strne	r3, [r4, r2]
 800722c:	e7af      	b.n	800718e <_malloc_r+0x22>
 800722e:	6862      	ldr	r2, [r4, #4]
 8007230:	42a3      	cmp	r3, r4
 8007232:	bf0c      	ite	eq
 8007234:	f8c8 2000 	streq.w	r2, [r8]
 8007238:	605a      	strne	r2, [r3, #4]
 800723a:	e7eb      	b.n	8007214 <_malloc_r+0xa8>
 800723c:	4623      	mov	r3, r4
 800723e:	6864      	ldr	r4, [r4, #4]
 8007240:	e7ae      	b.n	80071a0 <_malloc_r+0x34>
 8007242:	463c      	mov	r4, r7
 8007244:	687f      	ldr	r7, [r7, #4]
 8007246:	e7b6      	b.n	80071b6 <_malloc_r+0x4a>
 8007248:	461a      	mov	r2, r3
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	42a3      	cmp	r3, r4
 800724e:	d1fb      	bne.n	8007248 <_malloc_r+0xdc>
 8007250:	2300      	movs	r3, #0
 8007252:	6053      	str	r3, [r2, #4]
 8007254:	e7de      	b.n	8007214 <_malloc_r+0xa8>
 8007256:	230c      	movs	r3, #12
 8007258:	6033      	str	r3, [r6, #0]
 800725a:	4630      	mov	r0, r6
 800725c:	f000 f80c 	bl	8007278 <__malloc_unlock>
 8007260:	e794      	b.n	800718c <_malloc_r+0x20>
 8007262:	6005      	str	r5, [r0, #0]
 8007264:	e7d6      	b.n	8007214 <_malloc_r+0xa8>
 8007266:	bf00      	nop
 8007268:	20000288 	.word	0x20000288

0800726c <__malloc_lock>:
 800726c:	4801      	ldr	r0, [pc, #4]	@ (8007274 <__malloc_lock+0x8>)
 800726e:	f7ff bf0f 	b.w	8007090 <__retarget_lock_acquire_recursive>
 8007272:	bf00      	nop
 8007274:	20000280 	.word	0x20000280

08007278 <__malloc_unlock>:
 8007278:	4801      	ldr	r0, [pc, #4]	@ (8007280 <__malloc_unlock+0x8>)
 800727a:	f7ff bf0a 	b.w	8007092 <__retarget_lock_release_recursive>
 800727e:	bf00      	nop
 8007280:	20000280 	.word	0x20000280

08007284 <__ssputs_r>:
 8007284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007288:	688e      	ldr	r6, [r1, #8]
 800728a:	461f      	mov	r7, r3
 800728c:	42be      	cmp	r6, r7
 800728e:	680b      	ldr	r3, [r1, #0]
 8007290:	4682      	mov	sl, r0
 8007292:	460c      	mov	r4, r1
 8007294:	4690      	mov	r8, r2
 8007296:	d82d      	bhi.n	80072f4 <__ssputs_r+0x70>
 8007298:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800729c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072a0:	d026      	beq.n	80072f0 <__ssputs_r+0x6c>
 80072a2:	6965      	ldr	r5, [r4, #20]
 80072a4:	6909      	ldr	r1, [r1, #16]
 80072a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072aa:	eba3 0901 	sub.w	r9, r3, r1
 80072ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072b2:	1c7b      	adds	r3, r7, #1
 80072b4:	444b      	add	r3, r9
 80072b6:	106d      	asrs	r5, r5, #1
 80072b8:	429d      	cmp	r5, r3
 80072ba:	bf38      	it	cc
 80072bc:	461d      	movcc	r5, r3
 80072be:	0553      	lsls	r3, r2, #21
 80072c0:	d527      	bpl.n	8007312 <__ssputs_r+0x8e>
 80072c2:	4629      	mov	r1, r5
 80072c4:	f7ff ff52 	bl	800716c <_malloc_r>
 80072c8:	4606      	mov	r6, r0
 80072ca:	b360      	cbz	r0, 8007326 <__ssputs_r+0xa2>
 80072cc:	6921      	ldr	r1, [r4, #16]
 80072ce:	464a      	mov	r2, r9
 80072d0:	f000 fae6 	bl	80078a0 <memcpy>
 80072d4:	89a3      	ldrh	r3, [r4, #12]
 80072d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80072da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072de:	81a3      	strh	r3, [r4, #12]
 80072e0:	6126      	str	r6, [r4, #16]
 80072e2:	6165      	str	r5, [r4, #20]
 80072e4:	444e      	add	r6, r9
 80072e6:	eba5 0509 	sub.w	r5, r5, r9
 80072ea:	6026      	str	r6, [r4, #0]
 80072ec:	60a5      	str	r5, [r4, #8]
 80072ee:	463e      	mov	r6, r7
 80072f0:	42be      	cmp	r6, r7
 80072f2:	d900      	bls.n	80072f6 <__ssputs_r+0x72>
 80072f4:	463e      	mov	r6, r7
 80072f6:	6820      	ldr	r0, [r4, #0]
 80072f8:	4632      	mov	r2, r6
 80072fa:	4641      	mov	r1, r8
 80072fc:	f000 faa6 	bl	800784c <memmove>
 8007300:	68a3      	ldr	r3, [r4, #8]
 8007302:	1b9b      	subs	r3, r3, r6
 8007304:	60a3      	str	r3, [r4, #8]
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	4433      	add	r3, r6
 800730a:	6023      	str	r3, [r4, #0]
 800730c:	2000      	movs	r0, #0
 800730e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007312:	462a      	mov	r2, r5
 8007314:	f000 fad2 	bl	80078bc <_realloc_r>
 8007318:	4606      	mov	r6, r0
 800731a:	2800      	cmp	r0, #0
 800731c:	d1e0      	bne.n	80072e0 <__ssputs_r+0x5c>
 800731e:	6921      	ldr	r1, [r4, #16]
 8007320:	4650      	mov	r0, sl
 8007322:	f7ff feb7 	bl	8007094 <_free_r>
 8007326:	230c      	movs	r3, #12
 8007328:	f8ca 3000 	str.w	r3, [sl]
 800732c:	89a3      	ldrh	r3, [r4, #12]
 800732e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007332:	81a3      	strh	r3, [r4, #12]
 8007334:	f04f 30ff 	mov.w	r0, #4294967295
 8007338:	e7e9      	b.n	800730e <__ssputs_r+0x8a>
	...

0800733c <_svfiprintf_r>:
 800733c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007340:	4698      	mov	r8, r3
 8007342:	898b      	ldrh	r3, [r1, #12]
 8007344:	061b      	lsls	r3, r3, #24
 8007346:	b09d      	sub	sp, #116	@ 0x74
 8007348:	4607      	mov	r7, r0
 800734a:	460d      	mov	r5, r1
 800734c:	4614      	mov	r4, r2
 800734e:	d510      	bpl.n	8007372 <_svfiprintf_r+0x36>
 8007350:	690b      	ldr	r3, [r1, #16]
 8007352:	b973      	cbnz	r3, 8007372 <_svfiprintf_r+0x36>
 8007354:	2140      	movs	r1, #64	@ 0x40
 8007356:	f7ff ff09 	bl	800716c <_malloc_r>
 800735a:	6028      	str	r0, [r5, #0]
 800735c:	6128      	str	r0, [r5, #16]
 800735e:	b930      	cbnz	r0, 800736e <_svfiprintf_r+0x32>
 8007360:	230c      	movs	r3, #12
 8007362:	603b      	str	r3, [r7, #0]
 8007364:	f04f 30ff 	mov.w	r0, #4294967295
 8007368:	b01d      	add	sp, #116	@ 0x74
 800736a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736e:	2340      	movs	r3, #64	@ 0x40
 8007370:	616b      	str	r3, [r5, #20]
 8007372:	2300      	movs	r3, #0
 8007374:	9309      	str	r3, [sp, #36]	@ 0x24
 8007376:	2320      	movs	r3, #32
 8007378:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800737c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007380:	2330      	movs	r3, #48	@ 0x30
 8007382:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007520 <_svfiprintf_r+0x1e4>
 8007386:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800738a:	f04f 0901 	mov.w	r9, #1
 800738e:	4623      	mov	r3, r4
 8007390:	469a      	mov	sl, r3
 8007392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007396:	b10a      	cbz	r2, 800739c <_svfiprintf_r+0x60>
 8007398:	2a25      	cmp	r2, #37	@ 0x25
 800739a:	d1f9      	bne.n	8007390 <_svfiprintf_r+0x54>
 800739c:	ebba 0b04 	subs.w	fp, sl, r4
 80073a0:	d00b      	beq.n	80073ba <_svfiprintf_r+0x7e>
 80073a2:	465b      	mov	r3, fp
 80073a4:	4622      	mov	r2, r4
 80073a6:	4629      	mov	r1, r5
 80073a8:	4638      	mov	r0, r7
 80073aa:	f7ff ff6b 	bl	8007284 <__ssputs_r>
 80073ae:	3001      	adds	r0, #1
 80073b0:	f000 80a7 	beq.w	8007502 <_svfiprintf_r+0x1c6>
 80073b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073b6:	445a      	add	r2, fp
 80073b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80073ba:	f89a 3000 	ldrb.w	r3, [sl]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f000 809f 	beq.w	8007502 <_svfiprintf_r+0x1c6>
 80073c4:	2300      	movs	r3, #0
 80073c6:	f04f 32ff 	mov.w	r2, #4294967295
 80073ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073ce:	f10a 0a01 	add.w	sl, sl, #1
 80073d2:	9304      	str	r3, [sp, #16]
 80073d4:	9307      	str	r3, [sp, #28]
 80073d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073da:	931a      	str	r3, [sp, #104]	@ 0x68
 80073dc:	4654      	mov	r4, sl
 80073de:	2205      	movs	r2, #5
 80073e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073e4:	484e      	ldr	r0, [pc, #312]	@ (8007520 <_svfiprintf_r+0x1e4>)
 80073e6:	f7f8 fefb 	bl	80001e0 <memchr>
 80073ea:	9a04      	ldr	r2, [sp, #16]
 80073ec:	b9d8      	cbnz	r0, 8007426 <_svfiprintf_r+0xea>
 80073ee:	06d0      	lsls	r0, r2, #27
 80073f0:	bf44      	itt	mi
 80073f2:	2320      	movmi	r3, #32
 80073f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073f8:	0711      	lsls	r1, r2, #28
 80073fa:	bf44      	itt	mi
 80073fc:	232b      	movmi	r3, #43	@ 0x2b
 80073fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007402:	f89a 3000 	ldrb.w	r3, [sl]
 8007406:	2b2a      	cmp	r3, #42	@ 0x2a
 8007408:	d015      	beq.n	8007436 <_svfiprintf_r+0xfa>
 800740a:	9a07      	ldr	r2, [sp, #28]
 800740c:	4654      	mov	r4, sl
 800740e:	2000      	movs	r0, #0
 8007410:	f04f 0c0a 	mov.w	ip, #10
 8007414:	4621      	mov	r1, r4
 8007416:	f811 3b01 	ldrb.w	r3, [r1], #1
 800741a:	3b30      	subs	r3, #48	@ 0x30
 800741c:	2b09      	cmp	r3, #9
 800741e:	d94b      	bls.n	80074b8 <_svfiprintf_r+0x17c>
 8007420:	b1b0      	cbz	r0, 8007450 <_svfiprintf_r+0x114>
 8007422:	9207      	str	r2, [sp, #28]
 8007424:	e014      	b.n	8007450 <_svfiprintf_r+0x114>
 8007426:	eba0 0308 	sub.w	r3, r0, r8
 800742a:	fa09 f303 	lsl.w	r3, r9, r3
 800742e:	4313      	orrs	r3, r2
 8007430:	9304      	str	r3, [sp, #16]
 8007432:	46a2      	mov	sl, r4
 8007434:	e7d2      	b.n	80073dc <_svfiprintf_r+0xa0>
 8007436:	9b03      	ldr	r3, [sp, #12]
 8007438:	1d19      	adds	r1, r3, #4
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	9103      	str	r1, [sp, #12]
 800743e:	2b00      	cmp	r3, #0
 8007440:	bfbb      	ittet	lt
 8007442:	425b      	neglt	r3, r3
 8007444:	f042 0202 	orrlt.w	r2, r2, #2
 8007448:	9307      	strge	r3, [sp, #28]
 800744a:	9307      	strlt	r3, [sp, #28]
 800744c:	bfb8      	it	lt
 800744e:	9204      	strlt	r2, [sp, #16]
 8007450:	7823      	ldrb	r3, [r4, #0]
 8007452:	2b2e      	cmp	r3, #46	@ 0x2e
 8007454:	d10a      	bne.n	800746c <_svfiprintf_r+0x130>
 8007456:	7863      	ldrb	r3, [r4, #1]
 8007458:	2b2a      	cmp	r3, #42	@ 0x2a
 800745a:	d132      	bne.n	80074c2 <_svfiprintf_r+0x186>
 800745c:	9b03      	ldr	r3, [sp, #12]
 800745e:	1d1a      	adds	r2, r3, #4
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	9203      	str	r2, [sp, #12]
 8007464:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007468:	3402      	adds	r4, #2
 800746a:	9305      	str	r3, [sp, #20]
 800746c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007530 <_svfiprintf_r+0x1f4>
 8007470:	7821      	ldrb	r1, [r4, #0]
 8007472:	2203      	movs	r2, #3
 8007474:	4650      	mov	r0, sl
 8007476:	f7f8 feb3 	bl	80001e0 <memchr>
 800747a:	b138      	cbz	r0, 800748c <_svfiprintf_r+0x150>
 800747c:	9b04      	ldr	r3, [sp, #16]
 800747e:	eba0 000a 	sub.w	r0, r0, sl
 8007482:	2240      	movs	r2, #64	@ 0x40
 8007484:	4082      	lsls	r2, r0
 8007486:	4313      	orrs	r3, r2
 8007488:	3401      	adds	r4, #1
 800748a:	9304      	str	r3, [sp, #16]
 800748c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007490:	4824      	ldr	r0, [pc, #144]	@ (8007524 <_svfiprintf_r+0x1e8>)
 8007492:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007496:	2206      	movs	r2, #6
 8007498:	f7f8 fea2 	bl	80001e0 <memchr>
 800749c:	2800      	cmp	r0, #0
 800749e:	d036      	beq.n	800750e <_svfiprintf_r+0x1d2>
 80074a0:	4b21      	ldr	r3, [pc, #132]	@ (8007528 <_svfiprintf_r+0x1ec>)
 80074a2:	bb1b      	cbnz	r3, 80074ec <_svfiprintf_r+0x1b0>
 80074a4:	9b03      	ldr	r3, [sp, #12]
 80074a6:	3307      	adds	r3, #7
 80074a8:	f023 0307 	bic.w	r3, r3, #7
 80074ac:	3308      	adds	r3, #8
 80074ae:	9303      	str	r3, [sp, #12]
 80074b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b2:	4433      	add	r3, r6
 80074b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074b6:	e76a      	b.n	800738e <_svfiprintf_r+0x52>
 80074b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80074bc:	460c      	mov	r4, r1
 80074be:	2001      	movs	r0, #1
 80074c0:	e7a8      	b.n	8007414 <_svfiprintf_r+0xd8>
 80074c2:	2300      	movs	r3, #0
 80074c4:	3401      	adds	r4, #1
 80074c6:	9305      	str	r3, [sp, #20]
 80074c8:	4619      	mov	r1, r3
 80074ca:	f04f 0c0a 	mov.w	ip, #10
 80074ce:	4620      	mov	r0, r4
 80074d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074d4:	3a30      	subs	r2, #48	@ 0x30
 80074d6:	2a09      	cmp	r2, #9
 80074d8:	d903      	bls.n	80074e2 <_svfiprintf_r+0x1a6>
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d0c6      	beq.n	800746c <_svfiprintf_r+0x130>
 80074de:	9105      	str	r1, [sp, #20]
 80074e0:	e7c4      	b.n	800746c <_svfiprintf_r+0x130>
 80074e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80074e6:	4604      	mov	r4, r0
 80074e8:	2301      	movs	r3, #1
 80074ea:	e7f0      	b.n	80074ce <_svfiprintf_r+0x192>
 80074ec:	ab03      	add	r3, sp, #12
 80074ee:	9300      	str	r3, [sp, #0]
 80074f0:	462a      	mov	r2, r5
 80074f2:	4b0e      	ldr	r3, [pc, #56]	@ (800752c <_svfiprintf_r+0x1f0>)
 80074f4:	a904      	add	r1, sp, #16
 80074f6:	4638      	mov	r0, r7
 80074f8:	f3af 8000 	nop.w
 80074fc:	1c42      	adds	r2, r0, #1
 80074fe:	4606      	mov	r6, r0
 8007500:	d1d6      	bne.n	80074b0 <_svfiprintf_r+0x174>
 8007502:	89ab      	ldrh	r3, [r5, #12]
 8007504:	065b      	lsls	r3, r3, #25
 8007506:	f53f af2d 	bmi.w	8007364 <_svfiprintf_r+0x28>
 800750a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800750c:	e72c      	b.n	8007368 <_svfiprintf_r+0x2c>
 800750e:	ab03      	add	r3, sp, #12
 8007510:	9300      	str	r3, [sp, #0]
 8007512:	462a      	mov	r2, r5
 8007514:	4b05      	ldr	r3, [pc, #20]	@ (800752c <_svfiprintf_r+0x1f0>)
 8007516:	a904      	add	r1, sp, #16
 8007518:	4638      	mov	r0, r7
 800751a:	f000 f879 	bl	8007610 <_printf_i>
 800751e:	e7ed      	b.n	80074fc <_svfiprintf_r+0x1c0>
 8007520:	08007b1c 	.word	0x08007b1c
 8007524:	08007b26 	.word	0x08007b26
 8007528:	00000000 	.word	0x00000000
 800752c:	08007285 	.word	0x08007285
 8007530:	08007b22 	.word	0x08007b22

08007534 <_printf_common>:
 8007534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007538:	4616      	mov	r6, r2
 800753a:	4698      	mov	r8, r3
 800753c:	688a      	ldr	r2, [r1, #8]
 800753e:	690b      	ldr	r3, [r1, #16]
 8007540:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007544:	4293      	cmp	r3, r2
 8007546:	bfb8      	it	lt
 8007548:	4613      	movlt	r3, r2
 800754a:	6033      	str	r3, [r6, #0]
 800754c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007550:	4607      	mov	r7, r0
 8007552:	460c      	mov	r4, r1
 8007554:	b10a      	cbz	r2, 800755a <_printf_common+0x26>
 8007556:	3301      	adds	r3, #1
 8007558:	6033      	str	r3, [r6, #0]
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	0699      	lsls	r1, r3, #26
 800755e:	bf42      	ittt	mi
 8007560:	6833      	ldrmi	r3, [r6, #0]
 8007562:	3302      	addmi	r3, #2
 8007564:	6033      	strmi	r3, [r6, #0]
 8007566:	6825      	ldr	r5, [r4, #0]
 8007568:	f015 0506 	ands.w	r5, r5, #6
 800756c:	d106      	bne.n	800757c <_printf_common+0x48>
 800756e:	f104 0a19 	add.w	sl, r4, #25
 8007572:	68e3      	ldr	r3, [r4, #12]
 8007574:	6832      	ldr	r2, [r6, #0]
 8007576:	1a9b      	subs	r3, r3, r2
 8007578:	42ab      	cmp	r3, r5
 800757a:	dc26      	bgt.n	80075ca <_printf_common+0x96>
 800757c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007580:	6822      	ldr	r2, [r4, #0]
 8007582:	3b00      	subs	r3, #0
 8007584:	bf18      	it	ne
 8007586:	2301      	movne	r3, #1
 8007588:	0692      	lsls	r2, r2, #26
 800758a:	d42b      	bmi.n	80075e4 <_printf_common+0xb0>
 800758c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007590:	4641      	mov	r1, r8
 8007592:	4638      	mov	r0, r7
 8007594:	47c8      	blx	r9
 8007596:	3001      	adds	r0, #1
 8007598:	d01e      	beq.n	80075d8 <_printf_common+0xa4>
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	6922      	ldr	r2, [r4, #16]
 800759e:	f003 0306 	and.w	r3, r3, #6
 80075a2:	2b04      	cmp	r3, #4
 80075a4:	bf02      	ittt	eq
 80075a6:	68e5      	ldreq	r5, [r4, #12]
 80075a8:	6833      	ldreq	r3, [r6, #0]
 80075aa:	1aed      	subeq	r5, r5, r3
 80075ac:	68a3      	ldr	r3, [r4, #8]
 80075ae:	bf0c      	ite	eq
 80075b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075b4:	2500      	movne	r5, #0
 80075b6:	4293      	cmp	r3, r2
 80075b8:	bfc4      	itt	gt
 80075ba:	1a9b      	subgt	r3, r3, r2
 80075bc:	18ed      	addgt	r5, r5, r3
 80075be:	2600      	movs	r6, #0
 80075c0:	341a      	adds	r4, #26
 80075c2:	42b5      	cmp	r5, r6
 80075c4:	d11a      	bne.n	80075fc <_printf_common+0xc8>
 80075c6:	2000      	movs	r0, #0
 80075c8:	e008      	b.n	80075dc <_printf_common+0xa8>
 80075ca:	2301      	movs	r3, #1
 80075cc:	4652      	mov	r2, sl
 80075ce:	4641      	mov	r1, r8
 80075d0:	4638      	mov	r0, r7
 80075d2:	47c8      	blx	r9
 80075d4:	3001      	adds	r0, #1
 80075d6:	d103      	bne.n	80075e0 <_printf_common+0xac>
 80075d8:	f04f 30ff 	mov.w	r0, #4294967295
 80075dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075e0:	3501      	adds	r5, #1
 80075e2:	e7c6      	b.n	8007572 <_printf_common+0x3e>
 80075e4:	18e1      	adds	r1, r4, r3
 80075e6:	1c5a      	adds	r2, r3, #1
 80075e8:	2030      	movs	r0, #48	@ 0x30
 80075ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075ee:	4422      	add	r2, r4
 80075f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075f8:	3302      	adds	r3, #2
 80075fa:	e7c7      	b.n	800758c <_printf_common+0x58>
 80075fc:	2301      	movs	r3, #1
 80075fe:	4622      	mov	r2, r4
 8007600:	4641      	mov	r1, r8
 8007602:	4638      	mov	r0, r7
 8007604:	47c8      	blx	r9
 8007606:	3001      	adds	r0, #1
 8007608:	d0e6      	beq.n	80075d8 <_printf_common+0xa4>
 800760a:	3601      	adds	r6, #1
 800760c:	e7d9      	b.n	80075c2 <_printf_common+0x8e>
	...

08007610 <_printf_i>:
 8007610:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007614:	7e0f      	ldrb	r7, [r1, #24]
 8007616:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007618:	2f78      	cmp	r7, #120	@ 0x78
 800761a:	4691      	mov	r9, r2
 800761c:	4680      	mov	r8, r0
 800761e:	460c      	mov	r4, r1
 8007620:	469a      	mov	sl, r3
 8007622:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007626:	d807      	bhi.n	8007638 <_printf_i+0x28>
 8007628:	2f62      	cmp	r7, #98	@ 0x62
 800762a:	d80a      	bhi.n	8007642 <_printf_i+0x32>
 800762c:	2f00      	cmp	r7, #0
 800762e:	f000 80d1 	beq.w	80077d4 <_printf_i+0x1c4>
 8007632:	2f58      	cmp	r7, #88	@ 0x58
 8007634:	f000 80b8 	beq.w	80077a8 <_printf_i+0x198>
 8007638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800763c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007640:	e03a      	b.n	80076b8 <_printf_i+0xa8>
 8007642:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007646:	2b15      	cmp	r3, #21
 8007648:	d8f6      	bhi.n	8007638 <_printf_i+0x28>
 800764a:	a101      	add	r1, pc, #4	@ (adr r1, 8007650 <_printf_i+0x40>)
 800764c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007650:	080076a9 	.word	0x080076a9
 8007654:	080076bd 	.word	0x080076bd
 8007658:	08007639 	.word	0x08007639
 800765c:	08007639 	.word	0x08007639
 8007660:	08007639 	.word	0x08007639
 8007664:	08007639 	.word	0x08007639
 8007668:	080076bd 	.word	0x080076bd
 800766c:	08007639 	.word	0x08007639
 8007670:	08007639 	.word	0x08007639
 8007674:	08007639 	.word	0x08007639
 8007678:	08007639 	.word	0x08007639
 800767c:	080077bb 	.word	0x080077bb
 8007680:	080076e7 	.word	0x080076e7
 8007684:	08007775 	.word	0x08007775
 8007688:	08007639 	.word	0x08007639
 800768c:	08007639 	.word	0x08007639
 8007690:	080077dd 	.word	0x080077dd
 8007694:	08007639 	.word	0x08007639
 8007698:	080076e7 	.word	0x080076e7
 800769c:	08007639 	.word	0x08007639
 80076a0:	08007639 	.word	0x08007639
 80076a4:	0800777d 	.word	0x0800777d
 80076a8:	6833      	ldr	r3, [r6, #0]
 80076aa:	1d1a      	adds	r2, r3, #4
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	6032      	str	r2, [r6, #0]
 80076b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076b8:	2301      	movs	r3, #1
 80076ba:	e09c      	b.n	80077f6 <_printf_i+0x1e6>
 80076bc:	6833      	ldr	r3, [r6, #0]
 80076be:	6820      	ldr	r0, [r4, #0]
 80076c0:	1d19      	adds	r1, r3, #4
 80076c2:	6031      	str	r1, [r6, #0]
 80076c4:	0606      	lsls	r6, r0, #24
 80076c6:	d501      	bpl.n	80076cc <_printf_i+0xbc>
 80076c8:	681d      	ldr	r5, [r3, #0]
 80076ca:	e003      	b.n	80076d4 <_printf_i+0xc4>
 80076cc:	0645      	lsls	r5, r0, #25
 80076ce:	d5fb      	bpl.n	80076c8 <_printf_i+0xb8>
 80076d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076d4:	2d00      	cmp	r5, #0
 80076d6:	da03      	bge.n	80076e0 <_printf_i+0xd0>
 80076d8:	232d      	movs	r3, #45	@ 0x2d
 80076da:	426d      	negs	r5, r5
 80076dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076e0:	4858      	ldr	r0, [pc, #352]	@ (8007844 <_printf_i+0x234>)
 80076e2:	230a      	movs	r3, #10
 80076e4:	e011      	b.n	800770a <_printf_i+0xfa>
 80076e6:	6821      	ldr	r1, [r4, #0]
 80076e8:	6833      	ldr	r3, [r6, #0]
 80076ea:	0608      	lsls	r0, r1, #24
 80076ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80076f0:	d402      	bmi.n	80076f8 <_printf_i+0xe8>
 80076f2:	0649      	lsls	r1, r1, #25
 80076f4:	bf48      	it	mi
 80076f6:	b2ad      	uxthmi	r5, r5
 80076f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80076fa:	4852      	ldr	r0, [pc, #328]	@ (8007844 <_printf_i+0x234>)
 80076fc:	6033      	str	r3, [r6, #0]
 80076fe:	bf14      	ite	ne
 8007700:	230a      	movne	r3, #10
 8007702:	2308      	moveq	r3, #8
 8007704:	2100      	movs	r1, #0
 8007706:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800770a:	6866      	ldr	r6, [r4, #4]
 800770c:	60a6      	str	r6, [r4, #8]
 800770e:	2e00      	cmp	r6, #0
 8007710:	db05      	blt.n	800771e <_printf_i+0x10e>
 8007712:	6821      	ldr	r1, [r4, #0]
 8007714:	432e      	orrs	r6, r5
 8007716:	f021 0104 	bic.w	r1, r1, #4
 800771a:	6021      	str	r1, [r4, #0]
 800771c:	d04b      	beq.n	80077b6 <_printf_i+0x1a6>
 800771e:	4616      	mov	r6, r2
 8007720:	fbb5 f1f3 	udiv	r1, r5, r3
 8007724:	fb03 5711 	mls	r7, r3, r1, r5
 8007728:	5dc7      	ldrb	r7, [r0, r7]
 800772a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800772e:	462f      	mov	r7, r5
 8007730:	42bb      	cmp	r3, r7
 8007732:	460d      	mov	r5, r1
 8007734:	d9f4      	bls.n	8007720 <_printf_i+0x110>
 8007736:	2b08      	cmp	r3, #8
 8007738:	d10b      	bne.n	8007752 <_printf_i+0x142>
 800773a:	6823      	ldr	r3, [r4, #0]
 800773c:	07df      	lsls	r7, r3, #31
 800773e:	d508      	bpl.n	8007752 <_printf_i+0x142>
 8007740:	6923      	ldr	r3, [r4, #16]
 8007742:	6861      	ldr	r1, [r4, #4]
 8007744:	4299      	cmp	r1, r3
 8007746:	bfde      	ittt	le
 8007748:	2330      	movle	r3, #48	@ 0x30
 800774a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800774e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007752:	1b92      	subs	r2, r2, r6
 8007754:	6122      	str	r2, [r4, #16]
 8007756:	f8cd a000 	str.w	sl, [sp]
 800775a:	464b      	mov	r3, r9
 800775c:	aa03      	add	r2, sp, #12
 800775e:	4621      	mov	r1, r4
 8007760:	4640      	mov	r0, r8
 8007762:	f7ff fee7 	bl	8007534 <_printf_common>
 8007766:	3001      	adds	r0, #1
 8007768:	d14a      	bne.n	8007800 <_printf_i+0x1f0>
 800776a:	f04f 30ff 	mov.w	r0, #4294967295
 800776e:	b004      	add	sp, #16
 8007770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	f043 0320 	orr.w	r3, r3, #32
 800777a:	6023      	str	r3, [r4, #0]
 800777c:	4832      	ldr	r0, [pc, #200]	@ (8007848 <_printf_i+0x238>)
 800777e:	2778      	movs	r7, #120	@ 0x78
 8007780:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	6831      	ldr	r1, [r6, #0]
 8007788:	061f      	lsls	r7, r3, #24
 800778a:	f851 5b04 	ldr.w	r5, [r1], #4
 800778e:	d402      	bmi.n	8007796 <_printf_i+0x186>
 8007790:	065f      	lsls	r7, r3, #25
 8007792:	bf48      	it	mi
 8007794:	b2ad      	uxthmi	r5, r5
 8007796:	6031      	str	r1, [r6, #0]
 8007798:	07d9      	lsls	r1, r3, #31
 800779a:	bf44      	itt	mi
 800779c:	f043 0320 	orrmi.w	r3, r3, #32
 80077a0:	6023      	strmi	r3, [r4, #0]
 80077a2:	b11d      	cbz	r5, 80077ac <_printf_i+0x19c>
 80077a4:	2310      	movs	r3, #16
 80077a6:	e7ad      	b.n	8007704 <_printf_i+0xf4>
 80077a8:	4826      	ldr	r0, [pc, #152]	@ (8007844 <_printf_i+0x234>)
 80077aa:	e7e9      	b.n	8007780 <_printf_i+0x170>
 80077ac:	6823      	ldr	r3, [r4, #0]
 80077ae:	f023 0320 	bic.w	r3, r3, #32
 80077b2:	6023      	str	r3, [r4, #0]
 80077b4:	e7f6      	b.n	80077a4 <_printf_i+0x194>
 80077b6:	4616      	mov	r6, r2
 80077b8:	e7bd      	b.n	8007736 <_printf_i+0x126>
 80077ba:	6833      	ldr	r3, [r6, #0]
 80077bc:	6825      	ldr	r5, [r4, #0]
 80077be:	6961      	ldr	r1, [r4, #20]
 80077c0:	1d18      	adds	r0, r3, #4
 80077c2:	6030      	str	r0, [r6, #0]
 80077c4:	062e      	lsls	r6, r5, #24
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	d501      	bpl.n	80077ce <_printf_i+0x1be>
 80077ca:	6019      	str	r1, [r3, #0]
 80077cc:	e002      	b.n	80077d4 <_printf_i+0x1c4>
 80077ce:	0668      	lsls	r0, r5, #25
 80077d0:	d5fb      	bpl.n	80077ca <_printf_i+0x1ba>
 80077d2:	8019      	strh	r1, [r3, #0]
 80077d4:	2300      	movs	r3, #0
 80077d6:	6123      	str	r3, [r4, #16]
 80077d8:	4616      	mov	r6, r2
 80077da:	e7bc      	b.n	8007756 <_printf_i+0x146>
 80077dc:	6833      	ldr	r3, [r6, #0]
 80077de:	1d1a      	adds	r2, r3, #4
 80077e0:	6032      	str	r2, [r6, #0]
 80077e2:	681e      	ldr	r6, [r3, #0]
 80077e4:	6862      	ldr	r2, [r4, #4]
 80077e6:	2100      	movs	r1, #0
 80077e8:	4630      	mov	r0, r6
 80077ea:	f7f8 fcf9 	bl	80001e0 <memchr>
 80077ee:	b108      	cbz	r0, 80077f4 <_printf_i+0x1e4>
 80077f0:	1b80      	subs	r0, r0, r6
 80077f2:	6060      	str	r0, [r4, #4]
 80077f4:	6863      	ldr	r3, [r4, #4]
 80077f6:	6123      	str	r3, [r4, #16]
 80077f8:	2300      	movs	r3, #0
 80077fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077fe:	e7aa      	b.n	8007756 <_printf_i+0x146>
 8007800:	6923      	ldr	r3, [r4, #16]
 8007802:	4632      	mov	r2, r6
 8007804:	4649      	mov	r1, r9
 8007806:	4640      	mov	r0, r8
 8007808:	47d0      	blx	sl
 800780a:	3001      	adds	r0, #1
 800780c:	d0ad      	beq.n	800776a <_printf_i+0x15a>
 800780e:	6823      	ldr	r3, [r4, #0]
 8007810:	079b      	lsls	r3, r3, #30
 8007812:	d413      	bmi.n	800783c <_printf_i+0x22c>
 8007814:	68e0      	ldr	r0, [r4, #12]
 8007816:	9b03      	ldr	r3, [sp, #12]
 8007818:	4298      	cmp	r0, r3
 800781a:	bfb8      	it	lt
 800781c:	4618      	movlt	r0, r3
 800781e:	e7a6      	b.n	800776e <_printf_i+0x15e>
 8007820:	2301      	movs	r3, #1
 8007822:	4632      	mov	r2, r6
 8007824:	4649      	mov	r1, r9
 8007826:	4640      	mov	r0, r8
 8007828:	47d0      	blx	sl
 800782a:	3001      	adds	r0, #1
 800782c:	d09d      	beq.n	800776a <_printf_i+0x15a>
 800782e:	3501      	adds	r5, #1
 8007830:	68e3      	ldr	r3, [r4, #12]
 8007832:	9903      	ldr	r1, [sp, #12]
 8007834:	1a5b      	subs	r3, r3, r1
 8007836:	42ab      	cmp	r3, r5
 8007838:	dcf2      	bgt.n	8007820 <_printf_i+0x210>
 800783a:	e7eb      	b.n	8007814 <_printf_i+0x204>
 800783c:	2500      	movs	r5, #0
 800783e:	f104 0619 	add.w	r6, r4, #25
 8007842:	e7f5      	b.n	8007830 <_printf_i+0x220>
 8007844:	08007b2d 	.word	0x08007b2d
 8007848:	08007b3e 	.word	0x08007b3e

0800784c <memmove>:
 800784c:	4288      	cmp	r0, r1
 800784e:	b510      	push	{r4, lr}
 8007850:	eb01 0402 	add.w	r4, r1, r2
 8007854:	d902      	bls.n	800785c <memmove+0x10>
 8007856:	4284      	cmp	r4, r0
 8007858:	4623      	mov	r3, r4
 800785a:	d807      	bhi.n	800786c <memmove+0x20>
 800785c:	1e43      	subs	r3, r0, #1
 800785e:	42a1      	cmp	r1, r4
 8007860:	d008      	beq.n	8007874 <memmove+0x28>
 8007862:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007866:	f803 2f01 	strb.w	r2, [r3, #1]!
 800786a:	e7f8      	b.n	800785e <memmove+0x12>
 800786c:	4402      	add	r2, r0
 800786e:	4601      	mov	r1, r0
 8007870:	428a      	cmp	r2, r1
 8007872:	d100      	bne.n	8007876 <memmove+0x2a>
 8007874:	bd10      	pop	{r4, pc}
 8007876:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800787a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800787e:	e7f7      	b.n	8007870 <memmove+0x24>

08007880 <_sbrk_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	4d06      	ldr	r5, [pc, #24]	@ (800789c <_sbrk_r+0x1c>)
 8007884:	2300      	movs	r3, #0
 8007886:	4604      	mov	r4, r0
 8007888:	4608      	mov	r0, r1
 800788a:	602b      	str	r3, [r5, #0]
 800788c:	f7f9 fc2c 	bl	80010e8 <_sbrk>
 8007890:	1c43      	adds	r3, r0, #1
 8007892:	d102      	bne.n	800789a <_sbrk_r+0x1a>
 8007894:	682b      	ldr	r3, [r5, #0]
 8007896:	b103      	cbz	r3, 800789a <_sbrk_r+0x1a>
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	bd38      	pop	{r3, r4, r5, pc}
 800789c:	2000027c 	.word	0x2000027c

080078a0 <memcpy>:
 80078a0:	440a      	add	r2, r1
 80078a2:	4291      	cmp	r1, r2
 80078a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80078a8:	d100      	bne.n	80078ac <memcpy+0xc>
 80078aa:	4770      	bx	lr
 80078ac:	b510      	push	{r4, lr}
 80078ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078b6:	4291      	cmp	r1, r2
 80078b8:	d1f9      	bne.n	80078ae <memcpy+0xe>
 80078ba:	bd10      	pop	{r4, pc}

080078bc <_realloc_r>:
 80078bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c0:	4607      	mov	r7, r0
 80078c2:	4614      	mov	r4, r2
 80078c4:	460d      	mov	r5, r1
 80078c6:	b921      	cbnz	r1, 80078d2 <_realloc_r+0x16>
 80078c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078cc:	4611      	mov	r1, r2
 80078ce:	f7ff bc4d 	b.w	800716c <_malloc_r>
 80078d2:	b92a      	cbnz	r2, 80078e0 <_realloc_r+0x24>
 80078d4:	f7ff fbde 	bl	8007094 <_free_r>
 80078d8:	4625      	mov	r5, r4
 80078da:	4628      	mov	r0, r5
 80078dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078e0:	f000 f81a 	bl	8007918 <_malloc_usable_size_r>
 80078e4:	4284      	cmp	r4, r0
 80078e6:	4606      	mov	r6, r0
 80078e8:	d802      	bhi.n	80078f0 <_realloc_r+0x34>
 80078ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80078ee:	d8f4      	bhi.n	80078da <_realloc_r+0x1e>
 80078f0:	4621      	mov	r1, r4
 80078f2:	4638      	mov	r0, r7
 80078f4:	f7ff fc3a 	bl	800716c <_malloc_r>
 80078f8:	4680      	mov	r8, r0
 80078fa:	b908      	cbnz	r0, 8007900 <_realloc_r+0x44>
 80078fc:	4645      	mov	r5, r8
 80078fe:	e7ec      	b.n	80078da <_realloc_r+0x1e>
 8007900:	42b4      	cmp	r4, r6
 8007902:	4622      	mov	r2, r4
 8007904:	4629      	mov	r1, r5
 8007906:	bf28      	it	cs
 8007908:	4632      	movcs	r2, r6
 800790a:	f7ff ffc9 	bl	80078a0 <memcpy>
 800790e:	4629      	mov	r1, r5
 8007910:	4638      	mov	r0, r7
 8007912:	f7ff fbbf 	bl	8007094 <_free_r>
 8007916:	e7f1      	b.n	80078fc <_realloc_r+0x40>

08007918 <_malloc_usable_size_r>:
 8007918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800791c:	1f18      	subs	r0, r3, #4
 800791e:	2b00      	cmp	r3, #0
 8007920:	bfbc      	itt	lt
 8007922:	580b      	ldrlt	r3, [r1, r0]
 8007924:	18c0      	addlt	r0, r0, r3
 8007926:	4770      	bx	lr

08007928 <_init>:
 8007928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800792a:	bf00      	nop
 800792c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800792e:	bc08      	pop	{r3}
 8007930:	469e      	mov	lr, r3
 8007932:	4770      	bx	lr

08007934 <_fini>:
 8007934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007936:	bf00      	nop
 8007938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800793a:	bc08      	pop	{r3}
 800793c:	469e      	mov	lr, r3
 800793e:	4770      	bx	lr
