vendor_name = ModelSim
source_file = 1, /home/marcelo-note/projetos/vhdl/ffjk/ffjk.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/ffjk/db/ffjk.cbx.xml
design_name = ffjk
instance = comp, \q~output\, q~output, ffjk, 1
instance = comp, \q_bar~output\, q_bar~output, ffjk, 1
instance = comp, \clk~input\, clk~input, ffjk, 1
instance = comp, \k~input\, k~input, ffjk, 1
instance = comp, \a[2]~1\, a[2]~1, ffjk, 1
instance = comp, \j~input\, j~input, ffjk, 1
instance = comp, \a[2]~2\, a[2]~2, ffjk, 1
instance = comp, \q~1\, q~1, ffjk, 1
instance = comp, \q_bar~0\, q_bar~0, ffjk, 1
