@W: MT531 :"c:\users\crist\desktop\semestre 2021 - 2\arquitectura de computadoras\practicas\compuertas00\compuertas00.vhdl":26:3:26:4|Found signal identified as System clock which controls 8 sequential elements including Y[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
