[12:16:46.338] <TB2>     INFO: *** Welcome to pxar ***
[12:16:46.338] <TB2>     INFO: *** Today: 2016/08/18
[12:16:46.344] <TB2>     INFO: *** Version: b2a7-dirty
[12:16:46.345] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C15.dat
[12:16:46.345] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:16:46.345] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//defaultMaskFile.dat
[12:16:46.345] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters_C15.dat
[12:16:46.422] <TB2>     INFO:         clk: 4
[12:16:46.422] <TB2>     INFO:         ctr: 4
[12:16:46.422] <TB2>     INFO:         sda: 19
[12:16:46.422] <TB2>     INFO:         tin: 9
[12:16:46.422] <TB2>     INFO:         level: 15
[12:16:46.422] <TB2>     INFO:         triggerdelay: 0
[12:16:46.422] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:16:46.422] <TB2>     INFO: Log level: DEBUG
[12:16:46.430] <TB2>     INFO: Found DTB DTB_WWXLHF
[12:16:46.438] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[12:16:46.441] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[12:16:46.451] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[12:16:48.010] <TB2>     INFO: DUT info: 
[12:16:48.010] <TB2>     INFO: The DUT currently contains the following objects:
[12:16:48.010] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:16:48.011] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[12:16:48.011] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[12:16:48.011] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:16:48.011] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.011] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.012] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.012] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:16:48.012] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:16:48.013] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:16:48.014] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:16:48.016] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32956416
[12:16:48.016] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1226990
[12:16:48.016] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xffb770
[12:16:48.016] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd285d94010
[12:16:48.016] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd28bfff510
[12:16:48.016] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33021952 fPxarMemory = 0x7fd285d94010
[12:16:48.017] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[12:16:48.019] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[12:16:48.019] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[12:16:48.019] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:16:48.419] <TB2>     INFO: enter 'restricted' command line mode
[12:16:48.419] <TB2>     INFO: enter test to run
[12:16:48.419] <TB2>     INFO:   test: FPIXTest no parameter change
[12:16:48.419] <TB2>     INFO:   running: fpixtest
[12:16:48.419] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:16:48.422] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:16:48.422] <TB2>     INFO: ######################################################################
[12:16:48.422] <TB2>     INFO: PixTestFPIXTest::doTest()
[12:16:48.422] <TB2>     INFO: ######################################################################
[12:16:48.426] <TB2>     INFO: ######################################################################
[12:16:48.426] <TB2>     INFO: PixTestPretest::doTest()
[12:16:48.426] <TB2>     INFO: ######################################################################
[12:16:48.429] <TB2>     INFO:    ----------------------------------------------------------------------
[12:16:48.429] <TB2>     INFO:    PixTestPretest::programROC() 
[12:16:48.429] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:06.445] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:17:06.445] <TB2>     INFO: IA differences per ROC:  17.7 16.9 18.5 17.7 16.9 19.3 19.3 18.5 18.5 18.5 19.3 16.9 18.5 18.5 18.5 20.1
[12:17:06.517] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:06.517] <TB2>     INFO:    PixTestPretest::checkIdig() 
[12:17:06.517] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:07.771] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[12:17:08.273] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[12:17:08.774] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[12:17:09.276] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[12:17:09.779] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[12:17:10.280] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[12:17:10.782] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[12:17:11.284] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[12:17:11.786] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[12:17:12.287] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[12:17:12.789] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[12:17:13.291] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[12:17:13.792] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[12:17:14.294] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[12:17:14.796] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[12:17:15.298] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[12:17:15.551] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 1.6 1.6 1.6 2.4 1.6 2.4 1.6 2.4 2.4 2.4 2.4 1.6 1.6 
[12:17:15.551] <TB2>     INFO: Test took 9037 ms.
[12:17:15.551] <TB2>     INFO: PixTestPretest::checkIdig() done.
[12:17:15.584] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:15.584] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:17:15.584] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:15.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[12:17:15.788] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[12:17:15.889] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 23.8687 mA
[12:17:15.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[12:17:16.091] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 23.8687 mA
[12:17:16.192] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[12:17:16.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[12:17:16.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[12:17:16.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[12:17:16.597] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.2688 mA
[12:17:16.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 23.8687 mA
[12:17:16.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[12:17:16.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 25.4688 mA
[12:17:16.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 23.0687 mA
[12:17:17.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  82 Ia 24.6688 mA
[12:17:17.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  79 Ia 23.8687 mA
[12:17:17.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8687 mA
[12:17:17.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[12:17:17.506] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[12:17:17.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 23.8687 mA
[12:17:17.708] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[12:17:17.809] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 25.4688 mA
[12:17:17.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.0687 mA
[12:17:18.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 24.6688 mA
[12:17:18.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 23.8687 mA
[12:17:18.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[12:17:18.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[12:17:18.414] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 23.8687 mA
[12:17:18.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.6688 mA
[12:17:18.616] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.0687 mA
[12:17:18.717] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 25.4688 mA
[12:17:18.817] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  73 Ia 23.0687 mA
[12:17:18.918] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  79 Ia 23.8687 mA
[12:17:19.019] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.4688 mA
[12:17:19.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  93 Ia 24.6688 mA
[12:17:19.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  90 Ia 23.0687 mA
[12:17:19.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  96 Ia 25.4688 mA
[12:17:19.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  88 Ia 23.0687 mA
[12:17:19.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  94 Ia 24.6688 mA
[12:17:19.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  91 Ia 23.8687 mA
[12:17:19.726] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[12:17:19.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[12:17:19.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[12:17:20.028] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[12:17:20.129] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[12:17:20.230] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8687 mA
[12:17:20.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[12:17:20.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 24.6688 mA
[12:17:20.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 24.6688 mA
[12:17:20.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 23.8687 mA
[12:17:20.735] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.4688 mA
[12:17:20.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  70 Ia 23.8687 mA
[12:17:20.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  84
[12:17:20.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[12:17:20.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[12:17:20.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[12:17:20.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  88
[12:17:20.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[12:17:20.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[12:17:20.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[12:17:20.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[12:17:20.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[12:17:20.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  79
[12:17:20.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  91
[12:17:20.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[12:17:20.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[12:17:20.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[12:17:20.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  70
[12:17:22.696] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[12:17:22.697] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  20.1  20.1  19.3  19.3  19.3  20.1  20.1  20.1  19.3  20.1  19.3  19.3
[12:17:22.733] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:22.733] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[12:17:22.733] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:22.872] <TB2>     INFO: Expecting 231680 events.
[12:17:31.083] <TB2>     INFO: 231680 events read in total (7494ms).
[12:17:31.222] <TB2>     INFO: Test took 8486ms.
[12:17:31.425] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 62
[12:17:31.429] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 92 and Delta(CalDel) = 62
[12:17:31.432] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 62
[12:17:31.436] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 79 and Delta(CalDel) = 59
[12:17:31.439] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 82 and Delta(CalDel) = 62
[12:17:31.443] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 108 and Delta(CalDel) = 58
[12:17:31.446] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 108 and Delta(CalDel) = 62
[12:17:31.451] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 60
[12:17:31.454] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 85 and Delta(CalDel) = 64
[12:17:31.458] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 55
[12:17:31.465] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 116 and Delta(CalDel) = 60
[12:17:31.469] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 62
[12:17:31.472] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 97 and Delta(CalDel) = 63
[12:17:31.476] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 57
[12:17:31.480] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 86 and Delta(CalDel) = 62
[12:17:31.484] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 110 and Delta(CalDel) = 63
[12:17:31.525] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:17:31.558] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:31.558] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:17:31.558] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:31.696] <TB2>     INFO: Expecting 231680 events.
[12:17:39.887] <TB2>     INFO: 231680 events read in total (7477ms).
[12:17:39.892] <TB2>     INFO: Test took 8329ms.
[12:17:39.914] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30.5
[12:17:40.222] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[12:17:40.227] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[12:17:40.230] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[12:17:40.234] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[12:17:40.238] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 28.5
[12:17:40.242] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[12:17:40.247] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[12:17:40.251] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[12:17:40.255] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[12:17:40.262] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 30
[12:17:40.266] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 31
[12:17:40.269] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31.5
[12:17:40.273] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28
[12:17:40.276] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[12:17:40.280] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31.5
[12:17:40.320] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:17:40.320] <TB2>     INFO: CalDel:      121   143   132   120   143   114   134   132   143   113   116   134   139   119   131   133
[12:17:40.320] <TB2>     INFO: VthrComp:     53    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:17:40.324] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C0.dat
[12:17:40.324] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C1.dat
[12:17:40.324] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C2.dat
[12:17:40.325] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C3.dat
[12:17:40.325] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C4.dat
[12:17:40.325] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C5.dat
[12:17:40.325] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C6.dat
[12:17:40.325] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C7.dat
[12:17:40.325] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C8.dat
[12:17:40.325] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C9.dat
[12:17:40.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C10.dat
[12:17:40.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C11.dat
[12:17:40.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C12.dat
[12:17:40.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C13.dat
[12:17:40.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C14.dat
[12:17:40.326] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters_C15.dat
[12:17:40.326] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:17:40.327] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:17:40.327] <TB2>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[12:17:40.327] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:17:40.412] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:17:40.412] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:17:40.412] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:17:40.412] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:17:40.415] <TB2>     INFO: ######################################################################
[12:17:40.415] <TB2>     INFO: PixTestTiming::doTest()
[12:17:40.415] <TB2>     INFO: ######################################################################
[12:17:40.416] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:40.416] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[12:17:40.416] <TB2>     INFO:    ----------------------------------------------------------------------
[12:17:40.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:17:42.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:17:44.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:17:46.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:17:49.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:17:51.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:17:53.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:17:55.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:17:58.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:17:59.746] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:18:02.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:18:04.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:18:06.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:18:08.843] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:18:11.117] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:18:13.390] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:18:15.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:18:17.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:18:18.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:18:20.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:18:21.746] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:18:23.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:18:24.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:18:26.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:18:27.835] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:18:40.345] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:18:41.866] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:18:43.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:18:44.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:18:49.066] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:18:50.586] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:18:52.106] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:18:53.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:18:55.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:18:56.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:18:58.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:18:59.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:19:01.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:19:02.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:19:04.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:19:05.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:19:08.065] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:19:09.586] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:19:11.107] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:19:12.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:19:14.149] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:19:15.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:19:17.191] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:19:18.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:19:20.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:19:23.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:19:25.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:19:27.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:19:30.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:19:32.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:19:34.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:19:36.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:19:39.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:19:41.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:19:43.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:19:46.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:19:48.277] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:19:50.550] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:19:52.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:19:55.100] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:19:57.373] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:19:59.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:20:01.924] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:20:04.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:20:06.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:20:08.745] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:20:11.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:20:13.294] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:20:15.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:20:17.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:20:20.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:20:22.392] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:20:24.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:20:26.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:20:29.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:20:31.486] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:20:33.006] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:20:35.280] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:20:37.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:20:39.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:20:42.099] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:20:44.377] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:20:46.650] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:20:48.923] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:20:53.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:20:56.949] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:21:00.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:21:03.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:21:08.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:21:11.491] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:21:15.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:21:18.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:21:30.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:21:43.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:21:55.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:22:08.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:22:19.752] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:22:32.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:22:44.763] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:22:57.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:22:59.559] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:23:01.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:23:02.604] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:23:04.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:23:05.646] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:23:07.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:23:08.689] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:23:10.211] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:23:12.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:23:14.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:23:17.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:23:19.305] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:23:21.581] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:23:23.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:23:26.127] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:23:28.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:23:30.674] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:23:32.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:23:35.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:23:37.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:23:39.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:23:42.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:23:44.330] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:23:46.988] <TB2>     INFO: TBM Phase Settings: 240
[12:23:46.988] <TB2>     INFO: 400MHz Phase: 4
[12:23:46.988] <TB2>     INFO: 160MHz Phase: 7
[12:23:46.988] <TB2>     INFO: Functional Phase Area: 4
[12:23:46.991] <TB2>     INFO: Test took 366575 ms.
[12:23:46.991] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:23:46.992] <TB2>     INFO:    ----------------------------------------------------------------------
[12:23:46.992] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[12:23:46.992] <TB2>     INFO:    ----------------------------------------------------------------------
[12:23:46.992] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:23:49.638] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:23:52.665] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:23:55.877] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:23:58.902] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:24:01.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:24:05.326] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:24:07.977] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:24:09.686] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:24:11.206] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:24:12.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:24:14.246] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:24:15.766] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:24:17.286] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:24:18.807] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:24:20.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:24:21.848] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:24:23.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:24:24.888] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:24:27.163] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:24:29.436] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:24:31.713] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:24:33.987] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:24:36.260] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:24:37.780] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:24:39.301] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:24:40.822] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:24:43.094] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:24:45.367] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:24:47.641] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:24:49.915] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:24:52.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:24:53.710] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:24:55.230] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:24:56.750] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:24:59.023] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:25:01.296] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:25:03.569] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:25:05.842] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:25:08.116] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:25:09.636] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:25:11.158] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:25:12.683] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:25:14.956] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:25:17.229] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:25:19.504] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:25:21.777] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:25:24.050] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:25:25.571] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:25:27.091] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:25:28.611] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:25:30.888] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:25:33.161] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:25:34.682] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:25:36.201] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:25:38.474] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:25:39.995] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:25:41.516] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:25:43.040] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:25:44.560] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:25:46.084] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:25:47.606] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:25:49.126] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:25:50.649] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:25:52.552] <TB2>     INFO: ROC Delay Settings: 220
[12:25:52.552] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[12:25:52.552] <TB2>     INFO: ROC Port 0 Delay: 4
[12:25:52.552] <TB2>     INFO: ROC Port 1 Delay: 3
[12:25:52.552] <TB2>     INFO: Functional ROC Area: 4
[12:25:52.556] <TB2>     INFO: Test took 125564 ms.
[12:25:52.556] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[12:25:52.556] <TB2>     INFO:    ----------------------------------------------------------------------
[12:25:52.557] <TB2>     INFO:    PixTestTiming::TimingTest()
[12:25:52.557] <TB2>     INFO:    ----------------------------------------------------------------------
[12:25:53.695] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 40c8 40c8 40c8 40c8 40c9 40c8 40c8 40c8 e062 c000 a101 80b1 40c8 40c8 40c8 40c9 40c8 40c8 40c8 40c8 e062 c000 
[12:25:53.695] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 40c9 40c8 40c8 40c8 40c8 40c8 40c9 40c8 e022 c000 a102 80c0 40c8 40c8 40c8 40c9 40c8 40c9 40c8 40c9 e022 c000 
[12:25:53.695] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 40c8 40c9 40c9 40c9 40c8 40c9 40cb 40c9 e022 c000 a103 8000 40c8 40c8 40c8 40c8 40c8 40c9 40c9 40c9 e022 c000 
[12:25:53.695] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:26:08.289] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:08.289] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:26:22.468] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:22.468] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:26:36.761] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:36.761] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:26:51.109] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:51.109] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:27:05.589] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:05.589] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:27:19.960] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:19.960] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:27:34.161] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:34.161] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:27:48.389] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:48.389] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:28:02.702] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:02.702] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:28:16.821] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:17.206] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:17.218] <TB2>     INFO: Decoding statistics:
[12:28:17.218] <TB2>     INFO:   General information:
[12:28:17.218] <TB2>     INFO: 	 16bit words read:         240000000
[12:28:17.218] <TB2>     INFO: 	 valid events total:       20000000
[12:28:17.218] <TB2>     INFO: 	 empty events:             20000000
[12:28:17.218] <TB2>     INFO: 	 valid events with pixels: 0
[12:28:17.218] <TB2>     INFO: 	 valid pixel hits:         0
[12:28:17.218] <TB2>     INFO:   Event errors: 	           0
[12:28:17.218] <TB2>     INFO: 	 start marker:             0
[12:28:17.218] <TB2>     INFO: 	 stop marker:              0
[12:28:17.218] <TB2>     INFO: 	 overflow:                 0
[12:28:17.218] <TB2>     INFO: 	 invalid 5bit words:       0
[12:28:17.219] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[12:28:17.219] <TB2>     INFO:   TBM errors: 		           0
[12:28:17.219] <TB2>     INFO: 	 flawed TBM headers:       0
[12:28:17.219] <TB2>     INFO: 	 flawed TBM trailers:      0
[12:28:17.219] <TB2>     INFO: 	 event ID mismatches:      0
[12:28:17.219] <TB2>     INFO:   ROC errors: 		           0
[12:28:17.219] <TB2>     INFO: 	 missing ROC header(s):    0
[12:28:17.219] <TB2>     INFO: 	 misplaced readback start: 0
[12:28:17.219] <TB2>     INFO:   Pixel decoding errors:	   0
[12:28:17.219] <TB2>     INFO: 	 pixel data incomplete:    0
[12:28:17.219] <TB2>     INFO: 	 pixel address:            0
[12:28:17.219] <TB2>     INFO: 	 pulse height fill bit:    0
[12:28:17.219] <TB2>     INFO: 	 buffer corruption:        0
[12:28:17.219] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:17.219] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:28:17.219] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:17.219] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:17.219] <TB2>     INFO:    Read back bit status: 1
[12:28:17.219] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:17.219] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:17.219] <TB2>     INFO:    Timings are good!
[12:28:17.219] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:17.219] <TB2>     INFO: Test took 144663 ms.
[12:28:17.219] <TB2>     INFO: PixTestTiming::TimingTest() done.
[12:28:17.219] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:28:17.219] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:28:17.219] <TB2>     INFO: PixTestTiming::doTest took 636807 ms.
[12:28:17.219] <TB2>     INFO: PixTestTiming::doTest() done
[12:28:17.219] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:28:17.219] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[12:28:17.220] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[12:28:17.220] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[12:28:17.220] <TB2>     INFO: Write out ROCDelayScan3_V0
[12:28:17.220] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[12:28:17.220] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:28:17.572] <TB2>     INFO: ######################################################################
[12:28:17.572] <TB2>     INFO: PixTestAlive::doTest()
[12:28:17.572] <TB2>     INFO: ######################################################################
[12:28:17.575] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:17.576] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:28:17.576] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:17.577] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:28:17.924] <TB2>     INFO: Expecting 41600 events.
[12:28:22.011] <TB2>     INFO: 41600 events read in total (3372ms).
[12:28:22.012] <TB2>     INFO: Test took 4435ms.
[12:28:22.020] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:22.020] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:28:22.020] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:28:22.398] <TB2>     INFO: PixTestAlive::aliveTest() done
[12:28:22.398] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:28:22.398] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:28:22.401] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:22.401] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:28:22.401] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:22.402] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:28:22.746] <TB2>     INFO: Expecting 41600 events.
[12:28:25.696] <TB2>     INFO: 41600 events read in total (2235ms).
[12:28:25.696] <TB2>     INFO: Test took 3294ms.
[12:28:25.696] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:25.696] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:28:25.696] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:28:25.697] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:28:26.104] <TB2>     INFO: PixTestAlive::maskTest() done
[12:28:26.104] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:28:26.109] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:26.109] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:28:26.109] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:26.110] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:28:26.454] <TB2>     INFO: Expecting 41600 events.
[12:28:30.573] <TB2>     INFO: 41600 events read in total (3404ms).
[12:28:30.574] <TB2>     INFO: Test took 4464ms.
[12:28:30.581] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:30.581] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:28:30.581] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:28:30.958] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[12:28:30.958] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:28:30.958] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:28:30.958] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[12:28:30.969] <TB2>     INFO: ######################################################################
[12:28:30.969] <TB2>     INFO: PixTestTrim::doTest()
[12:28:30.969] <TB2>     INFO: ######################################################################
[12:28:30.972] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:30.972] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:28:30.972] <TB2>     INFO:    ----------------------------------------------------------------------
[12:28:31.052] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:28:31.052] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:28:31.064] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:28:31.064] <TB2>     INFO:     run 1 of 1
[12:28:31.065] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:28:31.407] <TB2>     INFO: Expecting 5025280 events.
[12:29:16.595] <TB2>     INFO: 1421440 events read in total (44473ms).
[12:29:59.494] <TB2>     INFO: 2827936 events read in total (87372ms).
[12:30:44.139] <TB2>     INFO: 4248432 events read in total (132017ms).
[12:31:08.584] <TB2>     INFO: 5025280 events read in total (156462ms).
[12:31:08.621] <TB2>     INFO: Test took 157556ms.
[12:31:08.675] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:31:08.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:10.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:11.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:31:12.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:31:14.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:31:15.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:31:16.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:31:18.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:31:19.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:31:20.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:31:21.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:31:23.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:31:24.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:31:26.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:31:27.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:31:28.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:31:30.133] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236773376
[12:31:30.136] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.672 minThrLimit = 104.669 minThrNLimit = 124.103 -> result = 104.672 -> 104
[12:31:30.136] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0306 minThrLimit = 93.0244 minThrNLimit = 112.272 -> result = 93.0306 -> 93
[12:31:30.137] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4654 minThrLimit = 99.433 minThrNLimit = 119.97 -> result = 99.4654 -> 99
[12:31:30.137] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5236 minThrLimit = 85.5159 minThrNLimit = 104.293 -> result = 85.5236 -> 85
[12:31:30.138] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.284 minThrLimit = 93.2707 minThrNLimit = 113.674 -> result = 93.284 -> 93
[12:31:30.138] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9676 minThrLimit = 98.9554 minThrNLimit = 120.757 -> result = 98.9676 -> 98
[12:31:30.139] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6251 minThrLimit = 91.6095 minThrNLimit = 111.437 -> result = 91.6251 -> 91
[12:31:30.139] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6459 minThrLimit = 96.6365 minThrNLimit = 117.985 -> result = 96.6459 -> 96
[12:31:30.139] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2753 minThrLimit = 88.1983 minThrNLimit = 108.274 -> result = 88.2753 -> 88
[12:31:30.140] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2659 minThrLimit = 94.2509 minThrNLimit = 116.806 -> result = 94.2659 -> 94
[12:31:30.140] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.9 minThrLimit = 105.776 minThrNLimit = 132.882 -> result = 105.9 -> 105
[12:31:30.141] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3944 minThrLimit = 96.3756 minThrNLimit = 114.484 -> result = 96.3944 -> 96
[12:31:30.141] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.773 minThrLimit = 98.7651 minThrNLimit = 118.032 -> result = 98.773 -> 98
[12:31:30.141] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0636 minThrLimit = 95.0622 minThrNLimit = 122.566 -> result = 95.0636 -> 95
[12:31:30.142] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.098 minThrLimit = 100.096 minThrNLimit = 119.458 -> result = 100.098 -> 100
[12:31:30.142] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.481 minThrLimit = 102.454 minThrNLimit = 125.041 -> result = 102.481 -> 102
[12:31:30.142] <TB2>     INFO: ROC 0 VthrComp = 104
[12:31:30.142] <TB2>     INFO: ROC 1 VthrComp = 93
[12:31:30.143] <TB2>     INFO: ROC 2 VthrComp = 99
[12:31:30.143] <TB2>     INFO: ROC 3 VthrComp = 85
[12:31:30.143] <TB2>     INFO: ROC 4 VthrComp = 93
[12:31:30.143] <TB2>     INFO: ROC 5 VthrComp = 98
[12:31:30.143] <TB2>     INFO: ROC 6 VthrComp = 91
[12:31:30.143] <TB2>     INFO: ROC 7 VthrComp = 96
[12:31:30.144] <TB2>     INFO: ROC 8 VthrComp = 88
[12:31:30.144] <TB2>     INFO: ROC 9 VthrComp = 94
[12:31:30.144] <TB2>     INFO: ROC 10 VthrComp = 105
[12:31:30.144] <TB2>     INFO: ROC 11 VthrComp = 96
[12:31:30.144] <TB2>     INFO: ROC 12 VthrComp = 98
[12:31:30.144] <TB2>     INFO: ROC 13 VthrComp = 95
[12:31:30.144] <TB2>     INFO: ROC 14 VthrComp = 100
[12:31:30.144] <TB2>     INFO: ROC 15 VthrComp = 102
[12:31:30.145] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:31:30.145] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:31:30.158] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:31:30.159] <TB2>     INFO:     run 1 of 1
[12:31:30.159] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:31:30.507] <TB2>     INFO: Expecting 5025280 events.
[12:32:06.700] <TB2>     INFO: 887568 events read in total (35478ms).
[12:32:42.014] <TB2>     INFO: 1773288 events read in total (70792ms).
[12:33:17.578] <TB2>     INFO: 2659096 events read in total (106356ms).
[12:33:50.977] <TB2>     INFO: 3535080 events read in total (139755ms).
[12:34:26.341] <TB2>     INFO: 4406368 events read in total (175120ms).
[12:34:50.216] <TB2>     INFO: 5025280 events read in total (198994ms).
[12:34:50.289] <TB2>     INFO: Test took 200131ms.
[12:34:50.486] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:50.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:34:52.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:34:54.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:55.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:57.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:58.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:35:00.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:35:02.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:35:03.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:35:05.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:35:07.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:35:08.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:35:10.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:35:12.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:35:13.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:35:15.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:35:16.950] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313286656
[12:35:16.954] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.2239 for pixel 0/15 mean/min/max = 48.0305/34.7528/61.3082
[12:35:16.955] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.3605 for pixel 3/12 mean/min/max = 46.2272/32.0725/60.382
[12:35:16.955] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.5492 for pixel 4/79 mean/min/max = 44.1488/31.5198/56.7779
[12:35:16.955] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.7223 for pixel 0/6 mean/min/max = 44.968/31.7994/58.1366
[12:35:16.956] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.5247 for pixel 24/64 mean/min/max = 45.3402/33.1551/57.5254
[12:35:16.956] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.6735 for pixel 12/8 mean/min/max = 46.4284/32.1509/60.7059
[12:35:16.956] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.0785 for pixel 0/21 mean/min/max = 46.2675/33.4394/59.0956
[12:35:16.957] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.7275 for pixel 4/1 mean/min/max = 45.7819/31.8188/59.7451
[12:35:16.957] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.6928 for pixel 8/13 mean/min/max = 46.2802/33.7708/58.7895
[12:35:16.957] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.4359 for pixel 4/77 mean/min/max = 44.6061/32.7658/56.4463
[12:35:16.958] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.1476 for pixel 44/1 mean/min/max = 47.2843/35.3648/59.2039
[12:35:16.958] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.9433 for pixel 44/15 mean/min/max = 45.2091/32.4116/58.0066
[12:35:16.958] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.1832 for pixel 22/21 mean/min/max = 44.7654/32.1748/57.3559
[12:35:16.959] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.8267 for pixel 0/0 mean/min/max = 43.6353/32.3218/54.9487
[12:35:16.959] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.4401 for pixel 0/37 mean/min/max = 45.4882/31.3655/59.6108
[12:35:16.959] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.2011 for pixel 3/2 mean/min/max = 45.8534/31.4564/60.2504
[12:35:16.959] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:35:17.099] <TB2>     INFO: Expecting 411648 events.
[12:35:24.765] <TB2>     INFO: 411648 events read in total (6945ms).
[12:35:24.771] <TB2>     INFO: Expecting 411648 events.
[12:35:32.425] <TB2>     INFO: 411648 events read in total (6986ms).
[12:35:32.432] <TB2>     INFO: Expecting 411648 events.
[12:35:40.141] <TB2>     INFO: 411648 events read in total (7046ms).
[12:35:40.151] <TB2>     INFO: Expecting 411648 events.
[12:35:47.720] <TB2>     INFO: 411648 events read in total (6909ms).
[12:35:47.732] <TB2>     INFO: Expecting 411648 events.
[12:35:55.403] <TB2>     INFO: 411648 events read in total (7008ms).
[12:35:55.419] <TB2>     INFO: Expecting 411648 events.
[12:36:03.043] <TB2>     INFO: 411648 events read in total (6969ms).
[12:36:03.060] <TB2>     INFO: Expecting 411648 events.
[12:36:10.699] <TB2>     INFO: 411648 events read in total (6987ms).
[12:36:10.718] <TB2>     INFO: Expecting 411648 events.
[12:36:18.367] <TB2>     INFO: 411648 events read in total (7000ms).
[12:36:18.391] <TB2>     INFO: Expecting 411648 events.
[12:36:26.081] <TB2>     INFO: 411648 events read in total (7048ms).
[12:36:26.107] <TB2>     INFO: Expecting 411648 events.
[12:36:33.699] <TB2>     INFO: 411648 events read in total (6955ms).
[12:36:33.727] <TB2>     INFO: Expecting 411648 events.
[12:36:41.357] <TB2>     INFO: 411648 events read in total (6984ms).
[12:36:41.389] <TB2>     INFO: Expecting 411648 events.
[12:36:48.958] <TB2>     INFO: 411648 events read in total (6940ms).
[12:36:48.990] <TB2>     INFO: Expecting 411648 events.
[12:36:56.601] <TB2>     INFO: 411648 events read in total (6973ms).
[12:36:56.636] <TB2>     INFO: Expecting 411648 events.
[12:37:04.275] <TB2>     INFO: 411648 events read in total (7001ms).
[12:37:04.314] <TB2>     INFO: Expecting 411648 events.
[12:37:11.903] <TB2>     INFO: 411648 events read in total (6961ms).
[12:37:11.943] <TB2>     INFO: Expecting 411648 events.
[12:37:19.597] <TB2>     INFO: 411648 events read in total (7023ms).
[12:37:19.639] <TB2>     INFO: Test took 122680ms.
[12:37:20.119] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1618 < 35 for itrim = 104; old thr = 34.0997 ... break
[12:37:20.145] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1995 < 35 for itrim+1 = 106; old thr = 34.7163 ... break
[12:37:20.177] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35 < 35 for itrim = 100; old thr = 33.0099 ... break
[12:37:20.201] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2439 < 35 for itrim = 94; old thr = 34.5893 ... break
[12:37:20.233] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2267 < 35 for itrim = 102; old thr = 33.622 ... break
[12:37:20.268] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0418 < 35 for itrim = 118; old thr = 33.9955 ... break
[12:37:20.294] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1027 < 35 for itrim = 105; old thr = 34.3241 ... break
[12:37:20.331] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0458 < 35 for itrim = 112; old thr = 34.6788 ... break
[12:37:20.368] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3204 < 35 for itrim = 107; old thr = 34.658 ... break
[12:37:20.404] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8614 < 35 for itrim = 95; old thr = 34.1094 ... break
[12:37:20.448] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0363 < 35 for itrim = 114; old thr = 34.6432 ... break
[12:37:20.479] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6085 < 35 for itrim = 96; old thr = 34.0263 ... break
[12:37:20.510] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4755 < 35 for itrim = 98; old thr = 33.9987 ... break
[12:37:20.549] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0285 < 35 for itrim = 97; old thr = 34.2718 ... break
[12:37:20.576] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8988 < 35 for itrim+1 = 105; old thr = 34.4494 ... break
[12:37:20.607] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9016 < 35 for itrim+1 = 109; old thr = 34.4349 ... break
[12:37:20.683] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:37:20.693] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:37:20.693] <TB2>     INFO:     run 1 of 1
[12:37:20.693] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:37:21.037] <TB2>     INFO: Expecting 5025280 events.
[12:37:56.686] <TB2>     INFO: 870336 events read in total (34934ms).
[12:38:30.368] <TB2>     INFO: 1738968 events read in total (68616ms).
[12:39:05.600] <TB2>     INFO: 2607752 events read in total (103848ms).
[12:39:38.899] <TB2>     INFO: 3466400 events read in total (137147ms).
[12:40:13.858] <TB2>     INFO: 4320528 events read in total (172106ms).
[12:40:42.827] <TB2>     INFO: 5025280 events read in total (201075ms).
[12:40:42.911] <TB2>     INFO: Test took 202218ms.
[12:40:43.093] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:40:43.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:40:45.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:40:46.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:40:48.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:40:49.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:40:51.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:40:52.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:40:54.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:40:55.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:40:57.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:40:59.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:41:00.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:41:02.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:41:03.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:41:05.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:41:06.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:41:08.250] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282628096
[12:41:08.253] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.082273 .. 60.343303
[12:41:08.327] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:41:08.337] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:41:08.337] <TB2>     INFO:     run 1 of 1
[12:41:08.337] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:41:08.681] <TB2>     INFO: Expecting 2362880 events.
[12:41:48.575] <TB2>     INFO: 1082600 events read in total (39179ms).
[12:42:27.487] <TB2>     INFO: 2153136 events read in total (78091ms).
[12:42:35.403] <TB2>     INFO: 2362880 events read in total (86007ms).
[12:42:35.426] <TB2>     INFO: Test took 87089ms.
[12:42:35.481] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:42:35.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:42:36.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:42:37.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:42:38.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:42:39.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:42:40.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:42:42.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:42:43.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:42:44.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:42:45.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:42:46.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:42:47.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:42:48.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:42:49.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:42:50.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:42:51.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:42:52.864] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227688448
[12:42:52.945] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.794626 .. 47.849767
[12:42:53.023] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 57 (-1/-1) hits flags = 528 (plus default)
[12:42:53.033] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:42:53.033] <TB2>     INFO:     run 1 of 1
[12:42:53.033] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:42:53.380] <TB2>     INFO: Expecting 1763840 events.
[12:43:33.285] <TB2>     INFO: 1143592 events read in total (39190ms).
[12:43:55.554] <TB2>     INFO: 1763840 events read in total (61459ms).
[12:43:55.570] <TB2>     INFO: Test took 62537ms.
[12:43:55.607] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:55.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:43:56.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:43:57.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:43:58.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:43:59.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:44:00.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:44:01.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:44:02.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:44:03.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:44:04.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:44:05.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:44:06.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:44:07.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:44:08.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:44:09.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:44:10.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:44:11.292] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227688448
[12:44:11.373] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.525144 .. 44.809502
[12:44:11.447] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 54 (-1/-1) hits flags = 528 (plus default)
[12:44:11.457] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:44:11.457] <TB2>     INFO:     run 1 of 1
[12:44:11.457] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:11.801] <TB2>     INFO: Expecting 1530880 events.
[12:44:52.960] <TB2>     INFO: 1146464 events read in total (40444ms).
[12:45:06.798] <TB2>     INFO: 1530880 events read in total (54283ms).
[12:45:06.822] <TB2>     INFO: Test took 55364ms.
[12:45:06.859] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:45:06.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:45:07.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:45:08.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:45:09.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:45:10.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:45:11.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:45:12.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:45:13.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:45:14.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:45:15.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:45:16.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:45:17.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:45:18.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:45:19.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:45:20.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:45:21.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:45:22.226] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227688448
[12:45:22.307] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.195577 .. 44.809502
[12:45:22.385] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 54 (-1/-1) hits flags = 528 (plus default)
[12:45:22.395] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:45:22.395] <TB2>     INFO:     run 1 of 1
[12:45:22.396] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:45:22.745] <TB2>     INFO: Expecting 1431040 events.
[12:46:02.306] <TB2>     INFO: 1118888 events read in total (38846ms).
[12:46:13.615] <TB2>     INFO: 1431040 events read in total (50155ms).
[12:46:13.629] <TB2>     INFO: Test took 51233ms.
[12:46:13.661] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:46:13.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:46:14.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:46:15.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:46:16.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:46:17.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:46:18.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:46:19.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:46:20.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:46:21.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:46:22.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:46:23.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:46:24.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:46:25.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:46:26.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:46:26.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:46:27.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:46:28.873] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227688448
[12:46:28.957] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:46:28.957] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:46:28.969] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:46:28.969] <TB2>     INFO:     run 1 of 1
[12:46:28.969] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:46:29.317] <TB2>     INFO: Expecting 1364480 events.
[12:47:09.865] <TB2>     INFO: 1077208 events read in total (39833ms).
[12:47:20.718] <TB2>     INFO: 1364480 events read in total (50686ms).
[12:47:20.731] <TB2>     INFO: Test took 51763ms.
[12:47:20.766] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:47:20.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:47:21.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:47:22.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:47:23.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:47:24.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:47:25.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:47:26.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:47:27.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:47:28.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:47:29.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:47:30.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:47:31.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:47:32.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:47:33.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:47:34.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:47:35.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:47:36.388] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249278464
[12:47:36.437] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C0.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C1.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C2.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C3.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C4.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C5.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C6.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C7.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C8.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C9.dat
[12:47:36.438] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C10.dat
[12:47:36.439] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C11.dat
[12:47:36.439] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C12.dat
[12:47:36.439] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C13.dat
[12:47:36.439] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C14.dat
[12:47:36.439] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C15.dat
[12:47:36.439] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C0.dat
[12:47:36.446] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C1.dat
[12:47:36.453] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C2.dat
[12:47:36.460] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C3.dat
[12:47:36.467] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C4.dat
[12:47:36.474] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C5.dat
[12:47:36.481] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C6.dat
[12:47:36.487] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C7.dat
[12:47:36.494] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C8.dat
[12:47:36.501] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C9.dat
[12:47:36.508] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C10.dat
[12:47:36.514] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C11.dat
[12:47:36.521] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C12.dat
[12:47:36.528] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C13.dat
[12:47:36.535] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C14.dat
[12:47:36.541] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//trimParameters35_C15.dat
[12:47:36.548] <TB2>     INFO: PixTestTrim::trimTest() done
[12:47:36.548] <TB2>     INFO: vtrim:     104 106 100  94 102 118 105 112 107  95 114  96  98  97 105 109 
[12:47:36.548] <TB2>     INFO: vthrcomp:  104  93  99  85  93  98  91  96  88  94 105  96  98  95 100 102 
[12:47:36.548] <TB2>     INFO: vcal mean:  35.04  35.08  35.00  35.01  35.03  35.05  35.06  34.99  35.06  34.97  35.00  34.99  35.07  35.03  35.02  34.99 
[12:47:36.548] <TB2>     INFO: vcal RMS:    0.88   0.88   0.89   0.89   0.85   0.89   0.84   0.87   0.90   0.83   0.83   0.85   0.87   0.79   0.90   0.89 
[12:47:36.548] <TB2>     INFO: bits mean:   8.65   9.19  10.05   9.50   9.77   9.63   9.17   9.58   9.37   9.66   8.62   9.82  10.19  10.00   9.32   9.73 
[12:47:36.548] <TB2>     INFO: bits RMS:    2.51   2.80   2.62   2.77   2.43   2.55   2.59   2.64   2.49   2.62   2.47   2.56   2.45   2.55   2.88   2.67 
[12:47:36.562] <TB2>     INFO:    ----------------------------------------------------------------------
[12:47:36.562] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:47:36.562] <TB2>     INFO:    ----------------------------------------------------------------------
[12:47:36.564] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:47:36.564] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:47:36.574] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:47:36.574] <TB2>     INFO:     run 1 of 1
[12:47:36.574] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:47:36.918] <TB2>     INFO: Expecting 4160000 events.
[12:48:23.643] <TB2>     INFO: 1182755 events read in total (46010ms).
[12:49:10.507] <TB2>     INFO: 2353100 events read in total (92874ms).
[12:49:57.422] <TB2>     INFO: 3510885 events read in total (139790ms).
[12:50:23.520] <TB2>     INFO: 4160000 events read in total (165887ms).
[12:50:23.587] <TB2>     INFO: Test took 167013ms.
[12:50:23.742] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:23.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:50:25.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:50:28.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:50:30.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:50:32.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:50:34.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:50:36.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:50:38.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:50:40.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:50:41.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:50:43.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:50:45.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:50:47.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:50:49.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:50:51.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:50:53.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:50:55.315] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294957056
[12:50:55.316] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:50:55.391] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:50:55.391] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 201 (-1/-1) hits flags = 528 (plus default)
[12:50:55.401] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:50:55.401] <TB2>     INFO:     run 1 of 1
[12:50:55.401] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:50:55.749] <TB2>     INFO: Expecting 4201600 events.
[12:51:41.248] <TB2>     INFO: 1129975 events read in total (44784ms).
[12:52:27.076] <TB2>     INFO: 2249640 events read in total (90612ms).
[12:53:12.677] <TB2>     INFO: 3356025 events read in total (136214ms).
[12:53:47.467] <TB2>     INFO: 4201600 events read in total (171003ms).
[12:53:47.537] <TB2>     INFO: Test took 172137ms.
[12:53:47.673] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:47.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:53:49.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:53:51.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:53:53.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:53:55.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:53:57.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:53:59.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:01.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:03.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:05.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:07.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:09.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:11.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:12.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:54:14.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:54:16.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:54:18.740] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369971200
[12:54:18.741] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:54:18.816] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:54:18.816] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 188 (-1/-1) hits flags = 528 (plus default)
[12:54:18.826] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:54:18.826] <TB2>     INFO:     run 1 of 1
[12:54:18.826] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:54:19.177] <TB2>     INFO: Expecting 3931200 events.
[12:55:06.151] <TB2>     INFO: 1167980 events read in total (46255ms).
[12:55:52.681] <TB2>     INFO: 2322565 events read in total (92785ms).
[12:56:39.240] <TB2>     INFO: 3465610 events read in total (139345ms).
[12:56:58.338] <TB2>     INFO: 3931200 events read in total (158442ms).
[12:56:58.421] <TB2>     INFO: Test took 159596ms.
[12:56:58.554] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:56:58.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:57:00.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:57:02.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:57:04.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:57:06.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:57:07.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:57:09.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:57:11.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:57:13.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:57:15.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:57:17.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:57:19.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:57:20.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:57:22.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:57:24.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:57:26.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:57:28.191] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287633408
[12:57:28.192] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:57:28.265] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:57:28.265] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 186 (-1/-1) hits flags = 528 (plus default)
[12:57:28.276] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:57:28.276] <TB2>     INFO:     run 1 of 1
[12:57:28.276] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:57:28.619] <TB2>     INFO: Expecting 3889600 events.
[12:58:14.472] <TB2>     INFO: 1174250 events read in total (45138ms).
[12:59:01.389] <TB2>     INFO: 2335410 events read in total (92055ms).
[12:59:47.870] <TB2>     INFO: 3483665 events read in total (138537ms).
[13:00:03.788] <TB2>     INFO: 3889600 events read in total (154454ms).
[13:00:03.848] <TB2>     INFO: Test took 155573ms.
[13:00:03.965] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:00:04.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:00:05.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:00:07.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:00:09.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:00:11.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:00:13.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:00:15.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:00:16.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:00:18.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:00:20.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:00:22.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:00:24.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:00:26.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:00:27.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:00:29.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:00:31.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:00:33.332] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242278400
[13:00:33.333] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:00:33.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:00:33.408] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[13:00:33.418] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:00:33.418] <TB2>     INFO:     run 1 of 1
[13:00:33.418] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:00:33.765] <TB2>     INFO: Expecting 3952000 events.
[13:01:20.289] <TB2>     INFO: 1164885 events read in total (45809ms).
[13:02:05.001] <TB2>     INFO: 2315955 events read in total (91521ms).
[13:02:52.391] <TB2>     INFO: 3454860 events read in total (137912ms).
[13:03:13.155] <TB2>     INFO: 3952000 events read in total (158675ms).
[13:03:13.219] <TB2>     INFO: Test took 159801ms.
[13:03:13.338] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:13.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:03:15.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:03:17.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:03:19.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:03:20.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:03:22.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:03:24.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:03:26.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:03:28.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:03:30.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:03:32.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:03:33.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:03:35.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:03:37.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:03:39.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:03:41.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:03:43.235] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287272960
[13:03:43.236] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.8697, thr difference RMS: 1.31433
[13:03:43.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.45464, thr difference RMS: 1.6564
[13:03:43.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.2076, thr difference RMS: 1.41151
[13:03:43.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.83554, thr difference RMS: 1.54593
[13:03:43.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.2114, thr difference RMS: 1.69175
[13:03:43.237] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.72644, thr difference RMS: 1.56326
[13:03:43.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.82221, thr difference RMS: 1.55335
[13:03:43.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.32477, thr difference RMS: 1.78704
[13:03:43.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.62607, thr difference RMS: 1.60786
[13:03:43.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.18571, thr difference RMS: 1.72267
[13:03:43.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.05608, thr difference RMS: 1.33313
[13:03:43.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.513, thr difference RMS: 1.44846
[13:03:43.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.6794, thr difference RMS: 1.68877
[13:03:43.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.73337, thr difference RMS: 1.5038
[13:03:43.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.269, thr difference RMS: 1.22342
[13:03:43.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.8144, thr difference RMS: 1.23877
[13:03:43.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.9333, thr difference RMS: 1.31591
[13:03:43.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.39113, thr difference RMS: 1.68372
[13:03:43.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.2136, thr difference RMS: 1.43316
[13:03:43.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.82913, thr difference RMS: 1.4875
[13:03:43.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.25158, thr difference RMS: 1.7192
[13:03:43.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.68689, thr difference RMS: 1.59135
[13:03:43.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.83706, thr difference RMS: 1.53412
[13:03:43.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.26382, thr difference RMS: 1.81319
[13:03:43.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.54353, thr difference RMS: 1.57807
[13:03:43.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.20784, thr difference RMS: 1.69127
[13:03:43.241] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.98816, thr difference RMS: 1.34688
[13:03:43.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.6256, thr difference RMS: 1.45671
[13:03:43.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.70595, thr difference RMS: 1.68978
[13:03:43.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.71083, thr difference RMS: 1.49165
[13:03:43.242] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.2726, thr difference RMS: 1.18794
[13:03:43.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.7217, thr difference RMS: 1.25042
[13:03:43.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.0278, thr difference RMS: 1.2953
[13:03:43.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.38608, thr difference RMS: 1.6643
[13:03:43.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.237, thr difference RMS: 1.40539
[13:03:43.243] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.88815, thr difference RMS: 1.51634
[13:03:43.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.39526, thr difference RMS: 1.71255
[13:03:43.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.63603, thr difference RMS: 1.55873
[13:03:43.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.86413, thr difference RMS: 1.56663
[13:03:43.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.22409, thr difference RMS: 1.78196
[13:03:43.244] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.61186, thr difference RMS: 1.58157
[13:03:43.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.28622, thr difference RMS: 1.70687
[13:03:43.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.04992, thr difference RMS: 1.33409
[13:03:43.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.8073, thr difference RMS: 1.44515
[13:03:43.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.79919, thr difference RMS: 1.67393
[13:03:43.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.7572, thr difference RMS: 1.49494
[13:03:43.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.1634, thr difference RMS: 1.174
[13:03:43.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.8042, thr difference RMS: 1.22984
[13:03:43.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.1099, thr difference RMS: 1.29674
[13:03:43.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.30439, thr difference RMS: 1.64824
[13:03:43.246] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.3415, thr difference RMS: 1.42748
[13:03:43.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.93036, thr difference RMS: 1.50944
[13:03:43.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.51302, thr difference RMS: 1.67355
[13:03:43.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.79801, thr difference RMS: 1.5582
[13:03:43.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.87904, thr difference RMS: 1.5315
[13:03:43.247] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.2707, thr difference RMS: 1.77999
[13:03:43.248] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.71678, thr difference RMS: 1.6031
[13:03:43.248] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.33992, thr difference RMS: 1.69052
[13:03:43.248] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.04365, thr difference RMS: 1.31487
[13:03:43.248] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.8736, thr difference RMS: 1.45952
[13:03:43.249] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.8693, thr difference RMS: 1.671
[13:03:43.249] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.83231, thr difference RMS: 1.49435
[13:03:43.249] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.0033, thr difference RMS: 1.19415
[13:03:43.249] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.8236, thr difference RMS: 1.21901
[13:03:43.350] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[13:03:43.353] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2112 seconds
[13:03:43.353] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:03:44.069] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:03:44.069] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:03:44.072] <TB2>     INFO: ######################################################################
[13:03:44.072] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[13:03:44.072] <TB2>     INFO: ######################################################################
[13:03:44.072] <TB2>     INFO:    ----------------------------------------------------------------------
[13:03:44.072] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:03:44.072] <TB2>     INFO:    ----------------------------------------------------------------------
[13:03:44.072] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:03:44.082] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:03:44.082] <TB2>     INFO:     run 1 of 1
[13:03:44.082] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:03:44.425] <TB2>     INFO: Expecting 59072000 events.
[13:04:13.055] <TB2>     INFO: 1073000 events read in total (27915ms).
[13:04:40.474] <TB2>     INFO: 2141000 events read in total (55334ms).
[13:05:08.737] <TB2>     INFO: 3209800 events read in total (83597ms).
[13:05:35.594] <TB2>     INFO: 4282200 events read in total (110454ms).
[13:06:03.399] <TB2>     INFO: 5351200 events read in total (138259ms).
[13:06:32.059] <TB2>     INFO: 6421800 events read in total (166919ms).
[13:07:00.772] <TB2>     INFO: 7492400 events read in total (195632ms).
[13:07:29.093] <TB2>     INFO: 8560800 events read in total (223953ms).
[13:07:56.636] <TB2>     INFO: 9633200 events read in total (251496ms).
[13:08:23.964] <TB2>     INFO: 10703400 events read in total (278824ms).
[13:08:52.366] <TB2>     INFO: 11772800 events read in total (307226ms).
[13:09:20.744] <TB2>     INFO: 12844800 events read in total (335604ms).
[13:09:48.136] <TB2>     INFO: 13913600 events read in total (362996ms).
[13:10:16.675] <TB2>     INFO: 14983800 events read in total (391535ms).
[13:10:45.528] <TB2>     INFO: 16055200 events read in total (420388ms).
[13:11:13.990] <TB2>     INFO: 17123800 events read in total (448850ms).
[13:11:42.605] <TB2>     INFO: 18194800 events read in total (477465ms).
[13:12:10.876] <TB2>     INFO: 19265200 events read in total (505736ms).
[13:12:38.650] <TB2>     INFO: 20334000 events read in total (533510ms).
[13:13:07.219] <TB2>     INFO: 21407000 events read in total (562079ms).
[13:13:35.539] <TB2>     INFO: 22475400 events read in total (590399ms).
[13:14:04.436] <TB2>     INFO: 23543600 events read in total (619296ms).
[13:14:33.375] <TB2>     INFO: 24616800 events read in total (648235ms).
[13:15:01.934] <TB2>     INFO: 25685800 events read in total (676794ms).
[13:15:31.400] <TB2>     INFO: 26756200 events read in total (706260ms).
[13:15:59.889] <TB2>     INFO: 27826800 events read in total (734749ms).
[13:16:28.190] <TB2>     INFO: 28895200 events read in total (763050ms).
[13:16:55.500] <TB2>     INFO: 29967600 events read in total (790360ms).
[13:17:23.941] <TB2>     INFO: 31037600 events read in total (818801ms).
[13:17:52.343] <TB2>     INFO: 32106400 events read in total (847203ms).
[13:18:20.980] <TB2>     INFO: 33178400 events read in total (875840ms).
[13:18:49.313] <TB2>     INFO: 34247000 events read in total (904173ms).
[13:19:17.709] <TB2>     INFO: 35316000 events read in total (932569ms).
[13:19:46.111] <TB2>     INFO: 36388400 events read in total (960971ms).
[13:20:14.516] <TB2>     INFO: 37456600 events read in total (989376ms).
[13:20:43.386] <TB2>     INFO: 38525200 events read in total (1018246ms).
[13:21:10.791] <TB2>     INFO: 39597000 events read in total (1045651ms).
[13:21:38.524] <TB2>     INFO: 40665600 events read in total (1073384ms).
[13:22:06.977] <TB2>     INFO: 41735400 events read in total (1101837ms).
[13:22:35.309] <TB2>     INFO: 42806800 events read in total (1130169ms).
[13:23:03.681] <TB2>     INFO: 43875000 events read in total (1158541ms).
[13:23:32.098] <TB2>     INFO: 44942800 events read in total (1186958ms).
[13:24:00.444] <TB2>     INFO: 46016000 events read in total (1215304ms).
[13:24:28.718] <TB2>     INFO: 47084200 events read in total (1243578ms).
[13:24:57.095] <TB2>     INFO: 48152200 events read in total (1271955ms).
[13:25:25.515] <TB2>     INFO: 49223000 events read in total (1300375ms).
[13:25:53.761] <TB2>     INFO: 50291200 events read in total (1328621ms).
[13:26:22.171] <TB2>     INFO: 51359600 events read in total (1357031ms).
[13:26:50.559] <TB2>     INFO: 52429200 events read in total (1385419ms).
[13:27:18.833] <TB2>     INFO: 53499600 events read in total (1413693ms).
[13:27:47.150] <TB2>     INFO: 54566800 events read in total (1442010ms).
[13:28:15.490] <TB2>     INFO: 55634800 events read in total (1470350ms).
[13:28:43.954] <TB2>     INFO: 56705600 events read in total (1498814ms).
[13:29:12.279] <TB2>     INFO: 57775000 events read in total (1527139ms).
[13:29:40.695] <TB2>     INFO: 58843200 events read in total (1555555ms).
[13:29:46.989] <TB2>     INFO: 59072000 events read in total (1561849ms).
[13:29:47.009] <TB2>     INFO: Test took 1562927ms.
[13:29:47.067] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:47.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:47.197] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:48.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:48.380] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:49.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:49.545] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:50.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:50.708] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:51.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:51.872] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:53.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:53.036] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:54.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:54.201] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:55.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:55.334] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:56.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:56.492] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:57.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:57.654] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:58.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:58.814] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:29:59.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:59.978] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:30:01.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:01.148] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:30:02.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:02.301] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:30:03.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:03.456] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:30:04.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:04.622] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:30:05.788] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 503160832
[13:30:05.819] <TB2>     INFO: PixTestScurves::scurves() done 
[13:30:05.819] <TB2>     INFO: Vcal mean:  35.10  35.10  35.06  35.08  35.11  35.09  35.16  35.11  35.14  35.11  35.13  35.06  35.06  35.10  35.09  35.11 
[13:30:05.819] <TB2>     INFO: Vcal RMS:    0.74   0.77   0.77   0.84   0.72   0.77   0.69   0.89   0.75   0.70   0.69   0.75   0.73   0.66   0.75   0.77 
[13:30:05.819] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:30:05.893] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:30:05.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:30:05.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:30:05.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:30:05.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:30:05.893] <TB2>     INFO: ######################################################################
[13:30:05.893] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:30:05.893] <TB2>     INFO: ######################################################################
[13:30:05.897] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:30:06.239] <TB2>     INFO: Expecting 41600 events.
[13:30:10.311] <TB2>     INFO: 41600 events read in total (3350ms).
[13:30:10.312] <TB2>     INFO: Test took 4415ms.
[13:30:10.320] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:10.320] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:30:10.320] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:30:10.324] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 37, 25] has eff 0/10
[13:30:10.324] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 37, 25]
[13:30:10.325] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 50, 47] has eff 0/10
[13:30:10.325] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 50, 47]
[13:30:10.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[13:30:10.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:30:10.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:30:10.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:30:10.670] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:30:11.013] <TB2>     INFO: Expecting 41600 events.
[13:30:15.145] <TB2>     INFO: 41600 events read in total (3417ms).
[13:30:15.146] <TB2>     INFO: Test took 4476ms.
[13:30:15.154] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:15.154] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:30:15.154] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.433
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 190
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.074
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 174
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.981
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.645
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.359
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 178
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.026
[13:30:15.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.996
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 167
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.365
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.01
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,35] phvalue 197
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.106
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 184
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.728
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.522
[13:30:15.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,17] phvalue 190
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.818
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 185
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.908
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 179
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.223
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.473
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 168
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:30:15.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:30:15.243] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:30:15.590] <TB2>     INFO: Expecting 41600 events.
[13:30:19.756] <TB2>     INFO: 41600 events read in total (3451ms).
[13:30:19.756] <TB2>     INFO: Test took 4512ms.
[13:30:19.764] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:19.764] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:30:19.764] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:30:19.768] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 15
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1487
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 74
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2785
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 66
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2848
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 67
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7942
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 76
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8121
[13:30:19.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3503
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 71
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0339
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9123
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 67
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.2163
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 95
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4772
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 69
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7074
[13:30:19.770] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 79
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1541
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 88
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0229
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 85
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1911
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 70
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0535
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 76
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.6563
[13:30:19.771] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 54
[13:30:19.773] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 0 0
[13:30:20.175] <TB2>     INFO: Expecting 2560 events.
[13:30:21.132] <TB2>     INFO: 2560 events read in total (243ms).
[13:30:21.132] <TB2>     INFO: Test took 1359ms.
[13:30:21.133] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:21.133] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[13:30:21.640] <TB2>     INFO: Expecting 2560 events.
[13:30:22.598] <TB2>     INFO: 2560 events read in total (243ms).
[13:30:22.598] <TB2>     INFO: Test took 1465ms.
[13:30:22.598] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:22.598] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 2 2
[13:30:23.106] <TB2>     INFO: Expecting 2560 events.
[13:30:24.064] <TB2>     INFO: 2560 events read in total (244ms).
[13:30:24.065] <TB2>     INFO: Test took 1467ms.
[13:30:24.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:24.065] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 3 3
[13:30:24.572] <TB2>     INFO: Expecting 2560 events.
[13:30:25.528] <TB2>     INFO: 2560 events read in total (241ms).
[13:30:25.528] <TB2>     INFO: Test took 1463ms.
[13:30:25.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:25.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[13:30:26.036] <TB2>     INFO: Expecting 2560 events.
[13:30:26.993] <TB2>     INFO: 2560 events read in total (242ms).
[13:30:26.994] <TB2>     INFO: Test took 1465ms.
[13:30:26.997] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:26.997] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 5 5
[13:30:27.501] <TB2>     INFO: Expecting 2560 events.
[13:30:28.459] <TB2>     INFO: 2560 events read in total (243ms).
[13:30:28.459] <TB2>     INFO: Test took 1462ms.
[13:30:28.459] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:28.459] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[13:30:28.966] <TB2>     INFO: Expecting 2560 events.
[13:30:29.922] <TB2>     INFO: 2560 events read in total (241ms).
[13:30:29.922] <TB2>     INFO: Test took 1463ms.
[13:30:29.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:29.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 7 7
[13:30:30.430] <TB2>     INFO: Expecting 2560 events.
[13:30:31.388] <TB2>     INFO: 2560 events read in total (243ms).
[13:30:31.388] <TB2>     INFO: Test took 1465ms.
[13:30:31.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:31.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[13:30:31.896] <TB2>     INFO: Expecting 2560 events.
[13:30:32.853] <TB2>     INFO: 2560 events read in total (242ms).
[13:30:32.854] <TB2>     INFO: Test took 1466ms.
[13:30:32.854] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:32.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[13:30:33.361] <TB2>     INFO: Expecting 2560 events.
[13:30:34.320] <TB2>     INFO: 2560 events read in total (244ms).
[13:30:34.320] <TB2>     INFO: Test took 1464ms.
[13:30:34.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:34.321] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 10 10
[13:30:34.828] <TB2>     INFO: Expecting 2560 events.
[13:30:35.785] <TB2>     INFO: 2560 events read in total (242ms).
[13:30:35.785] <TB2>     INFO: Test took 1464ms.
[13:30:35.785] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:35.786] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[13:30:36.293] <TB2>     INFO: Expecting 2560 events.
[13:30:37.252] <TB2>     INFO: 2560 events read in total (245ms).
[13:30:37.252] <TB2>     INFO: Test took 1466ms.
[13:30:37.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:37.252] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 12 12
[13:30:37.760] <TB2>     INFO: Expecting 2560 events.
[13:30:38.717] <TB2>     INFO: 2560 events read in total (242ms).
[13:30:38.717] <TB2>     INFO: Test took 1465ms.
[13:30:38.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:38.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 13 13
[13:30:39.225] <TB2>     INFO: Expecting 2560 events.
[13:30:40.183] <TB2>     INFO: 2560 events read in total (243ms).
[13:30:40.184] <TB2>     INFO: Test took 1467ms.
[13:30:40.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:40.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 14 14
[13:30:40.693] <TB2>     INFO: Expecting 2560 events.
[13:30:41.651] <TB2>     INFO: 2560 events read in total (243ms).
[13:30:41.651] <TB2>     INFO: Test took 1467ms.
[13:30:41.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:41.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 15 15
[13:30:42.158] <TB2>     INFO: Expecting 2560 events.
[13:30:43.118] <TB2>     INFO: 2560 events read in total (245ms).
[13:30:43.118] <TB2>     INFO: Test took 1466ms.
[13:30:43.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:30:43.118] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[13:30:43.119] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:30:43.122] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:30:43.627] <TB2>     INFO: Expecting 655360 events.
[13:30:55.479] <TB2>     INFO: 655360 events read in total (11137ms).
[13:30:55.492] <TB2>     INFO: Expecting 655360 events.
[13:31:07.127] <TB2>     INFO: 655360 events read in total (11087ms).
[13:31:07.144] <TB2>     INFO: Expecting 655360 events.
[13:31:18.793] <TB2>     INFO: 655360 events read in total (11096ms).
[13:31:18.813] <TB2>     INFO: Expecting 655360 events.
[13:31:30.572] <TB2>     INFO: 655360 events read in total (11207ms).
[13:31:30.596] <TB2>     INFO: Expecting 655360 events.
[13:31:42.301] <TB2>     INFO: 655360 events read in total (11163ms).
[13:31:42.331] <TB2>     INFO: Expecting 655360 events.
[13:31:53.927] <TB2>     INFO: 655360 events read in total (11059ms).
[13:31:53.963] <TB2>     INFO: Expecting 655360 events.
[13:32:05.555] <TB2>     INFO: 655360 events read in total (11059ms).
[13:32:05.593] <TB2>     INFO: Expecting 655360 events.
[13:32:17.265] <TB2>     INFO: 655360 events read in total (11144ms).
[13:32:17.308] <TB2>     INFO: Expecting 655360 events.
[13:32:29.080] <TB2>     INFO: 655360 events read in total (11244ms).
[13:32:29.135] <TB2>     INFO: Expecting 655360 events.
[13:32:40.830] <TB2>     INFO: 655360 events read in total (11169ms).
[13:32:40.889] <TB2>     INFO: Expecting 655360 events.
[13:32:52.628] <TB2>     INFO: 655360 events read in total (11213ms).
[13:32:52.695] <TB2>     INFO: Expecting 655360 events.
[13:33:04.382] <TB2>     INFO: 655360 events read in total (11161ms).
[13:33:04.443] <TB2>     INFO: Expecting 655360 events.
[13:33:16.197] <TB2>     INFO: 655360 events read in total (11227ms).
[13:33:16.272] <TB2>     INFO: Expecting 655360 events.
[13:33:27.997] <TB2>     INFO: 655360 events read in total (11199ms).
[13:33:28.075] <TB2>     INFO: Expecting 655360 events.
[13:33:39.830] <TB2>     INFO: 655360 events read in total (11228ms).
[13:33:39.908] <TB2>     INFO: Expecting 655360 events.
[13:33:51.665] <TB2>     INFO: 655360 events read in total (11231ms).
[13:33:51.760] <TB2>     INFO: Test took 188639ms.
[13:33:51.857] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:52.163] <TB2>     INFO: Expecting 655360 events.
[13:34:04.006] <TB2>     INFO: 655360 events read in total (11128ms).
[13:34:04.018] <TB2>     INFO: Expecting 655360 events.
[13:34:15.665] <TB2>     INFO: 655360 events read in total (11098ms).
[13:34:15.682] <TB2>     INFO: Expecting 655360 events.
[13:34:27.368] <TB2>     INFO: 655360 events read in total (11134ms).
[13:34:27.389] <TB2>     INFO: Expecting 655360 events.
[13:34:39.031] <TB2>     INFO: 655360 events read in total (11098ms).
[13:34:39.056] <TB2>     INFO: Expecting 655360 events.
[13:34:50.696] <TB2>     INFO: 655360 events read in total (11096ms).
[13:34:50.726] <TB2>     INFO: Expecting 655360 events.
[13:35:02.335] <TB2>     INFO: 655360 events read in total (11075ms).
[13:35:02.369] <TB2>     INFO: Expecting 655360 events.
[13:35:14.019] <TB2>     INFO: 655360 events read in total (11104ms).
[13:35:14.059] <TB2>     INFO: Expecting 655360 events.
[13:35:25.749] <TB2>     INFO: 655360 events read in total (11161ms).
[13:35:25.793] <TB2>     INFO: Expecting 655360 events.
[13:35:37.499] <TB2>     INFO: 655360 events read in total (11179ms).
[13:35:37.547] <TB2>     INFO: Expecting 655360 events.
[13:35:49.242] <TB2>     INFO: 655360 events read in total (11168ms).
[13:35:49.305] <TB2>     INFO: Expecting 655360 events.
[13:36:00.792] <TB2>     INFO: 655360 events read in total (10960ms).
[13:36:00.855] <TB2>     INFO: Expecting 655360 events.
[13:36:12.303] <TB2>     INFO: 655360 events read in total (10922ms).
[13:36:12.373] <TB2>     INFO: Expecting 655360 events.
[13:36:24.106] <TB2>     INFO: 655360 events read in total (11207ms).
[13:36:24.175] <TB2>     INFO: Expecting 655360 events.
[13:36:35.871] <TB2>     INFO: 655360 events read in total (11170ms).
[13:36:35.953] <TB2>     INFO: Expecting 655360 events.
[13:36:47.663] <TB2>     INFO: 655360 events read in total (11183ms).
[13:36:47.746] <TB2>     INFO: Expecting 655360 events.
[13:36:59.399] <TB2>     INFO: 655360 events read in total (11126ms).
[13:36:59.479] <TB2>     INFO: Test took 187622ms.
[13:36:59.649] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:36:59.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:36:59.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:36:59.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.651] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:36:59.651] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.651] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:36:59.651] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:36:59.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:36:59.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:36:59.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:36:59.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:36:59.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:36:59.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:36:59.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:36:59.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:36:59.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:36:59.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:36:59.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:36:59.656] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.663] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:36:59.670] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:36:59.677] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:36:59.684] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:36:59.691] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.698] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.705] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.712] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.719] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.726] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.733] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.740] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.747] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.754] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.761] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.768] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.775] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.783] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.791] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:36:59.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:36:59.835] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C0.dat
[13:36:59.836] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C1.dat
[13:36:59.836] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C2.dat
[13:36:59.836] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C3.dat
[13:36:59.836] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C4.dat
[13:36:59.836] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C5.dat
[13:36:59.836] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C6.dat
[13:36:59.837] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C7.dat
[13:36:59.837] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C8.dat
[13:36:59.837] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C9.dat
[13:36:59.837] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C10.dat
[13:36:59.837] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C11.dat
[13:36:59.837] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C12.dat
[13:36:59.837] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C13.dat
[13:36:59.838] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C14.dat
[13:36:59.838] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//dacParameters35_C15.dat
[13:37:00.186] <TB2>     INFO: Expecting 41600 events.
[13:37:04.026] <TB2>     INFO: 41600 events read in total (3125ms).
[13:37:04.026] <TB2>     INFO: Test took 4185ms.
[13:37:04.676] <TB2>     INFO: Expecting 41600 events.
[13:37:08.504] <TB2>     INFO: 41600 events read in total (3113ms).
[13:37:08.504] <TB2>     INFO: Test took 4175ms.
[13:37:09.151] <TB2>     INFO: Expecting 41600 events.
[13:37:12.983] <TB2>     INFO: 41600 events read in total (3118ms).
[13:37:12.984] <TB2>     INFO: Test took 4177ms.
[13:37:13.284] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:13.416] <TB2>     INFO: Expecting 2560 events.
[13:37:14.375] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:14.376] <TB2>     INFO: Test took 1092ms.
[13:37:14.378] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:14.885] <TB2>     INFO: Expecting 2560 events.
[13:37:15.849] <TB2>     INFO: 2560 events read in total (249ms).
[13:37:15.849] <TB2>     INFO: Test took 1471ms.
[13:37:15.852] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:16.358] <TB2>     INFO: Expecting 2560 events.
[13:37:17.317] <TB2>     INFO: 2560 events read in total (245ms).
[13:37:17.318] <TB2>     INFO: Test took 1467ms.
[13:37:17.320] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:17.826] <TB2>     INFO: Expecting 2560 events.
[13:37:18.785] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:18.785] <TB2>     INFO: Test took 1465ms.
[13:37:18.787] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:19.293] <TB2>     INFO: Expecting 2560 events.
[13:37:20.252] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:20.252] <TB2>     INFO: Test took 1465ms.
[13:37:20.254] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:20.760] <TB2>     INFO: Expecting 2560 events.
[13:37:21.718] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:21.718] <TB2>     INFO: Test took 1464ms.
[13:37:21.720] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:22.226] <TB2>     INFO: Expecting 2560 events.
[13:37:23.186] <TB2>     INFO: 2560 events read in total (245ms).
[13:37:23.187] <TB2>     INFO: Test took 1467ms.
[13:37:23.189] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:23.695] <TB2>     INFO: Expecting 2560 events.
[13:37:24.654] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:24.654] <TB2>     INFO: Test took 1465ms.
[13:37:24.656] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:25.163] <TB2>     INFO: Expecting 2560 events.
[13:37:26.121] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:26.121] <TB2>     INFO: Test took 1465ms.
[13:37:26.125] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:26.634] <TB2>     INFO: Expecting 2560 events.
[13:37:27.595] <TB2>     INFO: 2560 events read in total (246ms).
[13:37:27.596] <TB2>     INFO: Test took 1472ms.
[13:37:27.598] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:28.106] <TB2>     INFO: Expecting 2560 events.
[13:37:29.066] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:29.066] <TB2>     INFO: Test took 1469ms.
[13:37:29.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:29.574] <TB2>     INFO: Expecting 2560 events.
[13:37:30.532] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:30.533] <TB2>     INFO: Test took 1465ms.
[13:37:30.535] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:31.042] <TB2>     INFO: Expecting 2560 events.
[13:37:31.999] <TB2>     INFO: 2560 events read in total (242ms).
[13:37:31.000] <TB2>     INFO: Test took 1465ms.
[13:37:31.004] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:32.508] <TB2>     INFO: Expecting 2560 events.
[13:37:33.465] <TB2>     INFO: 2560 events read in total (242ms).
[13:37:33.465] <TB2>     INFO: Test took 1461ms.
[13:37:33.467] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:33.974] <TB2>     INFO: Expecting 2560 events.
[13:37:34.931] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:34.931] <TB2>     INFO: Test took 1464ms.
[13:37:34.933] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:35.440] <TB2>     INFO: Expecting 2560 events.
[13:37:36.397] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:36.397] <TB2>     INFO: Test took 1464ms.
[13:37:36.401] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:36.906] <TB2>     INFO: Expecting 2560 events.
[13:37:37.869] <TB2>     INFO: 2560 events read in total (249ms).
[13:37:37.869] <TB2>     INFO: Test took 1468ms.
[13:37:37.871] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:38.377] <TB2>     INFO: Expecting 2560 events.
[13:37:39.336] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:39.337] <TB2>     INFO: Test took 1466ms.
[13:37:39.339] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:39.845] <TB2>     INFO: Expecting 2560 events.
[13:37:40.806] <TB2>     INFO: 2560 events read in total (246ms).
[13:37:40.806] <TB2>     INFO: Test took 1467ms.
[13:37:40.808] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:41.315] <TB2>     INFO: Expecting 2560 events.
[13:37:42.274] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:42.275] <TB2>     INFO: Test took 1467ms.
[13:37:42.277] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:42.784] <TB2>     INFO: Expecting 2560 events.
[13:37:43.742] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:43.743] <TB2>     INFO: Test took 1466ms.
[13:37:43.747] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:44.252] <TB2>     INFO: Expecting 2560 events.
[13:37:45.211] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:45.212] <TB2>     INFO: Test took 1466ms.
[13:37:45.214] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:45.720] <TB2>     INFO: Expecting 2560 events.
[13:37:46.679] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:46.680] <TB2>     INFO: Test took 1466ms.
[13:37:46.682] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:47.188] <TB2>     INFO: Expecting 2560 events.
[13:37:48.145] <TB2>     INFO: 2560 events read in total (242ms).
[13:37:48.146] <TB2>     INFO: Test took 1464ms.
[13:37:48.148] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:48.658] <TB2>     INFO: Expecting 2560 events.
[13:37:49.616] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:49.616] <TB2>     INFO: Test took 1468ms.
[13:37:49.619] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:50.125] <TB2>     INFO: Expecting 2560 events.
[13:37:51.083] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:51.084] <TB2>     INFO: Test took 1466ms.
[13:37:51.086] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:51.592] <TB2>     INFO: Expecting 2560 events.
[13:37:52.551] <TB2>     INFO: 2560 events read in total (244ms).
[13:37:52.551] <TB2>     INFO: Test took 1466ms.
[13:37:52.554] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:53.060] <TB2>     INFO: Expecting 2560 events.
[13:37:54.018] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:54.018] <TB2>     INFO: Test took 1465ms.
[13:37:54.020] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:54.530] <TB2>     INFO: Expecting 2560 events.
[13:37:55.488] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:55.488] <TB2>     INFO: Test took 1468ms.
[13:37:55.490] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:55.997] <TB2>     INFO: Expecting 2560 events.
[13:37:56.954] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:56.955] <TB2>     INFO: Test took 1465ms.
[13:37:56.957] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:57.463] <TB2>     INFO: Expecting 2560 events.
[13:37:58.421] <TB2>     INFO: 2560 events read in total (243ms).
[13:37:58.421] <TB2>     INFO: Test took 1464ms.
[13:37:58.425] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:58.930] <TB2>     INFO: Expecting 2560 events.
[13:37:59.891] <TB2>     INFO: 2560 events read in total (245ms).
[13:37:59.892] <TB2>     INFO: Test took 1467ms.
[13:38:00.908] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[13:38:00.908] <TB2>     INFO: PH scale (per ROC):    77  69  67  69  73  63  69  70  78  84  72  75  68  86  74  70
[13:38:00.908] <TB2>     INFO: PH offset (per ROC):  176 186 188 176 175 188 186 182 158 175 174 165 173 174 174 192
[13:38:01.080] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:38:01.084] <TB2>     INFO: ######################################################################
[13:38:01.084] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:38:01.084] <TB2>     INFO: ######################################################################
[13:38:01.084] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:38:01.095] <TB2>     INFO: scanning low vcal = 10
[13:38:01.437] <TB2>     INFO: Expecting 41600 events.
[13:38:05.161] <TB2>     INFO: 41600 events read in total (3010ms).
[13:38:05.162] <TB2>     INFO: Test took 4067ms.
[13:38:05.166] <TB2>     INFO: scanning low vcal = 20
[13:38:05.669] <TB2>     INFO: Expecting 41600 events.
[13:38:09.387] <TB2>     INFO: 41600 events read in total (3003ms).
[13:38:09.387] <TB2>     INFO: Test took 4221ms.
[13:38:09.389] <TB2>     INFO: scanning low vcal = 30
[13:38:09.897] <TB2>     INFO: Expecting 41600 events.
[13:38:13.631] <TB2>     INFO: 41600 events read in total (3020ms).
[13:38:13.632] <TB2>     INFO: Test took 4243ms.
[13:38:13.634] <TB2>     INFO: scanning low vcal = 40
[13:38:14.133] <TB2>     INFO: Expecting 41600 events.
[13:38:18.384] <TB2>     INFO: 41600 events read in total (3536ms).
[13:38:18.385] <TB2>     INFO: Test took 4751ms.
[13:38:18.388] <TB2>     INFO: scanning low vcal = 50
[13:38:18.802] <TB2>     INFO: Expecting 41600 events.
[13:38:23.072] <TB2>     INFO: 41600 events read in total (3555ms).
[13:38:23.073] <TB2>     INFO: Test took 4685ms.
[13:38:23.076] <TB2>     INFO: scanning low vcal = 60
[13:38:23.493] <TB2>     INFO: Expecting 41600 events.
[13:38:27.766] <TB2>     INFO: 41600 events read in total (3558ms).
[13:38:27.766] <TB2>     INFO: Test took 4690ms.
[13:38:27.769] <TB2>     INFO: scanning low vcal = 70
[13:38:28.189] <TB2>     INFO: Expecting 41600 events.
[13:38:32.446] <TB2>     INFO: 41600 events read in total (3542ms).
[13:38:32.446] <TB2>     INFO: Test took 4677ms.
[13:38:32.449] <TB2>     INFO: scanning low vcal = 80
[13:38:32.867] <TB2>     INFO: Expecting 41600 events.
[13:38:37.135] <TB2>     INFO: 41600 events read in total (3553ms).
[13:38:37.136] <TB2>     INFO: Test took 4687ms.
[13:38:37.138] <TB2>     INFO: scanning low vcal = 90
[13:38:37.558] <TB2>     INFO: Expecting 41600 events.
[13:38:41.849] <TB2>     INFO: 41600 events read in total (3576ms).
[13:38:41.850] <TB2>     INFO: Test took 4712ms.
[13:38:41.853] <TB2>     INFO: scanning low vcal = 100
[13:38:42.268] <TB2>     INFO: Expecting 41600 events.
[13:38:46.658] <TB2>     INFO: 41600 events read in total (3676ms).
[13:38:46.659] <TB2>     INFO: Test took 4806ms.
[13:38:46.662] <TB2>     INFO: scanning low vcal = 110
[13:38:47.079] <TB2>     INFO: Expecting 41600 events.
[13:38:51.346] <TB2>     INFO: 41600 events read in total (3552ms).
[13:38:51.347] <TB2>     INFO: Test took 4685ms.
[13:38:51.350] <TB2>     INFO: scanning low vcal = 120
[13:38:51.772] <TB2>     INFO: Expecting 41600 events.
[13:38:56.036] <TB2>     INFO: 41600 events read in total (3549ms).
[13:38:56.041] <TB2>     INFO: Test took 4691ms.
[13:38:56.043] <TB2>     INFO: scanning low vcal = 130
[13:38:56.461] <TB2>     INFO: Expecting 41600 events.
[13:39:00.716] <TB2>     INFO: 41600 events read in total (3540ms).
[13:39:00.717] <TB2>     INFO: Test took 4674ms.
[13:39:00.720] <TB2>     INFO: scanning low vcal = 140
[13:39:01.136] <TB2>     INFO: Expecting 41600 events.
[13:39:05.397] <TB2>     INFO: 41600 events read in total (3546ms).
[13:39:05.398] <TB2>     INFO: Test took 4678ms.
[13:39:05.402] <TB2>     INFO: scanning low vcal = 150
[13:39:05.816] <TB2>     INFO: Expecting 41600 events.
[13:39:10.078] <TB2>     INFO: 41600 events read in total (3547ms).
[13:39:10.078] <TB2>     INFO: Test took 4676ms.
[13:39:10.081] <TB2>     INFO: scanning low vcal = 160
[13:39:10.498] <TB2>     INFO: Expecting 41600 events.
[13:39:14.770] <TB2>     INFO: 41600 events read in total (3557ms).
[13:39:14.770] <TB2>     INFO: Test took 4689ms.
[13:39:14.774] <TB2>     INFO: scanning low vcal = 170
[13:39:15.191] <TB2>     INFO: Expecting 41600 events.
[13:39:19.455] <TB2>     INFO: 41600 events read in total (3549ms).
[13:39:19.456] <TB2>     INFO: Test took 4682ms.
[13:39:19.461] <TB2>     INFO: scanning low vcal = 180
[13:39:19.873] <TB2>     INFO: Expecting 41600 events.
[13:39:24.165] <TB2>     INFO: 41600 events read in total (3577ms).
[13:39:24.165] <TB2>     INFO: Test took 4704ms.
[13:39:24.168] <TB2>     INFO: scanning low vcal = 190
[13:39:24.585] <TB2>     INFO: Expecting 41600 events.
[13:39:28.855] <TB2>     INFO: 41600 events read in total (3556ms).
[13:39:28.856] <TB2>     INFO: Test took 4688ms.
[13:39:28.858] <TB2>     INFO: scanning low vcal = 200
[13:39:29.281] <TB2>     INFO: Expecting 41600 events.
[13:39:33.549] <TB2>     INFO: 41600 events read in total (3553ms).
[13:39:33.549] <TB2>     INFO: Test took 4691ms.
[13:39:33.552] <TB2>     INFO: scanning low vcal = 210
[13:39:33.971] <TB2>     INFO: Expecting 41600 events.
[13:39:38.246] <TB2>     INFO: 41600 events read in total (3560ms).
[13:39:38.247] <TB2>     INFO: Test took 4694ms.
[13:39:38.250] <TB2>     INFO: scanning low vcal = 220
[13:39:38.668] <TB2>     INFO: Expecting 41600 events.
[13:39:42.928] <TB2>     INFO: 41600 events read in total (3545ms).
[13:39:42.929] <TB2>     INFO: Test took 4679ms.
[13:39:42.932] <TB2>     INFO: scanning low vcal = 230
[13:39:43.347] <TB2>     INFO: Expecting 41600 events.
[13:39:47.601] <TB2>     INFO: 41600 events read in total (3539ms).
[13:39:47.602] <TB2>     INFO: Test took 4670ms.
[13:39:47.605] <TB2>     INFO: scanning low vcal = 240
[13:39:48.022] <TB2>     INFO: Expecting 41600 events.
[13:39:52.274] <TB2>     INFO: 41600 events read in total (3537ms).
[13:39:52.274] <TB2>     INFO: Test took 4669ms.
[13:39:52.277] <TB2>     INFO: scanning low vcal = 250
[13:39:52.694] <TB2>     INFO: Expecting 41600 events.
[13:39:56.965] <TB2>     INFO: 41600 events read in total (3556ms).
[13:39:56.965] <TB2>     INFO: Test took 4688ms.
[13:39:56.970] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:39:57.386] <TB2>     INFO: Expecting 41600 events.
[13:40:01.676] <TB2>     INFO: 41600 events read in total (3575ms).
[13:40:01.677] <TB2>     INFO: Test took 4707ms.
[13:40:01.680] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:40:02.100] <TB2>     INFO: Expecting 41600 events.
[13:40:06.396] <TB2>     INFO: 41600 events read in total (3581ms).
[13:40:06.397] <TB2>     INFO: Test took 4717ms.
[13:40:06.400] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:40:06.817] <TB2>     INFO: Expecting 41600 events.
[13:40:11.071] <TB2>     INFO: 41600 events read in total (3539ms).
[13:40:11.072] <TB2>     INFO: Test took 4672ms.
[13:40:11.076] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:40:11.490] <TB2>     INFO: Expecting 41600 events.
[13:40:15.756] <TB2>     INFO: 41600 events read in total (3551ms).
[13:40:15.756] <TB2>     INFO: Test took 4680ms.
[13:40:15.759] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:40:16.175] <TB2>     INFO: Expecting 41600 events.
[13:40:20.429] <TB2>     INFO: 41600 events read in total (3540ms).
[13:40:20.429] <TB2>     INFO: Test took 4670ms.
[13:40:20.988] <TB2>     INFO: PixTestGainPedestal::measure() done 
[13:40:20.990] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:40:20.991] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:40:20.991] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:40:20.991] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:40:20.991] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:40:20.991] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:40:20.991] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:40:20.992] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:40:20.992] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:40:20.992] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:40:20.992] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:40:20.992] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:40:20.993] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:40:20.993] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:40:20.993] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:40:20.993] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:40:58.004] <TB2>     INFO: PixTestGainPedestal::fit() done
[13:40:58.004] <TB2>     INFO: non-linearity mean:  0.965 0.953 0.949 0.959 0.959 0.953 0.957 0.952 0.956 0.960 0.954 0.954 0.960 0.955 0.951 0.952
[13:40:58.004] <TB2>     INFO: non-linearity RMS:   0.005 0.007 0.006 0.006 0.006 0.006 0.006 0.007 0.006 0.005 0.007 0.006 0.006 0.006 0.007 0.008
[13:40:58.004] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:40:59.026] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:40:59.049] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:40:59.072] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:40:59.094] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:40:59.116] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:40:59.139] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:40:59.161] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:40:59.184] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:40:59.207] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:40:59.229] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:40:59.251] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:40:59.274] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:40:59.296] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:40:59.318] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:40:59.341] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-06_FPIXTest-17C-Nebraska-160818-1214_2016-08-18_12h14m_1471540486//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:40:59.363] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[13:40:59.363] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:40:59.370] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:40:59.370] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:40:59.373] <TB2>     INFO: ######################################################################
[13:40:59.373] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:40:59.373] <TB2>     INFO: ######################################################################
[13:40:59.375] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:40:59.385] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:40:59.385] <TB2>     INFO:     run 1 of 1
[13:40:59.385] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:59.728] <TB2>     INFO: Expecting 3120000 events.
[13:41:50.173] <TB2>     INFO: 1292760 events read in total (49730ms).
[13:42:40.220] <TB2>     INFO: 2586870 events read in total (99777ms).
[13:43:00.998] <TB2>     INFO: 3120000 events read in total (120556ms).
[13:43:01.035] <TB2>     INFO: Test took 121650ms.
[13:43:01.102] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:01.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:02.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:04.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:05.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:06.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:08.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:09.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:11.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:12.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:13.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:15.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:16.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:18.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:19.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:21.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:22.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:23.993] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 427855872
[13:43:24.024] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:43:24.024] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2843, RMS = 1.80303
[13:43:24.024] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[13:43:24.024] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:43:24.024] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6715, RMS = 2.05891
[13:43:24.024] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[13:43:24.025] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:43:24.025] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4741, RMS = 1.01231
[13:43:24.025] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:43:24.025] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:43:24.025] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6759, RMS = 0.928148
[13:43:24.025] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:43:24.027] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:43:24.027] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6464, RMS = 1.62998
[13:43:24.027] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:43:24.027] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:43:24.027] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0632, RMS = 1.59136
[13:43:24.027] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[13:43:24.028] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:43:24.028] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7019, RMS = 1.33794
[13:43:24.028] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:43:24.028] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:43:24.028] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0856, RMS = 1.37214
[13:43:24.028] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:43:24.029] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:43:24.029] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4967, RMS = 1.82157
[13:43:24.029] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:43:24.029] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:43:24.029] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1498, RMS = 1.75939
[13:43:24.029] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:43:24.030] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:43:24.030] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9749, RMS = 1.5293
[13:43:24.030] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:43:24.030] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:43:24.030] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0159, RMS = 1.37961
[13:43:24.030] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[13:43:24.031] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:43:24.031] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2791, RMS = 1.39112
[13:43:24.031] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:43:24.031] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:43:24.031] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4933, RMS = 1.61934
[13:43:24.031] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:43:24.032] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:43:24.032] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.295, RMS = 1.09453
[13:43:24.032] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:43:24.032] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:43:24.032] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9531, RMS = 1.10948
[13:43:24.032] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:43:24.033] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:43:24.033] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3787, RMS = 2.07765
[13:43:24.034] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:43:24.034] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:43:24.034] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1141, RMS = 2.47435
[13:43:24.034] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:43:24.035] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:43:24.035] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.297, RMS = 1.02183
[13:43:24.035] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:43:24.035] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:43:24.035] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4753, RMS = 1.5554
[13:43:24.035] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:43:24.036] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:43:24.036] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6128, RMS = 1.79953
[13:43:24.036] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[13:43:24.036] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:43:24.036] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3075, RMS = 2.11263
[13:43:24.036] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[13:43:24.037] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:43:24.037] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0155, RMS = 1.16438
[13:43:24.037] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:43:24.037] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:43:24.037] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2864, RMS = 1.37377
[13:43:24.037] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:43:24.038] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:43:24.038] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5494, RMS = 1.60141
[13:43:24.038] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[13:43:24.038] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:43:24.038] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7294, RMS = 1.30169
[13:43:24.038] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:43:24.039] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:43:24.039] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8726, RMS = 1.67901
[13:43:24.039] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:43:24.039] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:43:24.039] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4452, RMS = 1.31836
[13:43:24.039] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:43:24.040] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:43:24.041] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0264, RMS = 1.70579
[13:43:24.041] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:43:24.041] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:43:24.041] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3918, RMS = 1.56399
[13:43:24.041] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[13:43:24.042] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:43:24.042] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.1925, RMS = 1.40579
[13:43:24.042] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[13:43:24.042] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:43:24.042] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0863, RMS = 1.73103
[13:43:24.042] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[13:43:24.045] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[13:43:24.045] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    2    0    0    0    0    0    0    0    0
[13:43:24.045] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:43:24.141] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:43:24.141] <TB2>     INFO: enter test to run
[13:43:24.141] <TB2>     INFO:   test:  no parameter change
[13:43:24.142] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[13:43:24.144] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[13:43:24.144] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[13:43:24.144] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:43:24.520] <TB2>    QUIET: Connection to board 141 closed.
[13:43:24.521] <TB2>     INFO: pXar: this is the end, my friend
[13:43:24.521] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
