

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_77_2'
================================================================
* Date:           Thu Apr 11 20:15:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.900 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  3.030 us|  3.030 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_2  |       99|       99|         2|          1|          1|    99|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_last = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [filt.cpp:77]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln77_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln77_1"   --->   Operation 8 'read' 'sext_ln77_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_2"   --->   Operation 9 'read' 'tmp_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln77_1_cast = sext i62 %sext_ln77_1_read"   --->   Operation 10 'sext' 'sext_ln77_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_11"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_r_V_dest_V, i1 %input_r_V_id_V, i1 %input_r_V_last_V, i1 %input_r_V_user_V, i4 %input_r_V_strb_V, i4 %input_r_V_keep_V, i32 %input_r_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %tmp_data_2_read, i32 %empty"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln77 = store i7 0, i7 %j" [filt.cpp:77]   --->   Operation 15 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [filt.cpp:77]   --->   Operation 17 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln77 = icmp_eq  i7 %j_1, i7 99" [filt.cpp:77]   --->   Operation 19 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.87ns)   --->   "%j_2 = add i7 %j_1, i7 1" [filt.cpp:77]   --->   Operation 20 'add' 'j_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc.split, void %for.end.exitStub" [filt.cpp:77]   --->   Operation 21 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [filt.cpp:86]   --->   Operation 22 'load' 'p_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%empty_21 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V" [filt.cpp:88]   --->   Operation 23 'read' 'empty_21' <Predicate = (!icmp_ln77)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i44 %empty_21" [filt.cpp:88]   --->   Operation 24 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_1 = extractvalue i44 %empty_21" [filt.cpp:88]   --->   Operation 25 'extractvalue' 'tmp_last_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %tmp_data, i32 %empty" [filt.cpp:88]   --->   Operation 26 'store' 'store_ln88' <Predicate = (!icmp_ln77)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln77 = store i7 %j_2, i7 %j" [filt.cpp:77]   --->   Operation 27 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln77 = store i1 %tmp_last_1, i1 %tmp_last" [filt.cpp:77]   --->   Operation 28 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_last_load = load i1 %tmp_last"   --->   Operation 35 'load' 'tmp_last_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_phi_out, i1 %tmp_last_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 21.9>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln77_1_cast" [filt.cpp:77]   --->   Operation 29 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:77]   --->   Operation 30 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99" [filt.cpp:77]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:77]   --->   Operation 32 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (21.9ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %p_load, i4 15" [filt.cpp:86]   --->   Operation 33 'write' 'write_ln86' <Predicate = true> <Delay = 21.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc" [filt.cpp:77]   --->   Operation 34 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('empty') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'tmp_data_2_read' on local variable 'empty' [21]  (1.588 ns)

 <State 2>: 4.458ns
The critical path consists of the following:
	'load' operation 7 bit ('j', filt.cpp:77) on local variable 'j', filt.cpp:77 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', filt.cpp:77) [27]  (1.870 ns)
	axis read operation ('empty_21', filt.cpp:88) on port 'input_r_V_data_V' (filt.cpp:88) [37]  (1.000 ns)
	'store' operation 0 bit ('store_ln88', filt.cpp:88) of variable 'tmp.data', filt.cpp:88 on local variable 'empty' [40]  (1.588 ns)

 <State 3>: 21.900ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', filt.cpp:77) [32]  (0.000 ns)
	bus write operation ('write_ln86', filt.cpp:86) on port 'gmem' (filt.cpp:86) [36]  (21.900 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
