Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 24 11:19:49 2022
| Host         : LAPTOP-1JC09DAA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_LEVEL_timing_summary_routed.rpt -pb TOP_LEVEL_timing_summary_routed.pb -rpx TOP_LEVEL_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_LEVEL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
TIMING-20  Warning           Non-clocked latch            7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1220)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2863)
5. checking no_input_delay (14)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1220)
---------------------------
 There are 1206 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SEL[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SEL[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2863)
---------------------------------------------------
 There are 2863 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2890          inf        0.000                      0                 2890           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2890 Endpoints
Min Delay          2890 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.561ns  (logic 6.335ns (32.384%)  route 13.226ns (67.616%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          3.307    12.692    label6/label1_11/LED[5]
    SLICE_X51Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.816 r  label6/label1_11/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.231    16.047    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    19.561 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.561    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.292ns  (logic 6.321ns (32.765%)  route 12.971ns (67.235%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          3.446    12.831    label6/label1_9/LED[7]
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.955 r  label6/label1_9/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.836    15.791    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    19.292 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.292    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.012ns  (logic 6.338ns (33.338%)  route 12.674ns (66.662%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          2.055    11.440    label6/label1_4/LED[12]
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.564 r  label6/label1_4/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.930    15.494    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    19.012 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    19.012    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.972ns  (logic 6.350ns (33.470%)  route 12.622ns (66.530%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          2.852    12.237    label6/label1_15/LED[1]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.361 r  label6/label1_15/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.081    15.442    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    18.972 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.972    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.963ns  (logic 6.324ns (33.350%)  route 12.639ns (66.650%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          2.987    12.372    label6/label1_8/LED[8]
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124    12.496 r  label6/label1_8/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.963    15.459    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    18.963 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.963    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.933ns  (logic 6.326ns (33.414%)  route 12.607ns (66.586%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          3.092    12.478    label6/label1_10/LED[6]
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.602 r  label6/label1_10/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.825    15.427    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    18.933 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.933    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.824ns  (logic 6.325ns (33.601%)  route 12.499ns (66.399%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          2.847    12.232    label6/label1_16/LED[0]
    SLICE_X43Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.356 r  label6/label1_16/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.963    15.319    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    18.824 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.824    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.767ns  (logic 6.329ns (33.723%)  route 12.438ns (66.277%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          3.015    12.400    label6/label1_12/LED[4]
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.524 r  label6/label1_12/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.734    15.258    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    18.767 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.767    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.459ns  (logic 6.329ns (34.287%)  route 12.130ns (65.713%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          2.856    12.242    label6/label1_13/LED[3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.366 r  label6/label1_13/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.584    14.950    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    18.459 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.459    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.294ns  (logic 6.321ns (34.552%)  route 11.973ns (65.448%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SEL_IBUF[1]_inst/O
                         net (fo=91, routed)          4.012     5.468    label4/SEL_IBUF[1]
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.592 r  label4/LED0_carry_i_13/O
                         net (fo=2, routed)           1.142     6.734    label4/LED0_carry_i_13_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.858 r  label4/LED0_carry_i_4/O
                         net (fo=1, routed)           0.568     7.426    label6/DI[0]
    SLICE_X59Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.952 r  label6/LED0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.952    label6/LED0_carry_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  label6/LED0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.066    label6/LED0_carry__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  label6/LED0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.181    label6/LED0_carry__1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  label6/LED0_carry__2/CO[3]
                         net (fo=1, routed)           0.967     9.261    label4/CO[0]
    SLICE_X58Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.385 f  label4/LED_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          2.505    11.890    label6/label1_14/LED[2]
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.014 r  label6/label1_14/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.779    14.793    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    18.294 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.294    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 label4/int_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label4/Value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.931%)  route 0.125ns (47.069%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE                         0.000     0.000 r  label4/int_value_reg[0]/C
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label4/int_value_reg[0]/Q
                         net (fo=4, routed)           0.125     0.266    label4/int_value_reg[0]
    SLICE_X57Y10         FDSE                                         r  label4/Value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label4/int_value_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label4/Value_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.601%)  route 0.175ns (55.399%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE                         0.000     0.000 r  label4/int_value_reg[11]/C
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label4/int_value_reg[11]/Q
                         net (fo=5, routed)           0.175     0.316    label4/int_value_reg[11]
    SLICE_X57Y12         FDRE                                         r  label4/Value_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label4/int_value_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label4/Value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.637%)  route 0.182ns (56.363%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE                         0.000     0.000 r  label4/int_value_reg[4]/C
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label4/int_value_reg[4]/Q
                         net (fo=4, routed)           0.182     0.323    label4/int_value_reg[4]
    SLICE_X56Y10         FDSE                                         r  label4/Value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label4/int_value_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label4/Value_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.402%)  route 0.192ns (57.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  label4/int_value_reg[13]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label4/int_value_reg[13]/Q
                         net (fo=5, routed)           0.192     0.333    label4/int_value_reg[13]
    SLICE_X56Y12         FDRE                                         r  label4/Value_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label4/int_value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label4/Value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.608%)  route 0.206ns (59.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE                         0.000     0.000 r  label4/int_value_reg[1]/C
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label4/int_value_reg[1]/Q
                         net (fo=4, routed)           0.206     0.347    label4/int_value_reg[1]
    SLICE_X57Y10         FDSE                                         r  label4/Value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label4/int_value_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label4/Value_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.376%)  route 0.208ns (59.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  label4/int_value_reg[12]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label4/int_value_reg[12]/Q
                         net (fo=5, routed)           0.208     0.349    label4/int_value_reg[12]
    SLICE_X56Y12         FDRE                                         r  label4/Value_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label6/label1_1/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label6/label1_1/duty_cycle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  label6/label1_1/duty_cycle_reg[0]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label6/label1_1/duty_cycle_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    label6/label1_1/test_duty_cycle1[0]
    SLICE_X55Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  label6/label1_1/duty_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    label6/label1_1/duty_cycle[0]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  label6/label1_1/duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label6/label1_16/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label6/label1_16/duty_cycle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE                         0.000     0.000 r  label6/label1_16/duty_cycle_reg[0]/C
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label6/label1_16/duty_cycle_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    label6/label1_16/test_duty_cycle16[0]
    SLICE_X49Y12         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  label6/label1_16/duty_cycle[0]_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    label6/label1_16/duty_cycle[0]_i_1__14_n_0
    SLICE_X49Y12         FDRE                                         r  label6/label1_16/duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label6/label1_2/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label6/label1_2/duty_cycle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE                         0.000     0.000 r  label6/label1_2/duty_cycle_reg[0]/C
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label6/label1_2/duty_cycle_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    label6/label1_2/test_duty_cycle2[0]
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  label6/label1_2/duty_cycle[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    label6/label1_2/duty_cycle[0]_i_1__0_n_0
    SLICE_X65Y18         FDRE                                         r  label6/label1_2/duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 label6/label1_7/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            label6/label1_7/duty_cycle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE                         0.000     0.000 r  label6/label1_7/duty_cycle_reg[0]/C
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  label6/label1_7/duty_cycle_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    label6/label1_7/test_duty_cycle7[0]
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  label6/label1_7/duty_cycle[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    label6/label1_7/duty_cycle[0]_i_1__5_n_0
    SLICE_X57Y30         FDRE                                         r  label6/label1_7/duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------





