{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731373532062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731373532062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 09:05:31 2024 " "Processing started: Tue Nov 12 09:05:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731373532062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731373532062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment9 -c experiment9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment9 -c experiment9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731373532062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731373532221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment9 " "Found entity 1: experiment9" {  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373532243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731373532243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment9 " "Elaborating entity \"experiment9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731373532261 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sram.vhd 2 1 " "Using design file sram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373532448 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373532448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1731373532448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:data_1_part_1 " "Elaborating entity \"sram\" for hierarchy \"sram:data_1_part_1\"" {  } { { "experiment9.bdf" "data_1_part_1" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -272 688 904 -144 "data_1_part_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sram:data_1_part_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\"" {  } { { "sram.vhd" "altsyncram_component" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:data_1_part_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sram:data_1_part_1\|altsyncram:altsyncram_component\"" {  } { { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:data_1_part_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"sram:data_1_part_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532474 ""}  } { { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731373532474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5i1 " "Found entity 1: altsyncram_t5i1" {  } { { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373532496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731373532496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5i1 sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated " "Elaborating entity \"altsyncram_t5i1\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7b82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7b82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7b82 " "Found entity 1: altsyncram_7b82" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731373532527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731373532527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7b82 sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1 " "Elaborating entity \"altsyncram_7b82\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\"" {  } { { "db/altsyncram_t5i1.tdf" "altsyncram1" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t5i1.tdf" "mgl_prim2" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532558 ""}  } { { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731373532558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sram:data_1_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst9 " "Elaborating entity \"74139\" for hierarchy \"74139:inst9\"" {  } { { "experiment9.bdf" "inst9" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -120 184 304 40 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731373532574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst9 " "Elaborated megafunction instantiation \"74139:inst9\"" {  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -120 184 304 40 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373532574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373533612 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731373533707 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731373533707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731373533780 "|experiment9|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731373533780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373533833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731373534132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373534132 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1731373534164 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2 " "No output dependent on input pin \"A2\"" {  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -56 -48 120 -40 "A2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731373534179 "|experiment9|A2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1731373534179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "845 " "Implemented 845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731373534179 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731373534179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "772 " "Implemented 772 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731373534179 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731373534179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731373534179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731373534196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 09:05:34 2024 " "Processing ended: Tue Nov 12 09:05:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731373534196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731373534196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731373534196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731373534196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731373535286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731373535286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 09:05:35 2024 " "Processing started: Tue Nov 12 09:05:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731373535286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731373535286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment9 -c experiment9 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment9 -c experiment9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731373535286 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731373535317 ""}
{ "Info" "0" "" "Project  = experiment9" {  } {  } 0 0 "Project  = experiment9" 0 0 "Fitter" 0 0 1731373535317 ""}
{ "Info" "0" "" "Revision = experiment9" {  } {  } 0 0 "Revision = experiment9" 0 0 "Fitter" 0 0 1731373535317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1731373535364 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment9 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"experiment9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731373535374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731373535396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731373535396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731373535396 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 304 688 904 432 "data_3_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_3_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_1\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 592 688 904 720 "data_4_part_1" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_4_part_1|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_3_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 448 688 904 576 "data_3_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_3_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"sram:data_4_part_2\|altsyncram:altsyncram_component\|altsyncram_t5i1:auto_generated\|altsyncram_7b82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_7b82.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_7b82.tdf" 35 2 0 } } { "db/altsyncram_t5i1.tdf" "" { Text "F:/FPGA Tools/experiment9/db/altsyncram_t5i1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "sram.vhd" "" { Text "F:/FPGA Tools/experiment9/sram.vhd" 89 0 0 } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 736 688 904 864 "data_4_part_2" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1731373535428 "|experiment9|sram:data_4_part_2|altsyncram:altsyncram_component|altsyncram_t5i1:auto_generated|altsyncram_7b82:altsyncram1|ram_block3a3"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731373535428 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731373535506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731373535506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731373535506 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731373535506 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2790 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373535522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2792 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373535522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2794 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373535522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2796 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373535522 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2798 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731373535522 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731373535522 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731373535522 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731373535522 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 36 " "No exact pin location assignment(s) for 18 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_part1\[3\] " "Pin out_part1\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { out_part1[3] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 192 1208 1413 208 "out_part1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_part1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_part1\[2\] " "Pin out_part1\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { out_part1[2] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 192 1208 1413 208 "out_part1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_part1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_part1\[1\] " "Pin out_part1\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { out_part1[1] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 192 1208 1413 208 "out_part1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_part1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_part1\[0\] " "Pin out_part1\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { out_part1[0] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 192 1208 1413 208 "out_part1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_part1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Pin A2 not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { A2 } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -56 -48 120 -40 "A2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_part2\[3\] " "Pin out_part2\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { out_part2[3] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 344 1208 1413 360 "out_part2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_part2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_part2\[2\] " "Pin out_part2\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { out_part2[2] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 344 1208 1413 360 "out_part2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_part2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_part2\[1\] " "Pin out_part2\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { out_part2[1] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 344 1208 1413 360 "out_part2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_part2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_part2\[0\] " "Pin out_part2\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { out_part2[0] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 344 1208 1413 360 "out_part2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_part2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Pin A1 not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { A1 } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -88 -48 120 -72 "A1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_part1\[3\] " "Pin data_part1\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data_part1[3] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -304 144 360 -288 "data_part1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_part1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_part1\[2\] " "Pin data_part1\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data_part1[2] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -304 144 360 -288 "data_part1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_part1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_part1\[1\] " "Pin data_part1\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data_part1[1] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -304 144 360 -288 "data_part1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_part1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_part1\[0\] " "Pin data_part1\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data_part1[0] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -304 144 360 -288 "data_part1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_part1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_part2\[3\] " "Pin data_part2\[3\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data_part2[3] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -280 144 360 -264 "data_part2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_part2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_part2\[2\] " "Pin data_part2\[2\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data_part2[2] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -280 144 360 -264 "data_part2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_part2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_part2\[1\] " "Pin data_part2\[1\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data_part2[1] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -280 144 360 -264 "data_part2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_part2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_part2\[0\] " "Pin data_part2\[0\] not assigned to an exact location on the device" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { data_part2[0] } } } { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -280 144 360 -264 "data_part2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_part2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731373535647 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731373535647 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731373535783 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731373535783 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731373535783 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1731373535783 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment9.sdc " "Synopsys Design Constraints File file not found: 'experiment9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731373535789 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "A1 " "Node: A1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1731373535789 "|experiment9|A1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373535789 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373535789 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1731373535789 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731373535789 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731373535789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731373535789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1731373535789 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731373535789 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373535805 ""}  } { { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373535805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AND1  " "Automatically promoted node AND1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373535805 ""}  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -184 584 648 -136 "AND1" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373535805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AND2  " "Automatically promoted node AND2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373535805 ""}  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { -40 584 648 8 "AND2" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373535805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AND3  " "Automatically promoted node AND3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373535805 ""}  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 104 584 648 152 "AND3" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373535805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AND4  " "Automatically promoted node AND4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373535805 ""}  } { { "experiment9.bdf" "" { Schematic "F:/FPGA Tools/experiment9/experiment9.bdf" { { 248 584 648 296 "AND4" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AND4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373535805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731373535805 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2740 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731373535805 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731373535805 ""}  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga tools/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 0 { 0 ""} 0 2188 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731373535805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731373536010 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731373536010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731373536010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731373536010 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731373536010 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731373536010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731373536010 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731373536010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731373536010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731373536010 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731373536010 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 10 8 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 10 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731373536020 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731373536020 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731373536020 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731373536020 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731373536020 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 3 8 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731373536020 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 8 6 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731373536020 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 7 6 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731373536020 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731373536020 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731373536020 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731373536020 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731373536020 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731373536020 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373536042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731373536373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373536484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731373536497 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731373536735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373536735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731373536956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/FPGA Tools/experiment9/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731373537317 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731373537317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373537397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731373537397 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1731373537397 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731373537397 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731373537422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731373537443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731373537553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731373537584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731373537721 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731373537931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA Tools/experiment9/output_files/experiment9.fit.smsg " "Generated suppressed messages file F:/FPGA Tools/experiment9/output_files/experiment9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731373538136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5958 " "Peak virtual memory: 5958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731373538382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 09:05:38 2024 " "Processing ended: Tue Nov 12 09:05:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731373538382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731373538382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731373538382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731373538382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731373539423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731373539423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 09:05:39 2024 " "Processing started: Tue Nov 12 09:05:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731373539423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731373539423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off experiment9 -c experiment9 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off experiment9 -c experiment9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731373539423 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731373539729 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731373539745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731373539856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 09:05:39 2024 " "Processing ended: Tue Nov 12 09:05:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731373539856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731373539856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731373539856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731373539856 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731373540441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731373540963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731373540963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 09:05:40 2024 " "Processing started: Tue Nov 12 09:05:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731373540963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731373540963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment9 -c experiment9 " "Command: quartus_sta experiment9 -c experiment9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731373540963 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731373540995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731373541069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731373541074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731373541090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731373541090 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1731373541233 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1731373541233 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment9.sdc " "Synopsys Design Constraints File file not found: 'experiment9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731373541233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "A1 " "Node: A1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731373541233 "|experiment9|A1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373541280 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373541280 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1731373541280 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731373541280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1731373541280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.786 " "Worst-case setup slack is 42.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.786         0.000 altera_reserved_tck  " "   42.786         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 altera_reserved_tck  " "    0.418         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.718 " "Worst-case recovery slack is 47.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.718         0.000 altera_reserved_tck  " "   47.718         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.305 " "Worst-case removal slack is 1.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305         0.000 altera_reserved_tck  " "    1.305         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.436 " "Worst-case minimum pulse width slack is 49.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.436         0.000 altera_reserved_tck  " "   49.436         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541303 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731373541344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1731373541344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1731373541503 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "A1 " "Node: A1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731373541565 "|experiment9|A1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373541565 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373541565 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1731373541565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.375 " "Worst-case setup slack is 43.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.375         0.000 altera_reserved_tck  " "   43.375         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 altera_reserved_tck  " "    0.396         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.021 " "Worst-case recovery slack is 48.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.021         0.000 altera_reserved_tck  " "   48.021         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.206 " "Worst-case removal slack is 1.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.206         0.000 altera_reserved_tck  " "    1.206         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.291 " "Worst-case minimum pulse width slack is 49.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.291         0.000 altera_reserved_tck  " "   49.291         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541581 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1731373541623 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "A1 " "Node: A1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1731373541718 "|experiment9|A1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373541718 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1731373541718 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1731373541718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.790 " "Worst-case setup slack is 46.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.790         0.000 altera_reserved_tck  " "   46.790         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145         0.000 altera_reserved_tck  " "    0.145         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.156 " "Worst-case recovery slack is 49.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.156         0.000 altera_reserved_tck  " "   49.156         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555         0.000 altera_reserved_tck  " "    0.555         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454         0.000 altera_reserved_tck  " "   49.454         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731373541740 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731373541946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731373541946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731373541993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 09:05:41 2024 " "Processing ended: Tue Nov 12 09:05:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731373541993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731373541993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731373541993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731373541993 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus II Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731373542612 ""}
