Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne05.ecn.purdue.edu, pid 5913
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/kite_medium_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/kite_medium_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_medium_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b5a16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b5aa710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b5b2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b5bc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b5c4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b54f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b557710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b561710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b569710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b573710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b57c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b584710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b50e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b516710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b520710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b528710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b532710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b53b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b544710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4cd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4d6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4df710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4e7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4f2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4fa710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b504710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b48d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b496710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b49f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4a9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4b2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4bb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b4c4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b44c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b455710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b45e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b467710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b471710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b47a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b483710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b40c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b416710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b41f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b427710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b430710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b439710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b442710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3cb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3d4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3dd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3e5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3f0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3f9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b404710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b38c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b395710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b39e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3a7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3b0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3b8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b3ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b354710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f730b35c710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b366400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b366e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b3708d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b378358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b378da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b381828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b38a2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b38acf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b313780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b31b208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b31bc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b3246d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b32e160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b32eba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b336630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b3400b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b340b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b349588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b349fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2d2a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2da4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2daf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2e39b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2ec438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2ece80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2f6908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2fe390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2fedd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b308860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2912e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b291d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b29a7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2a4240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2a4c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2ac710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2b5198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2b5be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2bd668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2c60f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2c6b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b24f5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b25a048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b25aa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b263518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b263f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b26c9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b274470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b274eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b27d940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2863c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b286e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b20f898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b217320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b217d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b2217f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b22a278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b22acc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b233748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730c2e90f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730c2e9ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b241630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b1cc0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b1ccb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f730b1d4588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1d4eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1dc128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1dc358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1dc588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1dc7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1dc9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1dcc18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1dce48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1e90b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1e92e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1e9518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1e9748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1e9978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1e9ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1e9dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f730b1f5048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f730b19bf28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f730b1a4588>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_medium_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_medium_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51976412450500 because a thread reached the max instruction count
