// Seed: 153673908
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_3 0
`define pp_4 0
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  reg   id_5;
  initial @(posedge id_4 or id_3) id_5 <= id_0;
endmodule
