<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AmbiqSuite Examples Guide: EEMBC COREMARK Example</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="paramAlign.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="am_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">AmbiqSuite Examples Guide<span id="projectnumber">&#160;SDK 5.2.alpha.1.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">EEMBC COREMARK Example<div class="ingroups"><a class="el" href="group__power__examples.html">Power Examples</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Purpose: This example demonstrates EEMBC CoreMark® benchmark functionality for microcontroller performance evaluation. The application showcases benchmarking with list processing, matrix manipulation, state machine operations, and CRC calculations.</p>
<h1><a class="anchor" id="coremark_features"></a>
Key Features</h1>
<ol type="1">
<li><b>EEMBC</b> <b>CoreMark</b> <b>Benchmark:</b> Implements official EEMBC CoreMark® benchmark for microcontroller performance evaluation</li>
<li><b>Algorithm</b> <b>Implementation:</b> Provides list processing, matrix manipulation, state machine, and CRC algorithms</li>
<li><b>Self</b> <b>Checking</b> <b>Mechanism:</b> Implements 16-bit CRC verification for benchmark correctness validation</li>
<li><b>Compiler</b> <b>Independent:</b> Ensures operations derive values not available at compile time for accurate benchmarking</li>
<li><b>Performance</b> <b>Measurement:</b> Provides performance analysis for system optimization</li>
</ol>
<h1><a class="anchor" id="coremark_functionality"></a>
Functionality</h1>
<p>The application performs the following operations:</p><ul>
<li>Executes EEMBC CoreMark® benchmark with 2250 iterations</li>
<li>Implements list processing (find and sort) algorithms</li>
<li>Provides matrix manipulation and state machine operations</li>
<li>Performs CRC calculations for self-checking validation</li>
<li>Outputs results via UART at 115,200 BAUD</li>
<li>Supports performance analysis</li>
</ul>
<h1><a class="anchor" id="coremark_usage"></a>
Usage</h1>
<ol type="1">
<li>Compile with optimization flags (-Omax for Arm6)</li>
<li>Download the application to target device</li>
<li>Monitor UART output for benchmark results</li>
<li>Verify CRC calculations for correctness</li>
<li>Analyze performance metrics and optimization</li>
</ol>
<h1><a class="anchor" id="coremark_configuration"></a>
Configuration</h1>
<ul>
<li><b>ITERATIONS:</b> 2250 benchmark iterations (specified in ambiq_core_config.h)</li>
<li><b>UART</b> <b>Output:</b> 115,200 BAUD, 8-bit, no parity</li>
<li><b>Compiler</b> <b>Options:</b> -Omax for optimal performance</li>
<li><p class="startli"><b>Linker</b> <b>Options:</b> -Omax &ndash;cpu=Cortex-M55 &ndash;lto</p>
<p class="startli">The below documentation details how each coremark example i.e. coremark, coremark_best_cm_per_mJ, coremark_best_performance and coremark_best_power differs based on pre-compile macro defined.</p>
<p class="startli">These macros are used to select different version of coremark as listed in ambiq_core_config.h i.e.</p>
<p class="startli">COREMARK_DEFAULT runs ELP in retention, LP mode. COREMARK_BEST_PERFORMANCE runs ELP On, HP mode. COREMARK_BEST_CM_PER_mJ runs ELP On, LP mode. If there are any different configs to be run, they need to be updated under the respective conditional macro definitions.There are no restrictions as to which combinations can be run under each individual conditional macro.</p>
</li>
</ul>
<p>Purpose: This example runs the official EEMBC COREMARK test.</p>
<p>EEMBC's CoreMark® is a benchmark that measures the performance of microcontrollers (MCUs) and central processing units (CPUs) used in embedded systems. Replacing the antiquated Dhrystone benchmark, Coremark contains implementations of the following algorithms: list processing (find and sort), matrix manipulation (common matrix operations), state machine (determine if an input stream contains valid numbers), and CRC (cyclic redundancy check). It is designed to run on devices from 8-bit microcontrollers to 64-bit microprocessors.</p>
<p>The CRC algorithm serves a dual function; it provides a workload commonly seen in embedded applications and ensures correct operation of the CoreMark benchmark, essentially providing a self-checking mechanism. Specifically, to verify correct operation, a 16-bit CRC is performed on the data contained in elements of the linked-list.</p>
<p>To ensure compilers cannot pre-compute the results at compile time, every operation in the benchmark derives a value that is not available at compile time. Furthermore, all code used within the timed portion of the benchmark is part of the benchmark itself (no library calls).</p>
<p>More info may be found at the <a href="https://www.eembc.org/coremark/">EEMBC CoreMark website</a>.</p>
<p>The Coremark implementation performs 2250 ITERATIONS (specified in ambiq_core_config.h), which is plenty of time for correct operation of the benchmark.</p>
<p>Once the run has completed, the UART is reenabled and the results printed.</p>
<p>Text is output to the UART at 115,200 BAUD, 8 bit, no parity. Please note that text end-of-line is a newline (LF) character only. Therefore, the UART terminal must be set to simulate a CR/LF.</p>
<p>For Arm6 compilation of M55, add the following options in the MDK project. MDK Compiler option in 'Misc Controls': -Omax MDK Linker option in 'Misc Controls': -Omax Non-MDK Compiler option: -Omax Non-MDK Linker option : -Omax &ndash;cpu=Cortex-M55 &ndash;lto</p>
<p>The below documentation details how each coremark example i.e. coremark, coremark_best_cm_per_mJ, coremark_best_performance and coremark_best_power differs based on pre-compile macro defined in config-template.ini file</p>
<p>These macros are used to select different version of coremark as listed in ambiq_core_config.h i.e.</p>
<p>COREMARK_DEFAULT runs cache prefill on, ELP in retention, LP mode. COREMARK_BEST_PERFORMANCE runs cache prefill on, ELP On, HP mode. COREMARK_BEST_CM_PER_mJ runs cache prefill on, ELP On, LP mode. If there are any different configs to be run, they need to be updated under the respective conditional macro definitions. There are no restrictions as to which combinations can be run under each individual condtional macro.</p>
<p>Purpose: This example runs the official EEMBC COREMARK test.</p>
<p>EEMBC's CoreMark® is a benchmark that measures the performance of microcontrollers (MCUs) and central processing units (CPUs) used in embedded systems. Replacing the antiquated Dhrystone benchmark, Coremark contains implementations of the following algorithms: list processing (find and sort), matrix manipulation (common matrix operations), state machine (determine if an input stream contains valid numbers), and CRC (cyclic redundancy check). It is designed to run on devices from 8-bit microcontrollers to 64-bit microprocessors.</p>
<p>The CRC algorithm serves a dual function; it provides a workload commonly seen in embedded applications and ensures correct operation of the CoreMark benchmark, essentially providing a self-checking mechanism. Specifically, to verify correct operation, a 16-bit CRC is performed on the data contained in elements of the linked-list.</p>
<p>To ensure compilers cannot pre-compute the results at compile time, every operation in the benchmark derives a value that is not available at compile time. Furthermore, all code used within the timed portion of the benchmark is part of the benchmark itself (no library calls).</p>
<p>More info may be found at the <a href="https://www.eembc.org/coremark/">EEMBC CoreMark website</a>.</p>
<p>The Coremark implementation performs 2250 ITERATIONS (specified in ambiq_core_config.h), which is plenty of time for correct operation of the benchmark.</p>
<p>Once the run has completed, the UART is reenabled and the results printed.</p>
<p>Text is output to the UART at 115,200 BAUD, 8 bit, no parity. Please note that text end-of-line is a newline (LF) character only. Therefore, the UART terminal must be set to simulate a CR/LF.</p>
<p>For Arm6 compilation of M55, add the following options in the MDK project. MDK Compiler option in 'Misc Controls': -Omax MDK Linker option in 'Misc Controls': -Omax Non-MDK Compiler option: -Omax Non-MDK Linker option : -Omax &ndash;cpu=Cortex-M55 &ndash;lto</p>
<p>The below documentation details how each coremark example i.e. coremark, coremark_best_cm_per_mJ, coremark_best_performance and coremark_best_power differs based on pre-compile macro defined in config-template.ini file</p>
<p>These macros are used to select different version of coremark as listed in ambiq_core_config.h i.e.</p>
<p>COREMARK_DEFAULT runs cache prefill on, ELP in retention, LP mode. COREMARK_BEST_PERFORMANCE runs cache prefill on, ELP On, HP mode. COREMARK_BEST_CM_PER_mJ runs cache prefill on, ELP On, LP mode. If there are any different configs to be run, they need to be updated under the respective conditional macro definitions. There are no restrictions as to which combinations can be run under each individual condtional macro. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga818a82bee980aeabe8784067cafaa8a6" id="r_ga818a82bee980aeabe8784067cafaa8a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga818a82bee980aeabe8784067cafaa8a6">am_coremark_avoidpedanticerror</a> (void)</td></tr>
<tr class="separator:ga818a82bee980aeabe8784067cafaa8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga818a82bee980aeabe8784067cafaa8a6" name="ga818a82bee980aeabe8784067cafaa8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818a82bee980aeabe8784067cafaa8a6">&#9670;&#160;</a></span>am_coremark_avoidpedanticerror()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void am_coremark_avoidpedanticerror </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<hr size="1">
    <body>
        <div id="footer" align="right">        
            <small>
                Generated on Thu Oct 30 2025 19:23:45 for the AmbiqSuite Examples Guide by&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="./ambiq_logo.png" alt="Ambiq"/></a>&nbsp&nbsp Copyright &copy; 2025&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>
