// Seed: 2645745224
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3 = id_3;
endmodule
program module_1 #(
    parameter id_1 = 32'd89,
    parameter id_6 = 32'd59,
    parameter id_9 = 32'd6
) (
    output wor id_0,
    input supply0 _id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wand id_4,
    input wand id_5,
    output wor _id_6
);
  assign id_0 = -1;
  integer id_8;
  logic [id_1 : id_6] _id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire [id_9 : -1] id_10;
endprogram
