Fitter report for Hermes
Mon Jan 19 19:17:14 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |Hermes|sidetone:sidetone_inst|sine_table:sine_table_inst|altsyncram:altsyncram_component|altsyncram_9n91:auto_generated|ALTSYNCRAM
 30. |Hermes|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ALTSYNCRAM
 31. |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|ALTSYNCRAM
 32. |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|ALTSYNCRAM
 33. |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|ALTSYNCRAM
 34. |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|ALTSYNCRAM
 35. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM
 36. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM
 37. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM
 38. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM
 39. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM
 40. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM
 41. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM
 42. |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM
 43. |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM
 44. |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM
 45. |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM
 46. |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|ALTSYNCRAM
 47. |Hermes|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ALTSYNCRAM
 48. |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated|ALTSYNCRAM
 49. |Hermes|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated|altsyncram:ram_block1a0|altsyncram_gt83:auto_generated|ALTSYNCRAM
 50. Fitter DSP Block Usage Summary
 51. DSP Block Details
 52. Routing Usage Summary
 53. LAB Logic Elements
 54. LAB-wide Signals
 55. LAB Signals Sourced
 56. LAB Signals Sourced Out
 57. LAB Distinct Inputs
 58. I/O Rules Summary
 59. I/O Rules Details
 60. I/O Rules Matrix
 61. Fitter Device Options
 62. Operating Settings and Conditions
 63. Estimated Delay Added for Hold Timing Summary
 64. Estimated Delay Added for Hold Timing Details
 65. Fitter Messages
 66. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Jan 19 19:17:14 2015      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Hermes                                     ;
; Top-level Entity Name              ; Hermes                                     ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C40Q240C8                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 36,720 / 39,600 ( 93 % )                   ;
;     Total combinational functions  ; 31,217 / 39,600 ( 79 % )                   ;
;     Dedicated logic registers      ; 26,020 / 39,600 ( 66 % )                   ;
; Total registers                    ; 26020                                      ;
; Total pins                         ; 119 / 129 ( 92 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 983,456 / 1,161,216 ( 85 % )               ;
; Embedded Multiplier 9-bit elements ; 222 / 252 ( 88 % )                         ;
; Total PLLs                         ; 4 / 4 ( 100 % )                            ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP3C40Q240C8        ;                                       ;
; Use smart compilation                                                      ; On                  ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                 ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM             ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                  ; Off                                   ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS        ;                                       ;
; SDO Pin                                                                    ; On                  ;                                       ;
; SCE Pin                                                                    ; On                  ;                                       ;
; DCLK Pin                                                                   ; On                  ;                                       ;
; Data[0] Pin                                                                ; On                  ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                  ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                  ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                  ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit        ; Auto Fit                              ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Enable Beneficial Skew Optimization                                        ; On                  ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Maximum number of global clocks allowed                                    ; -1                  ; -1                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.6%      ;
;     Processor 3            ;  34.7%      ;
;     Processor 4            ;  34.5%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+----------------------------------+------------------------+
; Pin Name                         ; Reason                 ;
+----------------------------------+------------------------+
; FPGA_PLL                         ; Missing drive strength ;
; ATTN_DATA                        ; Missing drive strength ;
; ATTN_CLK                         ; Missing drive strength ;
; ATTN_LE                          ; Missing drive strength ;
; RAND                             ; Missing drive strength ;
; PGA                              ; Missing drive strength ;
; DITH                             ; Missing drive strength ;
; SHDN                             ; Missing drive strength ;
; DAC_ALC                          ; Missing drive strength ;
; DACD[0]                          ; Missing drive strength ;
; DACD[1]                          ; Missing drive strength ;
; DACD[2]                          ; Missing drive strength ;
; DACD[3]                          ; Missing drive strength ;
; DACD[4]                          ; Missing drive strength ;
; DACD[5]                          ; Missing drive strength ;
; DACD[6]                          ; Missing drive strength ;
; DACD[7]                          ; Missing drive strength ;
; DACD[8]                          ; Missing drive strength ;
; DACD[9]                          ; Missing drive strength ;
; DACD[10]                         ; Missing drive strength ;
; DACD[11]                         ; Missing drive strength ;
; DACD[12]                         ; Missing drive strength ;
; DACD[13]                         ; Missing drive strength ;
; CBCLK                            ; Missing drive strength ;
; CLRCIN                           ; Missing drive strength ;
; CLRCOUT                          ; Missing drive strength ;
; CDIN                             ; Missing drive strength ;
; CMCLK                            ; Missing drive strength ;
; CMODE                            ; Missing drive strength ;
; nCS                              ; Missing drive strength ;
; MOSI                             ; Missing drive strength ;
; SSCK                             ; Missing drive strength ;
; PHY_TX[0]                        ; Missing drive strength ;
; PHY_TX[1]                        ; Missing drive strength ;
; PHY_TX[2]                        ; Missing drive strength ;
; PHY_TX[3]                        ; Missing drive strength ;
; PHY_TX_EN                        ; Missing drive strength ;
; PHY_TX_CLOCK                     ; Missing drive strength ;
; PHY_RESET_N                      ; Missing drive strength ;
; PHY_MDC                          ; Missing drive strength ;
; SCK                              ; Missing drive strength ;
; SI                               ; Missing drive strength ;
; CS                               ; Missing drive strength ;
; NCONFIG                          ; Missing drive strength ;
; ADCMOSI                          ; Missing drive strength ;
; ADCCLK                           ; Missing drive strength ;
; nADCCS                           ; Missing drive strength ;
; SPI_SDO                          ; Missing drive strength ;
; SPI_SCK                          ; Missing drive strength ;
; J15_5                            ; Missing drive strength ;
; J15_6                            ; Missing drive strength ;
; FPGA_PTT                         ; Missing drive strength ;
; IO1                              ; Missing drive strength ;
; USEROUT0                         ; Missing drive strength ;
; USEROUT1                         ; Missing drive strength ;
; USEROUT2                         ; Missing drive strength ;
; USEROUT3                         ; Missing drive strength ;
; USEROUT4                         ; Missing drive strength ;
; USEROUT5                         ; Missing drive strength ;
; USEROUT6                         ; Missing drive strength ;
; Status_LED                       ; Missing drive strength ;
; DEBUG_LED2                       ; Missing drive strength ;
; DEBUG_LED3                       ; Missing drive strength ;
; DEBUG_LED4                       ; Missing drive strength ;
; DEBUG_LED5                       ; Missing drive strength ;
; DEBUG_LED6                       ; Missing drive strength ;
; DEBUG_LED7                       ; Missing drive strength ;
; DEBUG_LED8                       ; Missing drive strength ;
; DEBUG_LED9                       ; Missing drive strength ;
; DEBUG_LED10                      ; Missing drive strength ;
; PWM_out                          ; Missing drive strength ;
; cycloneii_asmiblock2~ALTERA_DCLK ; Missing drive strength ;
; cycloneii_asmiblock2~ALTERA_SCE  ; Missing drive strength ;
; cycloneii_asmiblock2~ALTERA_SDO  ; Missing drive strength ;
; PHY_MDIO                         ; Missing drive strength ;
+----------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                          ; Action          ; Operation          ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                             ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; C122_sync_phase_word[0][0]_OTERM331_OTERM1383                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM331_OTERM1385                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM331_OTERM1387                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM331_OTERM1389                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM331_OTERM1391                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM331_OTERM1393                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM331_OTERM1395                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][0]_OTERM333_OTERM1381                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][1]_OTERM335_OTERM1379                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][2]_OTERM337_OTERM1377                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][3]_OTERM339_OTERM1375                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][4]_OTERM341_OTERM1373                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][5]_OTERM343_OTERM1371                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][6]_OTERM345_OTERM1369                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][7]_OTERM347_OTERM1367                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][8]_OTERM349_OTERM1365                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][9]_OTERM351_OTERM1363                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][10]_OTERM353_OTERM1361                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][11]_OTERM355_OTERM1293                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][12]_OTERM357_OTERM1291                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][13]_OTERM359_OTERM1289                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][14]_OTERM361_OTERM1287                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][15]_OTERM363_OTERM1285                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][16]_OTERM365_OTERM1283                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][17]_OTERM367_OTERM1281                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][18]_OTERM369_OTERM1279                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][19]_OTERM371_OTERM1277                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][20]_OTERM373_OTERM1275                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][21]_OTERM375_OTERM1273                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][22]_OTERM377_OTERM1271                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][23]_OTERM379_OTERM1269                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][24]_OTERM381_OTERM1267                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][25]_OTERM383_OTERM1265                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][26]_OTERM385_OTERM1263                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][27]_OTERM387_OTERM1261                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][28]_OTERM389_OTERM1259                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][29]_OTERM391_OTERM1257                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][30]_OTERM393_OTERM1255                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[0][31]_OTERM395_OTERM1253                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM265_OTERM807                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM265_OTERM809                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM265_OTERM811                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM265_OTERM813                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM265_OTERM815                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM265_OTERM817                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM265_OTERM819                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][0]_OTERM267_OTERM805                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][1]_OTERM269_OTERM803                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][2]_OTERM271_OTERM801                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][3]_OTERM273_OTERM799                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][4]_OTERM275_OTERM797                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][5]_OTERM277_OTERM795                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][6]_OTERM279_OTERM793                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][7]_OTERM281_OTERM791                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][8]_OTERM283_OTERM789                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][9]_OTERM285_OTERM787                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][10]_OTERM287_OTERM785                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][11]_OTERM289_OTERM717                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][12]_OTERM291_OTERM715                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][13]_OTERM293_OTERM713                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][14]_OTERM295_OTERM711                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][15]_OTERM297_OTERM709                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][16]_OTERM299_OTERM707                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][17]_OTERM301_OTERM705                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][18]_OTERM303_OTERM703                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][19]_OTERM305_OTERM701                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][20]_OTERM307_OTERM699                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][21]_OTERM309_OTERM697                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][22]_OTERM311_OTERM695                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][23]_OTERM313_OTERM693                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][24]_OTERM315_OTERM691                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][25]_OTERM317_OTERM689                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][26]_OTERM319_OTERM687                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][27]_OTERM321_OTERM685                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][28]_OTERM323_OTERM683                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][29]_OTERM325_OTERM681                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][30]_OTERM327_OTERM679                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[1][31]_OTERM329_OTERM677                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM951                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM953                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM955                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM957                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM959                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM961                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM199_OTERM963                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][0]_OTERM201_OTERM949                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][1]_OTERM203_OTERM947                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][2]_OTERM205_OTERM945                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][3]_OTERM207_OTERM943                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][4]_OTERM209_OTERM941                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][5]_OTERM211_OTERM939                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][6]_OTERM213_OTERM937                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][7]_OTERM215_OTERM935                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][8]_OTERM217_OTERM933                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][9]_OTERM219_OTERM931                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][10]_OTERM221_OTERM929                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][11]_OTERM223_OTERM861                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][12]_OTERM225_OTERM859                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][13]_OTERM227_OTERM857                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][14]_OTERM229_OTERM855                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][15]_OTERM231_OTERM853                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][16]_OTERM233_OTERM851                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][17]_OTERM235_OTERM849                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][18]_OTERM237_OTERM847                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][19]_OTERM239_OTERM845                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][20]_OTERM241_OTERM843                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][21]_OTERM243_OTERM841                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][22]_OTERM245_OTERM839                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][23]_OTERM247_OTERM837                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][24]_OTERM249_OTERM835                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][25]_OTERM251_OTERM833                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][26]_OTERM253_OTERM831                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][27]_OTERM255_OTERM829                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][28]_OTERM257_OTERM827                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][29]_OTERM259_OTERM825                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][30]_OTERM261_OTERM823                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[2][31]_OTERM263_OTERM821                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM397_OTERM1095                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM397_OTERM1097                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM397_OTERM1099                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM397_OTERM1101                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM397_OTERM1103                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM397_OTERM1105                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM397_OTERM1107                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][0]_OTERM399_OTERM1093                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][1]_OTERM401_OTERM1091                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][2]_OTERM403_OTERM1089                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][3]_OTERM405_OTERM1087                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][4]_OTERM407_OTERM1085                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][5]_OTERM409_OTERM1083                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][6]_OTERM411_OTERM1081                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][7]_OTERM413_OTERM1079                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][8]_OTERM415_OTERM1077                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][9]_OTERM417_OTERM1075                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][10]_OTERM419_OTERM1073                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][11]_OTERM421_OTERM1005                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][12]_OTERM423_OTERM1003                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][13]_OTERM425_OTERM1001                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][14]_OTERM427_OTERM999                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][15]_OTERM429_OTERM997                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][16]_OTERM431_OTERM995                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][17]_OTERM433_OTERM993                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][18]_OTERM435_OTERM991                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][19]_OTERM437_OTERM989                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][20]_OTERM439_OTERM987                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][21]_OTERM441_OTERM985                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][22]_OTERM443_OTERM983                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][23]_OTERM445_OTERM981                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][24]_OTERM447_OTERM979                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][25]_OTERM449_OTERM977                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][26]_OTERM451_OTERM975                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][27]_OTERM453_OTERM973                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][28]_OTERM455_OTERM971                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][29]_OTERM457_OTERM969                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][30]_OTERM459_OTERM967                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; C122_sync_phase_word[3][31]_OTERM461_OTERM965                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM463_OTERM1239                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM463_OTERM1241                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM463_OTERM1243                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM463_OTERM1245                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM463_OTERM1247                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM463_OTERM1249                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM463_OTERM1251                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[0]_OTERM465_OTERM1237                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[1]_OTERM467_OTERM1235                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[2]_OTERM469_OTERM1233                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[3]_OTERM471_OTERM1231                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[4]_OTERM473_OTERM1229                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[5]_OTERM475_OTERM1227                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[6]_OTERM477_OTERM1225                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[7]_OTERM479_OTERM1223                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[8]_OTERM481_OTERM1221                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[9]_OTERM483_OTERM1219                                 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[10]_OTERM485_OTERM1217                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                              ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[11]_OTERM487_OTERM1149                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[12]_OTERM489_OTERM1147                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[13]_OTERM491_OTERM1145                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[14]_OTERM493_OTERM1143                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[15]_OTERM495_OTERM1141                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[16]_OTERM497_OTERM1139                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[17]_OTERM499_OTERM1137                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[18]_OTERM501_OTERM1135                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[19]_OTERM503_OTERM1133                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[20]_OTERM505_OTERM1131                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[21]_OTERM507_OTERM1129                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[22]_OTERM509_OTERM1127                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[23]_OTERM511_OTERM1125                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[24]_OTERM513_OTERM1123                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[25]_OTERM515_OTERM1121                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[26]_OTERM517_OTERM1119                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[27]_OTERM519_OTERM1117                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[28]_OTERM521_OTERM1115                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[29]_OTERM523_OTERM1113                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[30]_OTERM525_OTERM1111                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; C122_sync_phase_word_Tx[31]_OTERM527_OTERM1109                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[0]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[0]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[0]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[0]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[1]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[1]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[1]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[1]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[2]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[2]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[2]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[2]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[3]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[3]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[3]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[3]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[4]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[4]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[4]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[4]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[5]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[5]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[5]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[5]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[6]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[6]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[6]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[6]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[7]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[7]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[7]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[7]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[8]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[8]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[8]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[8]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[9]                                         ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[9]                                         ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[9]~_Duplicate_1                                                           ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[9]~_Duplicate_1                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[10]                                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[10]                                        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[10]~_Duplicate_1                                                          ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[10]~_Duplicate_1                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[11]                                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[11]                                        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[11]~_Duplicate_1                                                          ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[11]~_Duplicate_1                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[12]                                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[12]                                        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[12]~_Duplicate_1                                                          ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[12]~_Duplicate_1                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[13]                                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[13]                                        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[13]~_Duplicate_1                                                          ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[13]~_Duplicate_1                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[14]                                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[14]                                        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[14]~_Duplicate_1                                                          ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[14]~_Duplicate_1                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[15]                                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[15]                                        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[15]~_Duplicate_1                                                          ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[15]~_Duplicate_1                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[16]                                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[16]                                        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[16]~_Duplicate_1                                                          ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[16]~_Duplicate_1                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[17]                                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[17]                                        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|reg_coef[17]~_Duplicate_1                                                          ; Q                ;                       ;
; FirInterp5_1025_EER:fiEER|reg_coef[17]~_Duplicate_1                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAB            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[0]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[1]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[2]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[3]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[4]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[5]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[6]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[7]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[8]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[9]                                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[10]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[11]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[12]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[13]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[14]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[15]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[16]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[17]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[18]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[19]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[20]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[21]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[22]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[23]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[24]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[25]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[26]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[27]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[28]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[29]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[30]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[31]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[32]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[33]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[34]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp5_1025_EER:fiEER|reg_q[35]                                           ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[0]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[0]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[1]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[1]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[2]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[2]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[3]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[3]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[4]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[4]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[5]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[5]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[6]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[6]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[7]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[7]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[8]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[8]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[9]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[9]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                                                                  ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[10]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[10]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                                                                 ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[11]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[11]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                                                                 ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[12]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[12]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                                                                 ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[13]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[13]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                                                                 ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[14]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[14]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                                                                 ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[15]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[15]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                                                                 ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[16]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[16]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                                                                 ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_coef[17]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_coef[17]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                                                                 ; Q                ;                       ;
; FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[0]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[1]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[2]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[3]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[4]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[5]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[6]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[7]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[8]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[9]                                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[10]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[11]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[12]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[13]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[14]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[15]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[16]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[17]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ; DATAA            ;                       ;
; FirInterp8_1024:fi|reg_q[18]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[19]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[20]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[21]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[22]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[23]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[24]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[25]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[26]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[27]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[28]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[29]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[30]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[31]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[32]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[33]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[34]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; FirInterp8_1024:fi|reg_q[35]                                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[1]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[1]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[1]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[2]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[2]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[2]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[3]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[3]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[3]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[4]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[4]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[4]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[4]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[4]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[4]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[5]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[5]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[5]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[5]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[5]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[5]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[6]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[6]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[6]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[7]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[7]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[7]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[7]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[7]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[7]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[8]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[8]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[8]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[9]                                                ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[9]                                                ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_1                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_1                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_1                                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[9]~_Duplicate_2                                                                  ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[10]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[10]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[10]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[11]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[11]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[11]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[12]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[12]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[12]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[12]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[12]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[12]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[13]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[13]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[13]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[14]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[14]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[14]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[15]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[15]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[15]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[16]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[16]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[16]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[17]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[17]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[17]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[17]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[17]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[17]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[18]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[18]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[18]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[18]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[18]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[18]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[19]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[19]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[19]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[19]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[19]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[19]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[20]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[20]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[20]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[21]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[21]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[21]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[21]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[21]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[21]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[22]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[22]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[22]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[23]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[23]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[23]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[24]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[24]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[24]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[25]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[25]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[26]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[26]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[27]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[27]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[28]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[28]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[28]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[28]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[28]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[28]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[29]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[29]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[29]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[29]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[29]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[29]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[30]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[30]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[30]~_Duplicate_2                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]                                               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_1                                                                 ; Q                ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_1                                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ; DATAA            ;                       ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_1                                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; Rx_MAC:Rx_MAC_inst|IP_lease[31]~_Duplicate_2                                                                 ; Q                ;                       ;
; keyer_weight[0]                                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; keyer_weight[1]                                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; keyer_weight[2]                                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; keyer_weight[3]                                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; keyer_weight[4]                                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; keyer_weight[5]                                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; keyer_weight[6]                                                               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_mult1                                          ; DATAB            ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|mac_out6                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|mac_out4                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[1]~2_OTERM4333_OTERM5243   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[1]~2_OTERM4333_OTERM5279   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[2]~4_OTERM4331_OTERM5241   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[2]~4_OTERM4331_OTERM5277   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[3]~6_OTERM4329_OTERM5239   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[3]~6_OTERM4329_OTERM5275   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[4]~8_OTERM4327_OTERM5237   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[4]~8_OTERM4327_OTERM5273   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[5]~10_OTERM4325_OTERM5235  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[5]~10_OTERM4325_OTERM5271  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[6]~12_OTERM4323_OTERM5233  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[6]~12_OTERM4323_OTERM5269  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[7]~14_OTERM4321_OTERM5231  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[7]~14_OTERM4321_OTERM5267  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[8]~16_OTERM4319_OTERM5229  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[8]~16_OTERM4319_OTERM5265  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[9]~18_OTERM4317_OTERM5227  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[9]~18_OTERM4317_OTERM5263  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[10]~20_OTERM4315_OTERM5225 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[10]~20_OTERM4315_OTERM5261 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[11]~22_OTERM4313_OTERM5223 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[11]~22_OTERM4313_OTERM5259 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[12]~24_OTERM4311_OTERM5221 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[12]~24_OTERM4311_OTERM5257 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[13]~26_OTERM4309_OTERM5219 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[13]~26_OTERM4309_OTERM5255 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[14]~28_OTERM4307_OTERM5217 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[14]~28_OTERM4307_OTERM5253 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[15]~30_OTERM4305_OTERM5215 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[15]~30_OTERM4305_OTERM5251 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[16]~32_OTERM4303_OTERM5213 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[16]~32_OTERM4303_OTERM5249 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[17]~34_OTERM4301_OTERM5211 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[17]~34_OTERM4301_OTERM5247 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|mac_out8                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5209 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[19]~38_OTERM4297_OTERM5179 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[19]~38_OTERM4297_OTERM5207 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[20]~40_OTERM4295_OTERM5177 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[20]~40_OTERM4295_OTERM5205 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[21]~42_OTERM4293_OTERM5175 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[21]~42_OTERM4293_OTERM5203 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[22]~44_OTERM4291_OTERM5173 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[22]~44_OTERM4291_OTERM5201 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[23]~46_OTERM4289_OTERM5171 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[23]~46_OTERM4289_OTERM5199 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[24]~48_OTERM4287_OTERM5169 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[24]~48_OTERM4287_OTERM5197 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[25]~50_OTERM4285_OTERM5167 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[25]~50_OTERM4285_OTERM5195 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[26]~52_OTERM4283_OTERM5165 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[26]~52_OTERM4283_OTERM5193 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[27]~54_OTERM4281_OTERM5163 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[27]~54_OTERM4281_OTERM5191 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[28]~56_OTERM4279_OTERM5161 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[28]~56_OTERM4279_OTERM5189 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[29]~58_OTERM4277_OTERM5159 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[29]~58_OTERM4277_OTERM5187 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[30]~60_OTERM4275_OTERM5157 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[30]~60_OTERM4275_OTERM5185 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[31]~62_OTERM4273_OTERM5183 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|mac_out6                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|mac_out4                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[1]~2_OTERM4531_OTERM4865   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[1]~2_OTERM4531_OTERM4901   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[2]~4_OTERM4529_OTERM4863   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[2]~4_OTERM4529_OTERM4899   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[3]~6_OTERM4527_OTERM4861   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[3]~6_OTERM4527_OTERM4897   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[4]~8_OTERM4525_OTERM4859   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[4]~8_OTERM4525_OTERM4895   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[5]~10_OTERM4523_OTERM4857  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[5]~10_OTERM4523_OTERM4893  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[6]~12_OTERM4521_OTERM4855  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[6]~12_OTERM4521_OTERM4891  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[7]~14_OTERM4519_OTERM4853  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[7]~14_OTERM4519_OTERM4889  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[8]~16_OTERM4517_OTERM4851  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[8]~16_OTERM4517_OTERM4887  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[9]~18_OTERM4515_OTERM4849  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[9]~18_OTERM4515_OTERM4885  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[10]~20_OTERM4513_OTERM4847 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[10]~20_OTERM4513_OTERM4883 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[11]~22_OTERM4511_OTERM4845 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[11]~22_OTERM4511_OTERM4881 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[12]~24_OTERM4509_OTERM4843 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[12]~24_OTERM4509_OTERM4879 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[13]~26_OTERM4507_OTERM4841 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[13]~26_OTERM4507_OTERM4877 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[14]~28_OTERM4505_OTERM4839 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[14]~28_OTERM4505_OTERM4875 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[15]~30_OTERM4503_OTERM4837 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[15]~30_OTERM4503_OTERM4873 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[16]~32_OTERM4501_OTERM4835 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[16]~32_OTERM4501_OTERM4871 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[17]~34_OTERM4499_OTERM4833 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[17]~34_OTERM4499_OTERM4869 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|mac_out8                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4831 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[19]~38_OTERM4495_OTERM4801 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[19]~38_OTERM4495_OTERM4829 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[20]~40_OTERM4493_OTERM4799 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[20]~40_OTERM4493_OTERM4827 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[21]~42_OTERM4491_OTERM4797 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[21]~42_OTERM4491_OTERM4825 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[22]~44_OTERM4489_OTERM4795 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[22]~44_OTERM4489_OTERM4823 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[23]~46_OTERM4487_OTERM4793 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[23]~46_OTERM4487_OTERM4821 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[24]~48_OTERM4485_OTERM4791 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[24]~48_OTERM4485_OTERM4819 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[25]~50_OTERM4483_OTERM4789 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[25]~50_OTERM4483_OTERM4817 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[26]~52_OTERM4481_OTERM4787 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[26]~52_OTERM4481_OTERM4815 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[27]~54_OTERM4479_OTERM4785 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[27]~54_OTERM4479_OTERM4813 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[28]~56_OTERM4477_OTERM4783 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[28]~56_OTERM4477_OTERM4811 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[29]~58_OTERM4475_OTERM4781 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[29]~58_OTERM4475_OTERM4809 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[30]~60_OTERM4473_OTERM4779 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[30]~60_OTERM4473_OTERM4807 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[31]~62_OTERM4471_OTERM4805 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|mac_out6                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|mac_out4                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[1]~2_OTERM4465_OTERM4991   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[1]~2_OTERM4465_OTERM5027   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[2]~4_OTERM4463_OTERM4989   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[2]~4_OTERM4463_OTERM5025   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[3]~6_OTERM4461_OTERM4987   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[3]~6_OTERM4461_OTERM5023   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[4]~8_OTERM4459_OTERM4985   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[4]~8_OTERM4459_OTERM5021   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[5]~10_OTERM4457_OTERM4983  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[5]~10_OTERM4457_OTERM5019  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[6]~12_OTERM4455_OTERM4981  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[6]~12_OTERM4455_OTERM5017  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[7]~14_OTERM4453_OTERM4979  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[7]~14_OTERM4453_OTERM5015  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[8]~16_OTERM4451_OTERM4977  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[8]~16_OTERM4451_OTERM5013  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[9]~18_OTERM4449_OTERM4975  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[9]~18_OTERM4449_OTERM5011  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[10]~20_OTERM4447_OTERM4973 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[10]~20_OTERM4447_OTERM5009 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[11]~22_OTERM4445_OTERM4971 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[11]~22_OTERM4445_OTERM5007 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[12]~24_OTERM4443_OTERM4969 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[12]~24_OTERM4443_OTERM5005 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[13]~26_OTERM4441_OTERM4967 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[13]~26_OTERM4441_OTERM5003 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[14]~28_OTERM4439_OTERM4965 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[14]~28_OTERM4439_OTERM5001 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[15]~30_OTERM4437_OTERM4963 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[15]~30_OTERM4437_OTERM4999 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[16]~32_OTERM4435_OTERM4961 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[16]~32_OTERM4435_OTERM4997 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[17]~34_OTERM4433_OTERM4959 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[17]~34_OTERM4433_OTERM4995 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|mac_out8                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4957 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[19]~38_OTERM4429_OTERM4927 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[19]~38_OTERM4429_OTERM4955 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[20]~40_OTERM4427_OTERM4925 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[20]~40_OTERM4427_OTERM4953 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[21]~42_OTERM4425_OTERM4923 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[21]~42_OTERM4425_OTERM4951 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[22]~44_OTERM4423_OTERM4921 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[22]~44_OTERM4423_OTERM4949 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[23]~46_OTERM4421_OTERM4919 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[23]~46_OTERM4421_OTERM4947 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[24]~48_OTERM4419_OTERM4917 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[24]~48_OTERM4419_OTERM4945 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[25]~50_OTERM4417_OTERM4915 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[25]~50_OTERM4417_OTERM4943 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[26]~52_OTERM4415_OTERM4913 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[26]~52_OTERM4415_OTERM4941 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[27]~54_OTERM4413_OTERM4911 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[27]~54_OTERM4413_OTERM4939 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[28]~56_OTERM4411_OTERM4909 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[28]~56_OTERM4411_OTERM4937 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[29]~58_OTERM4409_OTERM4907 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[29]~58_OTERM4409_OTERM4935 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[30]~60_OTERM4407_OTERM4905 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[30]~60_OTERM4407_OTERM4933 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[31]~62_OTERM4405_OTERM4931 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|mac_out6                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|mac_out4                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[1]~2_OTERM4399_OTERM5117   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[1]~2_OTERM4399_OTERM5153   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[2]~4_OTERM4397_OTERM5115   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[2]~4_OTERM4397_OTERM5151   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[3]~6_OTERM4395_OTERM5113   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[3]~6_OTERM4395_OTERM5149   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[4]~8_OTERM4393_OTERM5111   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[4]~8_OTERM4393_OTERM5147   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[5]~10_OTERM4391_OTERM5109  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[5]~10_OTERM4391_OTERM5145  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[6]~12_OTERM4389_OTERM5107  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[6]~12_OTERM4389_OTERM5143  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[7]~14_OTERM4387_OTERM5105  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[7]~14_OTERM4387_OTERM5141  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[8]~16_OTERM4385_OTERM5103  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[8]~16_OTERM4385_OTERM5139  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[9]~18_OTERM4383_OTERM5101  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[9]~18_OTERM4383_OTERM5137  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[10]~20_OTERM4381_OTERM5099 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[10]~20_OTERM4381_OTERM5135 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[11]~22_OTERM4379_OTERM5097 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[11]~22_OTERM4379_OTERM5133 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[12]~24_OTERM4377_OTERM5095 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[12]~24_OTERM4377_OTERM5131 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[13]~26_OTERM4375_OTERM5093 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[13]~26_OTERM4375_OTERM5129 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[14]~28_OTERM4373_OTERM5091 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[14]~28_OTERM4373_OTERM5127 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[15]~30_OTERM4371_OTERM5089 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[15]~30_OTERM4371_OTERM5125 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[16]~32_OTERM4369_OTERM5087 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[16]~32_OTERM4369_OTERM5123 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[17]~34_OTERM4367_OTERM5085 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[17]~34_OTERM4367_OTERM5121 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|mac_out8                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5083 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[19]~38_OTERM4363_OTERM5053 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[19]~38_OTERM4363_OTERM5081 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[20]~40_OTERM4361_OTERM5051 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[20]~40_OTERM4361_OTERM5079 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[21]~42_OTERM4359_OTERM5049 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[21]~42_OTERM4359_OTERM5077 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[22]~44_OTERM4357_OTERM5047 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[22]~44_OTERM4357_OTERM5075 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[23]~46_OTERM4355_OTERM5045 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[23]~46_OTERM4355_OTERM5073 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[24]~48_OTERM4353_OTERM5043 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[24]~48_OTERM4353_OTERM5071 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[25]~50_OTERM4351_OTERM5041 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[25]~50_OTERM4351_OTERM5069 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[26]~52_OTERM4349_OTERM5039 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[26]~52_OTERM4349_OTERM5067 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[27]~54_OTERM4347_OTERM5037 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[27]~54_OTERM4347_OTERM5065 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[28]~56_OTERM4345_OTERM5035 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[28]~56_OTERM4345_OTERM5063 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[29]~58_OTERM4343_OTERM5033 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[29]~58_OTERM4343_OTERM5061 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[30]~60_OTERM4341_OTERM5031 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[30]~60_OTERM4341_OTERM5059 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[31]~62_OTERM4339_OTERM5057 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|mac_out6                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|mac_out4                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[1]~2_OTERM4267_OTERM5369   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[1]~2_OTERM4267_OTERM5405   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[2]~4_OTERM4265_OTERM5367   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[2]~4_OTERM4265_OTERM5403   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[3]~6_OTERM4263_OTERM5365   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[3]~6_OTERM4263_OTERM5401   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[4]~8_OTERM4261_OTERM5363   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[4]~8_OTERM4261_OTERM5399   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[5]~10_OTERM4259_OTERM5361  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[5]~10_OTERM4259_OTERM5397  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[6]~12_OTERM4257_OTERM5359  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[6]~12_OTERM4257_OTERM5395  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[7]~14_OTERM4255_OTERM5357  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[7]~14_OTERM4255_OTERM5393  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[8]~16_OTERM4253_OTERM5355  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[8]~16_OTERM4253_OTERM5391  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[9]~18_OTERM4251_OTERM5353  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[9]~18_OTERM4251_OTERM5389  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[10]~20_OTERM4249_OTERM5351 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[10]~20_OTERM4249_OTERM5387 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[11]~22_OTERM4247_OTERM5349 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[11]~22_OTERM4247_OTERM5385 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[12]~24_OTERM4245_OTERM5347 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[12]~24_OTERM4245_OTERM5383 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[13]~26_OTERM4243_OTERM5345 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[13]~26_OTERM4243_OTERM5381 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[14]~28_OTERM4241_OTERM5343 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[14]~28_OTERM4241_OTERM5379 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[15]~30_OTERM4239_OTERM5341 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[15]~30_OTERM4239_OTERM5377 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[16]~32_OTERM4237_OTERM5339 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[16]~32_OTERM4237_OTERM5375 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[17]~34_OTERM4235_OTERM5337 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[17]~34_OTERM4235_OTERM5373 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|mac_out8                                                              ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5335 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[19]~38_OTERM4231_OTERM5305 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[19]~38_OTERM4231_OTERM5333 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[20]~40_OTERM4229_OTERM5303 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[20]~40_OTERM4229_OTERM5331 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[21]~42_OTERM4227_OTERM5301 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[21]~42_OTERM4227_OTERM5329 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[22]~44_OTERM4225_OTERM5299 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[22]~44_OTERM4225_OTERM5327 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[23]~46_OTERM4223_OTERM5297 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[23]~46_OTERM4223_OTERM5325 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[24]~48_OTERM4221_OTERM5295 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[24]~48_OTERM4221_OTERM5323 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[25]~50_OTERM4219_OTERM5293 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[25]~50_OTERM4219_OTERM5321 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[26]~52_OTERM4217_OTERM5291 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[26]~52_OTERM4217_OTERM5319 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[27]~54_OTERM4215_OTERM5289 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[27]~54_OTERM4215_OTERM5317 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[28]~56_OTERM4213_OTERM5287 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[28]~56_OTERM4213_OTERM5315 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[29]~58_OTERM4211_OTERM5285 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[29]~58_OTERM4211_OTERM5313 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[30]~60_OTERM4209_OTERM5283 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[30]~60_OTERM4209_OTERM5311 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[31]~62_OTERM4207_OTERM5309 ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                  ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[18]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[19]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[20]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[21]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[22]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[23]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[24]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[25]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[26]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[27]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[28]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[29]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[30]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[31]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[32]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[33]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[34]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[35]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[0]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[1]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[2]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[3]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[4]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[5]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[6]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[7]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[8]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[9]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[10]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[11]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[12]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[13]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[14]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[15]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[16]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[0]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[1]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[2]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[3]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[4]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[5]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[6]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[7]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[8]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[9]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[10]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_q[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[18]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[19]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[20]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[21]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[22]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[23]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[24]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[25]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[26]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[27]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[28]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[29]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[30]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[31]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[32]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[33]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[34]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[35]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[0]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[1]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[2]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[3]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[4]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[5]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[6]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[7]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[8]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[9]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[10]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[11]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[12]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[13]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[14]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[15]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[16]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[0]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[1]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[2]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[3]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[4]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[5]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[6]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[7]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[8]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[9]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[10]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_q[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[18]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[19]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[20]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[21]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[22]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[23]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[24]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[25]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[26]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[27]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[28]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[29]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[30]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[31]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[32]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[33]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[34]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[35]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[0]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[1]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[2]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[3]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[4]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[5]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[6]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[7]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[8]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[9]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[10]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[11]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[12]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[13]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[14]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[15]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[16]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[0]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[1]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[2]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[3]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[4]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[5]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[6]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[7]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[8]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[9]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[10]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_q[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[18]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[19]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[20]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[21]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[22]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[23]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[24]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[25]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[26]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[27]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[28]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[29]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[30]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[31]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[32]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[33]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[34]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[35]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2              ; DATAOUT          ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[0]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[1]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[2]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[3]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[4]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[5]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[6]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[7]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[8]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]                   ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_1                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_1      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_1      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_2                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_2      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_2      ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[9]~_Duplicate_3                                     ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[10]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[11]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[12]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[13]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[14]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[15]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[16]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]                  ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]                  ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_1     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_1     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_2     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAB            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_2     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[0]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[1]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[2]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[3]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[4]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[5]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[6]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[7]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[8]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[9]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[10]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_q[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[0]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[1]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[2]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[3]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[4]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[5]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[6]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[7]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[8]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[9]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[10]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[18]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[19]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[20]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[21]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[22]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[23]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[24]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[25]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[26]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[27]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[28]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[29]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[30]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[31]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[32]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[33]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[34]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|reg_q[35]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[0]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[1]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[2]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[3]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[4]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[5]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[6]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[7]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[8]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[9]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[10]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[18]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[19]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[20]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[21]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[22]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[23]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[24]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[25]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[26]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[27]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[28]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[29]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[30]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[31]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[32]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[33]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[34]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|reg_q[35]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[0]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[1]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[2]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[3]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[4]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[5]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[6]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[7]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[8]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[9]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[10]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[18]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[19]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[20]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[21]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[22]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[23]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[24]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[25]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[26]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[27]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[28]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[29]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[30]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[31]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[32]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[33]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[34]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|reg_q[35]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[0]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[1]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[2]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[3]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[4]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[5]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[6]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[7]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[8]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[9]                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[10]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[11]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[12]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[13]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[14]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[15]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[16]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[17]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[18]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[19]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[20]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[21]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[22]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[23]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[24]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[25]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[26]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[27]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[28]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[29]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[30]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[31]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[32]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[33]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[34]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|reg_q[35]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[0]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[1]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[2]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[3]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[4]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[5]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[6]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[7]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[8]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]                     ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]                     ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_1        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_2                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_2        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_2        ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_3                                       ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[9]~_Duplicate_3        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[10]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[11]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[12]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[13]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[14]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[15]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[16]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]                    ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_1       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_2                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_2       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_2       ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_3                                      ; Q                ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~_Duplicate_3       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAB            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[0]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[1]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[2]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[3]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[4]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[5]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[6]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[7]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[8]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[9]                        ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[10]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[11]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[12]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[13]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[14]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[15]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[16]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[17]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[18]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[19]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[20]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[21]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[22]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[23]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[24]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[25]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[26]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[27]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[28]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[29]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[30]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[31]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[32]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[33]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[34]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|reg_q[35]                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ; DATAA            ;                       ;
; sidetone:sidetone_inst|Add4~0_OTERM1459                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~2_OTERM1457                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~4_OTERM1455                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~6_OTERM1453                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~8_OTERM1451                                       ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~10_OTERM1449                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~12_OTERM1447                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~14_OTERM1445                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~16_OTERM1443                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~18_OTERM1441                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~20_OTERM1439                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~22_OTERM1437                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~24_OTERM1435                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~26_OTERM1433                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~28_OTERM1431                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|Add4~30_OTERM1429                                      ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[0]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[1]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[2]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[3]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[4]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[5]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[6]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[7]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[8]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[9]                                    ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[10]                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[11]                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[12]                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[13]                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[14]                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone:sidetone_inst|cdc_sync:tone|q1[15]                                   ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; sidetone_level[0]                                                             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ; DATAB            ;                       ;
; sidetone_level[0]                                                             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone_level[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; sidetone_level[1]                                                             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ; DATAB            ;                       ;
; sidetone_level[1]                                                             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone_level[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; sidetone_level[2]                                                             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ; DATAB            ;                       ;
; sidetone_level[2]                                                             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone_level[2]~_Duplicate_1                                                                               ; Q                ;                       ;
; sidetone_level[3]                                                             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ; DATAB            ;                       ;
; sidetone_level[3]                                                             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone_level[3]~_Duplicate_1                                                                               ; Q                ;                       ;
; sidetone_level[4]                                                             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ; DATAB            ;                       ;
; sidetone_level[4]                                                             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone_level[4]~_Duplicate_1                                                                               ; Q                ;                       ;
; sidetone_level[5]                                                             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ; DATAB            ;                       ;
; sidetone_level[5]                                                             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone_level[5]~_Duplicate_1                                                                               ; Q                ;                       ;
; sidetone_level[6]                                                             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ; DATAB            ;                       ;
; sidetone_level[6]                                                             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone_level[6]~_Duplicate_1                                                                               ; Q                ;                       ;
; sidetone_level[7]                                                             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ; DATAB            ;                       ;
; sidetone_level[7]                                                             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; sidetone_level[7]~_Duplicate_1                                                                               ; Q                ;                       ;
; C122_phase_word_Tx[1]~28                                                      ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[1]~28_Duplicate_36                                                                        ; COMBOUT          ;                       ;
; C122_phase_word_Tx[1]~28                                                      ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; C122_phase_word_Tx[3]~26                                                      ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[3]~26_Duplicate_35                                                                        ; COMBOUT          ;                       ;
; C122_phase_word_Tx[3]~26                                                      ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; C122_phase_word_Tx[4]~25                                                      ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[4]~25_Duplicate_34                                                                        ; COMBOUT          ;                       ;
; C122_phase_word_Tx[4]~25                                                      ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; C122_phase_word_Tx[7]~22                                                      ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[7]~22_Duplicate_37                                                                        ; COMBOUT          ;                       ;
; C122_phase_word_Tx[7]~22                                                      ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; C122_phase_word_Tx[10]~19                                                     ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[10]~19_Duplicate_38                                                                       ; COMBOUT          ;                       ;
; C122_phase_word_Tx[10]~19                                                     ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; C122_phase_word_Tx[12]~17                                                     ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[12]~17_Duplicate_39                                                                       ; COMBOUT          ;                       ;
; C122_phase_word_Tx[12]~17                                                     ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; C122_phase_word_Tx[13]~16                                                     ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[13]~16_Duplicate_40                                                                       ; COMBOUT          ;                       ;
; C122_phase_word_Tx[13]~16                                                     ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; C122_phase_word_Tx[16]~13                                                     ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[16]~13_Duplicate_33                                                                       ; COMBOUT          ;                       ;
; C122_phase_word_Tx[16]~13                                                     ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; C122_phase_word_Tx[25]~4                                                      ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; C122_phase_word_Tx[25]~4_Duplicate_41                                                                        ; COMBOUT          ;                       ;
; C122_phase_word_Tx[25]~4                                                      ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; Hermes_ADC:ADC_SPI|nCS                                                        ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; Hermes_ADC:ADC_SPI|nCS~_Duplicate_2                                                                          ; Q                ;                       ;
; TLV320_SPI:TLV|SSCK                                                           ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; TLV320_SPI:TLV|SSCK~_Duplicate_2                                                                             ; Q                ;                       ;
; TLV320_SPI:TLV|nCS                                                            ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; TLV320_SPI:TLV|nCS~_Duplicate_2                                                                              ; Q                ;                       ;
; profile:profile_CW|Selector24~1                                               ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; profile:profile_CW|Selector24~1_Duplicate_5                                                                  ; COMBOUT          ;                       ;
; profile:profile_CW|char_PTT~0                                                 ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; profile:profile_CW|char_PTT~0_Duplicate_2                                                                    ; COMBOUT          ;                       ;
; profile:profile_CW|char_PTT~0                                                 ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; select_frequency[1]~29                                                        ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; select_frequency[1]~29_Duplicate_35                                                                          ; COMBOUT          ;                       ;
; select_frequency[1]~29                                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; select_frequency[16]~13                                                       ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; select_frequency[16]~13_Duplicate_34                                                                         ; COMBOUT          ;                       ;
; select_frequency[16]~13                                                       ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; select_frequency[17]~12                                                       ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; select_frequency[17]~12_Duplicate_36                                                                         ; COMBOUT          ;                       ;
; select_frequency[17]~12                                                       ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; select_frequency[24]~5                                                        ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; select_frequency[24]~5_Duplicate_37                                                                          ; COMBOUT          ;                       ;
; select_frequency[24]~5                                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; select_frequency[25]~4                                                        ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; select_frequency[25]~4_Duplicate_38                                                                          ; COMBOUT          ;                       ;
; select_frequency[25]~4                                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; select_frequency[26]~3                                                        ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; select_frequency[26]~3_Duplicate_39                                                                          ; COMBOUT          ;                       ;
; select_frequency[26]~3                                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; select_frequency[27]~2                                                        ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; select_frequency[27]~2_Duplicate_40                                                                          ; COMBOUT          ;                       ;
; select_frequency[27]~2                                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; select_frequency[28]~1                                                        ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; select_frequency[28]~1_Duplicate_41                                                                          ; COMBOUT          ;                       ;
; select_frequency[28]~1                                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; sp_rcv_ctrl:SPC|state~1                                                       ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; sp_rcv_ctrl:SPC|state~1_Duplicate_12                                                                         ; COMBOUT          ;                       ;
; sp_rcv_ctrl:SPC|state~1                                                       ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
; sp_rcv_ctrl:SPC|state~3                                                       ; Duplicated      ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; sp_rcv_ctrl:SPC|state~3_Duplicate_13                                                                         ; COMBOUT          ;                       ;
; sp_rcv_ctrl:SPC|state~3                                                       ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                              ;                  ;                       ;
+-------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                      ;
+-------------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name        ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                                    ; Ignored Value ; Ignored Source             ;
+-------------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; SDO Pin     ;                ;              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; ON            ; Compiler or HDL Assignment ;
; SCE Pin     ;                ;              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; ON            ; Compiler or HDL Assignment ;
; DCLK Pin    ;                ;              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; ON            ; Compiler or HDL Assignment ;
; Data[0] Pin ;                ;              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ON            ; Compiler or HDL Assignment ;
+-------------+----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 61286 ) ; 0.00 % ( 0 / 61286 )       ; 0.00 % ( 0 / 61286 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 61286 ) ; 0.00 % ( 0 / 61286 )       ; 0.00 % ( 0 / 61286 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 61272 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/HPSDR/trunk/Hermes/Source/Hermes_v3.1/Hermes.pin.


+-------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                 ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Total logic elements                        ; 36,720 / 39,600 ( 93 % )        ;
;     -- Combinational with no register       ; 10700                           ;
;     -- Register only                        ; 5503                            ;
;     -- Combinational with a register        ; 20517                           ;
;                                             ;                                 ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 6544                            ;
;     -- 3 input functions                    ; 16759                           ;
;     -- <=2 input functions                  ; 7914                            ;
;     -- Register only                        ; 5503                            ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 12493                           ;
;     -- arithmetic mode                      ; 18724                           ;
;                                             ;                                 ;
; Total registers*                            ; 26,020 / 40,170 ( 65 % )        ;
;     -- Dedicated logic registers            ; 26,020 / 39,600 ( 66 % )        ;
;     -- I/O registers                        ; 0 / 570 ( 0 % )                 ;
;                                             ;                                 ;
; Total LABs:  partially or completely used   ; 2,451 / 2,475 ( 99 % )          ;
; Virtual pins                                ; 0                               ;
; I/O pins                                    ; 119 / 129 ( 92 % )              ;
;     -- Clock pins                           ; 5 / 8 ( 63 % )                  ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                   ;
;                                             ;                                 ;
; Global signals                              ; 20                              ;
; M9Ks                                        ; 126 / 126 ( 100 % )             ;
; Total block memory bits                     ; 983,456 / 1,161,216 ( 85 % )    ;
; Total block memory implementation bits      ; 1,161,216 / 1,161,216 ( 100 % ) ;
; Embedded Multiplier 9-bit elements          ; 222 / 252 ( 88 % )              ;
; PLLs                                        ; 4 / 4 ( 100 % )                 ;
; Global clocks                               ; 20 / 20 ( 100 % )               ;
; JTAGs                                       ; 0 / 1 ( 0 % )                   ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                   ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                   ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                   ;
; Average interconnect usage (total/H/V)      ; 47% / 47% / 48%                 ;
; Peak interconnect usage (total/H/V)         ; 67% / 67% / 68%                 ;
; Maximum fan-out                             ; 18993                           ;
; Highest non-global fan-out                  ; 18993                           ;
; Total fan-out                               ; 175646                          ;
; Average fan-out                             ; 2.84                            ;
+---------------------------------------------+---------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 36720 / 39600 ( 93 % ) ; 0 / 39600 ( 0 % )              ;
;     -- Combinational with no register       ; 10700                  ; 0                              ;
;     -- Register only                        ; 5503                   ; 0                              ;
;     -- Combinational with a register        ; 20517                  ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 6544                   ; 0                              ;
;     -- 3 input functions                    ; 16759                  ; 0                              ;
;     -- <=2 input functions                  ; 7914                   ; 0                              ;
;     -- Register only                        ; 5503                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 12493                  ; 0                              ;
;     -- arithmetic mode                      ; 18724                  ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 26020                  ; 0                              ;
;     -- Dedicated logic registers            ; 26020 / 39600 ( 66 % ) ; 0 / 39600 ( 0 % )              ;
;     -- I/O registers                        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 2451 / 2475 ( 99 % )   ; 0 / 2475 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 119                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 222 / 252 ( 88 % )     ; 0 / 252 ( 0 % )                ;
; Total memory bits                           ; 983456                 ; 0                              ;
; Total RAM block bits                        ; 1161216                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 4 / 4 ( 100 % )                ;
; M9K                                         ; 126 / 126 ( 100 % )    ; 0 / 126 ( 0 % )                ;
; Clock control block                         ; 10 / 24 ( 41 % )       ; 10 / 24 ( 41 % )               ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 3058                   ; 4                              ;
;     -- Registered Input Connections         ; 2690                   ; 0                              ;
;     -- Output Connections                   ; 5                      ; 3057                           ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 182290                 ; 3075                           ;
;     -- Registered Connections               ; 77004                  ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 2                      ; 3061                           ;
;     -- hard_block:auto_generated_inst       ; 3061                   ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 44                     ; 4                              ;
;     -- Output Ports                         ; 74                     ; 11                             ;
;     -- Bidir Ports                          ; 1                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name                                                                                                                                          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ADCMISO                                                                                                                                       ; 57    ; 2        ; 0            ; 3            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ANT_TUNE                                                                                                                                      ; 94    ; 4        ; 38           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; 24    ; 1        ; 0            ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; CDOUT                                                                                                                                         ; 235   ; 8        ; 5            ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CLK_25MHZ                                                                                                                                     ; 33    ; 2        ; 0            ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[0]                                                                                                                                        ; 187   ; 7        ; 56           ; 43           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[10]                                                                                                                                       ; 166   ; 6        ; 67           ; 28           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[11]                                                                                                                                       ; 164   ; 6        ; 67           ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[12]                                                                                                                                       ; 162   ; 6        ; 67           ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[13]                                                                                                                                       ; 161   ; 6        ; 67           ; 26           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[14]                                                                                                                                       ; 160   ; 6        ; 67           ; 25           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[15]                                                                                                                                       ; 159   ; 6        ; 67           ; 25           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[1]                                                                                                                                        ; 186   ; 7        ; 59           ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[2]                                                                                                                                        ; 185   ; 7        ; 59           ; 43           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[3]                                                                                                                                        ; 184   ; 7        ; 61           ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[4]                                                                                                                                        ; 183   ; 7        ; 63           ; 43           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[5]                                                                                                                                        ; 177   ; 6        ; 67           ; 40           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[6]                                                                                                                                        ; 176   ; 6        ; 67           ; 39           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[7]                                                                                                                                        ; 173   ; 6        ; 67           ; 35           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[8]                                                                                                                                        ; 171   ; 6        ; 67           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; INA[9]                                                                                                                                        ; 169   ; 6        ; 67           ; 31           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO2                                                                                                                                           ; 46    ; 2        ; 0            ; 12           ; 14           ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO4                                                                                                                                           ; 88    ; 3        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO5                                                                                                                                           ; 99    ; 4        ; 43           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO6                                                                                                                                           ; 100   ; 4        ; 43           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; IO8                                                                                                                                           ; 126   ; 5        ; 67           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; KEY_DASH                                                                                                                                      ; 73    ; 3        ; 9            ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; KEY_DOT                                                                                                                                       ; 76    ; 3        ; 20           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; LTC2208_122MHz                                                                                                                                ; 152   ; 6        ; 67           ; 22           ; 0            ; 18993                 ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; MODE2                                                                                                                                         ; 110   ; 4        ; 54           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; OSC_10MHZ                                                                                                                                     ; 89    ; 3        ; 36           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; OVERFLOW                                                                                                                                      ; 146   ; 5        ; 67           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_CLK125                                                                                                                                    ; 149   ; 5        ; 67           ; 22           ; 21           ; 27                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_INT_N                                                                                                                                     ; 55    ; 2        ; 0            ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX[0]                                                                                                                                     ; 6     ; 1        ; 0            ; 40           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX[1]                                                                                                                                     ; 13    ; 1        ; 0            ; 37           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX[2]                                                                                                                                     ; 18    ; 1        ; 0            ; 31           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX[3]                                                                                                                                     ; 21    ; 1        ; 0            ; 29           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PHY_RX_CLOCK                                                                                                                                  ; 31    ; 1        ; 0            ; 21           ; 0            ; 65                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; PTT                                                                                                                                           ; 98    ; 4        ; 43           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; RX_DV                                                                                                                                         ; 113   ; 4        ; 61           ; 0            ; 28           ; 27                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; SO                                                                                                                                            ; 70    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; SPI_SDI                                                                                                                                       ; 32    ; 1        ; 0            ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ;
; _122MHz                                                                                                                                       ; 150   ; 5        ; 67           ; 22           ; 14           ; 1377                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                                                                                                                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADCCLK                                                                                                                                       ; 82    ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADCMOSI                                                                                                                                      ; 78    ; 3        ; 20           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; 23    ; 1        ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; 14    ; 1        ; 0            ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; 12    ; 1        ; 0            ; 37           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ATTN_CLK                                                                                                                                     ; 22    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_DATA                                                                                                                                    ; 39    ; 2        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_LE                                                                                                                                      ; 69    ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CBCLK                                                                                                                                        ; 240   ; 8        ; 1            ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CDIN                                                                                                                                         ; 239   ; 8        ; 1            ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLRCIN                                                                                                                                       ; 236   ; 8        ; 3            ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLRCOUT                                                                                                                                      ; 232   ; 8        ; 9            ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMCLK                                                                                                                                        ; 223   ; 8        ; 22           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMODE                                                                                                                                        ; 230   ; 8        ; 11           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CS                                                                                                                                           ; 87    ; 3        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[0]                                                                                                                                      ; 195   ; 7        ; 50           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[10]                                                                                                                                     ; 217   ; 8        ; 27           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[11]                                                                                                                                     ; 218   ; 8        ; 25           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[12]                                                                                                                                     ; 219   ; 8        ; 25           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[13]                                                                                                                                     ; 221   ; 8        ; 25           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[1]                                                                                                                                      ; 196   ; 7        ; 48           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[2]                                                                                                                                      ; 197   ; 7        ; 48           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[3]                                                                                                                                      ; 200   ; 7        ; 45           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[4]                                                                                                                                      ; 201   ; 7        ; 45           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[5]                                                                                                                                      ; 202   ; 7        ; 45           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[6]                                                                                                                                      ; 203   ; 7        ; 41           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[7]                                                                                                                                      ; 207   ; 7        ; 38           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[8]                                                                                                                                      ; 214   ; 8        ; 29           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[9]                                                                                                                                      ; 216   ; 8        ; 29           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_ALC                                                                                                                                      ; 137   ; 5        ; 67           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED10                                                                                                                                  ; 106   ; 4        ; 48           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED2                                                                                                                                   ; 93    ; 4        ; 38           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED3                                                                                                                                   ; 142   ; 5        ; 67           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED4                                                                                                                                   ; 139   ; 5        ; 67           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED5                                                                                                                                   ; 188   ; 7        ; 56           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED6                                                                                                                                   ; 37    ; 2        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED7                                                                                                                                   ; 111   ; 4        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED8                                                                                                                                   ; 112   ; 4        ; 59           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED9                                                                                                                                   ; 103   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DITH                                                                                                                                         ; 189   ; 7        ; 54           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_PLL                                                                                                                                     ; 144   ; 5        ; 67           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_PTT                                                                                                                                     ; 84    ; 3        ; 29           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; IO1                                                                                                                                          ; 95    ; 4        ; 41           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; J15_5                                                                                                                                        ; 114   ; 4        ; 61           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; J15_6                                                                                                                                        ; 117   ; 4        ; 63           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MOSI                                                                                                                                         ; 226   ; 8        ; 14           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NCONFIG                                                                                                                                      ; 63    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA                                                                                                                                          ; 143   ; 5        ; 67           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_MDC                                                                                                                                      ; 51    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_RESET_N                                                                                                                                  ; 56    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[0]                                                                                                                                    ; 50    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[1]                                                                                                                                    ; 49    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[2]                                                                                                                                    ; 45    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[3]                                                                                                                                    ; 44    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX_CLOCK                                                                                                                                 ; 43    ; 2        ; 0            ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX_EN                                                                                                                                    ; 41    ; 2        ; 0            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM_out                                                                                                                                      ; 9     ; 1        ; 0            ; 38           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAND                                                                                                                                         ; 145   ; 5        ; 67           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCK                                                                                                                                          ; 68    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHDN                                                                                                                                         ; 194   ; 7        ; 50           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SI                                                                                                                                           ; 38    ; 2        ; 0            ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_SCK                                                                                                                                      ; 83    ; 3        ; 27           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_SDO                                                                                                                                      ; 81    ; 3        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SSCK                                                                                                                                         ; 224   ; 8        ; 20           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Status_LED                                                                                                                                   ; 80    ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT0                                                                                                                                     ; 135   ; 5        ; 67           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT1                                                                                                                                     ; 134   ; 5        ; 67           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT2                                                                                                                                     ; 133   ; 5        ; 67           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT3                                                                                                                                     ; 132   ; 5        ; 67           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT4                                                                                                                                     ; 131   ; 5        ; 67           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT5                                                                                                                                     ; 128   ; 5        ; 67           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT6                                                                                                                                     ; 127   ; 5        ; 67           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nADCCS                                                                                                                                       ; 118   ; 4        ; 63           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nCS                                                                                                                                          ; 231   ; 8        ; 9            ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                   ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+
; PHY_MDIO ; 52    ; 2        ; 0            ; 5            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; MDIO:MDIO_inst|MDIO_inout~3 (inverted) ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                                                                                                                                            ;
+----------+------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name                                                                                                                              ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; 12       ; DIFFIO_L8n, DATA1, ASDO                  ; As input tri-stated      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L10p, FLASH_nCE, nCSO             ; As input tri-stated      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                  ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 23       ; DCLK                                     ; As output driving ground ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; Dual Purpose Pin          ;
; 24       ; DATA0                                    ; As input tri-stated      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                  ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 30       ; nCE                                      ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 144      ; DIFFIO_R32n, DEV_OE                      ; Use as regular IO        ; FPGA_PLL                                                                                                                                      ; Dual Purpose Pin          ;
; 145      ; DIFFIO_R32p, DEV_CLRn                    ; Use as regular IO        ; RAND                                                                                                                                          ; Dual Purpose Pin          ;
; 153      ; CONF_DONE                                ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 155      ; MSEL0                                    ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 157      ; MSEL1                                    ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 158      ; MSEL2                                    ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 158      ; MSEL3                                    ; -                        ; -                                                                                                                                             ; Dedicated Programming Pin ;
; 159      ; DIFFIO_R27n, INIT_DONE                   ; Use as regular IO        ; INA[15]                                                                                                                                       ; Dual Purpose Pin          ;
; 160      ; DIFFIO_R27p, CRC_ERROR                   ; Use as regular IO        ; INA[14]                                                                                                                                       ; Dual Purpose Pin          ;
; 162      ; DIFFIO_R24n, nCEO                        ; Use as programming pin   ; INA[12]                                                                                                                                       ; Dual Purpose Pin          ;
; 164      ; DIFFIO_R24p, CLKUSR                      ; Use as regular IO        ; INA[11]                                                                                                                                       ; Dual Purpose Pin          ;
; 171      ; DIFFIO_R12n, nWE                         ; Use as regular IO        ; INA[8]                                                                                                                                        ; Dual Purpose Pin          ;
; 176      ; DIFFIO_R4n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO        ; INA[6]                                                                                                                                        ; Dual Purpose Pin          ;
; 194      ; DIFFIO_T41p, PADD2                       ; Use as regular IO        ; SHDN                                                                                                                                          ; Dual Purpose Pin          ;
; 196      ; DIFFIO_T38n, PADD3                       ; Use as regular IO        ; DACD[1]                                                                                                                                       ; Dual Purpose Pin          ;
; 200      ; DIFFIO_T37p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; DACD[3]                                                                                                                                       ; Dual Purpose Pin          ;
; 201      ; DIFFIO_T36n, PADD5                       ; Use as regular IO        ; DACD[4]                                                                                                                                       ; Dual Purpose Pin          ;
; 202      ; DIFFIO_T36p, PADD6                       ; Use as regular IO        ; DACD[5]                                                                                                                                       ; Dual Purpose Pin          ;
; 207      ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; DACD[7]                                                                                                                                       ; Dual Purpose Pin          ;
; 214      ; DIFFIO_T24p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; DACD[8]                                                                                                                                       ; Dual Purpose Pin          ;
; 218      ; DIFFIO_T20n, DATA2                       ; Use as regular IO        ; DACD[11]                                                                                                                                      ; Dual Purpose Pin          ;
; 219      ; DIFFIO_T20p, DATA3                       ; Use as regular IO        ; DACD[12]                                                                                                                                      ; Dual Purpose Pin          ;
; 221      ; DIFFIO_T19p, DATA4                       ; Use as regular IO        ; DACD[13]                                                                                                                                      ; Dual Purpose Pin          ;
; 224      ; DIFFIO_T16n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; SSCK                                                                                                                                          ; Dual Purpose Pin          ;
; 226      ; DIFFIO_T11p, DATA5                       ; Use as regular IO        ; MOSI                                                                                                                                          ; Dual Purpose Pin          ;
; 231      ; DIFFIO_T8p, DATA6                        ; Use as regular IO        ; nCS                                                                                                                                           ; Dual Purpose Pin          ;
; 232      ; DIFFIO_T7n, DATA7                        ; Use as regular IO        ; CLRCOUT                                                                                                                                       ; Dual Purpose Pin          ;
; 236      ; DIFFIO_T3p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO        ; CLRCIN                                                                                                                                        ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 17 ( 94 % )  ; 3.3V          ; --           ;
; 3        ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ;
; 4        ; 15 / 18 ( 83 % )  ; 3.3V          ; --           ;
; 5        ; 17 / 17 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 12 / 13 ( 92 % )  ; 3.3V          ; --           ;
; 7        ; 16 / 18 ( 89 % )  ; 3.3V          ; --           ;
; 8        ; 16 / 18 ( 89 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                                                            ;
+----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                                                                                                ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                                                                                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                                                                                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                                                                                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; PHY_RX[0]                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ;            ; 1        ; VCCIO1                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 14         ; 1        ; PWM_out                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 10       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 17         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 18         ; 1        ; PHY_RX[1]                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 21         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 41         ; 1        ; ^nSTATUS                                                                                                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 42         ; 1        ; PHY_RX[2]                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 20       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 50         ; 1        ; PHY_RX[3]                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 53         ; 1        ; ATTN_CLK                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 58         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 59         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 60         ; 1        ; ^nCONFIG                                                                                                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 61         ; 1        ; #TDI                                                                                                                                          ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 62         ; 1        ; #TCK                                                                                                                                          ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 63         ; 1        ; #TMS                                                                                                                                          ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 29       ; 64         ; 1        ; #TDO                                                                                                                                          ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 30       ; 65         ; 1        ; ^nCE                                                                                                                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 66         ; 1        ; PHY_RX_CLOCK                                                                                                                                  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 67         ; 1        ; SPI_SDI                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 68         ; 2        ; CLK_25MHZ                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 69         ; 2        ; GND+                                                                                                                                          ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 35       ;            ; 2        ; VCCIO2                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 74         ; 2        ; DEBUG_LED6                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 38       ; 75         ; 2        ; SI                                                                                                                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 39       ; 80         ; 2        ; ATTN_DATA                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 40       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 83         ; 2        ; PHY_TX_EN                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 86         ; 2        ; PHY_TX_CLOCK                                                                                                                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 44       ; 88         ; 2        ; PHY_TX[3]                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 45       ; 89         ; 2        ; PHY_TX[2]                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 46       ; 103        ; 2        ; IO2                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 47       ;            ; 2        ; VCCIO2                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 110        ; 2        ; PHY_TX[1]                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 50       ; 121        ; 2        ; PHY_TX[0]                                                                                                                                     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 51       ; 129        ; 2        ; PHY_MDC                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 52       ; 130        ; 2        ; PHY_MDIO                                                                                                                                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 53       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 134        ; 2        ; PHY_INT_N                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 56       ; 135        ; 2        ; PHY_RESET_N                                                                                                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 57       ; 136        ; 2        ; ADCMISO                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ;            ; --       ; VCCA1                                                                                                                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                                                                                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                                                                                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 147        ; 3        ; NCONFIG                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 64       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 65       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ; 3        ; VCCIO3                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 152        ; 3        ; SCK                                                                                                                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 154        ; 3        ; ATTN_LE                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 155        ; 3        ; SO                                                                                                                                            ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 72       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 73       ; 159        ; 3        ; KEY_DASH                                                                                                                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 74       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 178        ; 3        ; KEY_DOT                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ; 179        ; 3        ; ADCMOSI                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 79       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 182        ; 3        ; Status_LED                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 81       ; 183        ; 3        ; SPI_SDO                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 82       ; 184        ; 3        ; ADCCLK                                                                                                                                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 83       ; 190        ; 3        ; SPI_SCK                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 84       ; 191        ; 3        ; FPGA_PTT                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 85       ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 86       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 87       ; 202        ; 3        ; CS                                                                                                                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 88       ; 203        ; 3        ; IO4                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 89       ; 204        ; 3        ; OSC_10MHZ                                                                                                                                     ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 90       ; 205        ; 3        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 91       ; 206        ; 4        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 207        ; 4        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 208        ; 4        ; DEBUG_LED2                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 94       ; 209        ; 4        ; ANT_TUNE                                                                                                                                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 95       ; 213        ; 4        ; IO1                                                                                                                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 96       ;            ; 4        ; VCCIO4                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 218        ; 4        ; PTT                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 99       ; 219        ; 4        ; IO5                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 100      ; 222        ; 4        ; IO6                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 101      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 102      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 103      ; 224        ; 4        ; DEBUG_LED9                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 104      ;            ; 4        ; VCCIO4                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 228        ; 4        ; DEBUG_LED10                                                                                                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 107      ; 229        ; 4        ; RESERVED_INPUT                                                                                                                                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 108      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 110      ; 245        ; 4        ; MODE2                                                                                                                                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 252        ; 4        ; DEBUG_LED7                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 253        ; 4        ; DEBUG_LED8                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 258        ; 4        ; RX_DV                                                                                                                                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 261        ; 4        ; J15_5                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 266        ; 4        ; J15_6                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 118      ; 267        ; 4        ; nADCCS                                                                                                                                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 119      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 120      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 121      ;            ;          ; VCCD_PLL4                                                                                                                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                                                                                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                                                                                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 277        ; 5        ; IO8                                                                                                                                           ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 127      ; 278        ; 5        ; USEROUT6                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 128      ; 280        ; 5        ; USEROUT5                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 129      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 283        ; 5        ; USEROUT4                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 132      ; 284        ; 5        ; USEROUT3                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 133      ; 285        ; 5        ; USEROUT2                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 134      ; 288        ; 5        ; USEROUT1                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 135      ; 289        ; 5        ; USEROUT0                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 136      ;            ; 5        ; VCCIO5                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 299        ; 5        ; DAC_ALC                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 138      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 301        ; 5        ; DEBUG_LED4                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 140      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 317        ; 5        ; DEBUG_LED3                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 143      ; 330        ; 5        ; PGA                                                                                                                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 144      ; 331        ; 5        ; FPGA_PLL                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 145      ; 332        ; 5        ; RAND                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 146      ; 337        ; 5        ; OVERFLOW                                                                                                                                      ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 147      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 148      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 149      ; 342        ; 5        ; PHY_CLK125                                                                                                                                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 150      ; 343        ; 5        ; _122MHz                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 151      ; 344        ; 6        ; GND+                                                                                                                                          ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 345        ; 6        ; LTC2208_122MHz                                                                                                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 153      ; 346        ; 6        ; ^CONF_DONE                                                                                                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 155      ; 347        ; 6        ; ^MSEL0                                                                                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 348        ; 6        ; ^MSEL1                                                                                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 349        ; 6        ; ^MSEL2                                                                                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 350        ; 6        ; ^MSEL3                                                                                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 353        ; 6        ; INA[15]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 160      ; 354        ; 6        ; INA[14]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 161      ; 357        ; 6        ; INA[13]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 162      ; 360        ; 6        ; INA[12]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 361        ; 6        ; INA[11]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 165      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 362        ; 6        ; INA[10]                                                                                                                                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 167      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 168      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 169      ; 374        ; 6        ; INA[9]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 170      ;            ; 6        ; VCCIO6                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 171      ; 387        ; 6        ; INA[8]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 172      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 391        ; 6        ; INA[7]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 174      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 175      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 176      ; 405        ; 6        ; INA[6]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 177      ; 407        ; 6        ; INA[5]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 178      ;            ; --       ; VCCA2                                                                                                                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                                                                                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                                                                                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 182      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 183      ; 423        ; 7        ; INA[4]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 184      ; 426        ; 7        ; INA[3]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 185      ; 430        ; 7        ; INA[2]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 186      ; 431        ; 7        ; INA[1]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 187      ; 434        ; 7        ; INA[0]                                                                                                                                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 188      ; 435        ; 7        ; DEBUG_LED5                                                                                                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 189      ; 439        ; 7        ; DITH                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 190      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 447        ; 7        ; SHDN                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 195      ; 450        ; 7        ; DACD[0]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 196      ; 453        ; 7        ; DACD[1]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 197      ; 454        ; 7        ; DACD[2]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 198      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 199      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 200      ; 457        ; 7        ; DACD[3]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 201      ; 458        ; 7        ; DACD[4]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 202      ; 459        ; 7        ; DACD[5]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 203      ; 468        ; 7        ; DACD[6]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 204      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 207      ; 474        ; 7        ; DACD[7]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 208      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 479        ; 7        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 480        ; 7        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 481        ; 8        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 482        ; 8        ; GND+                                                                                                                                          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 214      ; 488        ; 8        ; DACD[8]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 215      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 491        ; 8        ; DACD[9]                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 217      ; 492        ; 8        ; DACD[10]                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 218      ; 497        ; 8        ; DACD[11]                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 219      ; 498        ; 8        ; DACD[12]                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 220      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 221      ; 500        ; 8        ; DACD[13]                                                                                                                                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 222      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 223      ; 506        ; 8        ; CMCLK                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 224      ; 507        ; 8        ; SSCK                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 225      ;            ; 8        ; VCCIO8                                                                                                                                        ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 226      ; 518        ; 8        ; MOSI                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 227      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 523        ; 8        ; CMODE                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 231      ; 525        ; 8        ; nCS                                                                                                                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 232      ; 526        ; 8        ; CLRCOUT                                                                                                                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 233      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 234      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 235      ; 536        ; 8        ; CDOUT                                                                                                                                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 236      ; 539        ; 8        ; CLRCIN                                                                                                                                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 237      ;            ;          ; VCCINT                                                                                                                                        ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 238      ;            ;          ; GND                                                                                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 239      ; 545        ; 8        ; CDIN                                                                                                                                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 240      ; 546        ; 8        ; CBCLK                                                                                                                                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                          ; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1 ; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1 ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1 ; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; SDC pin name                  ; PLL2_inst|altpll_component|auto_generated|pll1                               ; PLL_inst|altpll_component|auto_generated|pll1                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                       ; Normal                                                                        ; Normal                                                                       ; No compensation                                                                          ;
; Compensate clock              ; clock0                                                                       ; clock0                                                                        ; clock0                                                                       ; --                                                                                       ;
; Compensated input/output pins ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Switchover type               ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Input frequency 0             ; 10.0 MHz                                                                     ; 122.88 MHz                                                                    ; 122.88 MHz                                                                   ; 125.0 MHz                                                                                ;
; Input frequency 1             ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Nominal PFD frequency         ; 10.0 MHz                                                                     ; 122.9 MHz                                                                     ; 12.3 MHz                                                                     ; 125.0 MHz                                                                                ;
; Nominal VCO frequency         ; 400.0 MHz                                                                    ; 491.5 MHz                                                                     ; 528.4 MHz                                                                    ; 625.0 MHz                                                                                ;
; VCO post scale K counter      ; 2                                                                            ; 2                                                                             ; 2                                                                            ; 2                                                                                        ;
; VCO frequency control         ; Auto                                                                         ; Auto                                                                          ; Auto                                                                         ; Auto                                                                                     ;
; VCO phase shift step          ; 312 ps                                                                       ; 254 ps                                                                        ; 236 ps                                                                       ; 200 ps                                                                                   ;
; VCO multiply                  ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; VCO divide                    ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Freq min lock                 ; 7.5 MHz                                                                      ; 75.01 MHz                                                                     ; 69.78 MHz                                                                    ; 60.01 MHz                                                                                ;
; Freq max lock                 ; 16.25 MHz                                                                    ; 162.55 MHz                                                                    ; 151.22 MHz                                                                   ; 130.04 MHz                                                                               ;
; M VCO Tap                     ; 0                                                                            ; 0                                                                             ; 0                                                                            ; 0                                                                                        ;
; M Initial                     ; 1                                                                            ; 1                                                                             ; 1                                                                            ; 1                                                                                        ;
; M value                       ; 40                                                                           ; 4                                                                             ; 43                                                                           ; 5                                                                                        ;
; N value                       ; 1                                                                            ; 1                                                                             ; 10                                                                           ; 1                                                                                        ;
; Charge pump current           ; setting 1                                                                    ; setting 1                                                                     ; setting 1                                                                    ; setting 1                                                                                ;
; Loop filter resistance        ; setting 20                                                                   ; setting 28                                                                    ; setting 20                                                                   ; setting 28                                                                               ;
; Loop filter capacitance       ; setting 0                                                                    ; setting 0                                                                     ; setting 0                                                                    ; setting 0                                                                                ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                           ; 1.19 MHz to 1.7 MHz                                                           ; 450 kHz to 590 kHz                                                           ; 1.19 MHz to 1.7 MHz                                                                      ;
; Bandwidth type                ; Medium                                                                       ; Medium                                                                        ; Medium                                                                       ; Medium                                                                                   ;
; Real time reconfigurable      ; Off                                                                          ; Off                                                                           ; Off                                                                          ; Off                                                                                      ;
; Scan chain MIF file           ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Preserve PLL counter order    ; Off                                                                          ; Off                                                                           ; Off                                                                          ; Off                                                                                      ;
; PLL location                  ; PLL_1                                                                        ; PLL_4                                                                         ; PLL_2                                                                        ; PLL_3                                                                                    ;
; Inclk0 signal                 ; OSC_10MHZ                                                                    ; _122MHz                                                                       ; LTC2208_122MHz                                                               ; PHY_CLK125                                                                               ;
; Inclk1 signal                 ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                                ; Dedicated Pin                                                                 ; Dedicated Pin                                                                ; Global Clock                                                                             ;
; Inclk1 signal type            ; --                                                                           ; --                                                                            ; --                                                                           ; --                                                                                       ;
+-------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+--------------+------+--------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                                 ; Output Clock ; Mult ; Div    ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+------------------------------------------------------------------------------------------------------+--------------+------+--------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]             ; clock0       ; 1    ; 125    ; 0.08 MHz         ; 0 (0 ps)    ; 0.09 (312 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; PLL2_inst|altpll_component|auto_generated|pll1|clk[0]       ;
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]~cascade_in  ; --           ; --   ; --     ; --               ; --          ; --               ; --         ; C0      ; 10            ; 5/5 Even     ; --            ; 1       ; 0       ;                                                             ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 1536   ; 0.08 MHz         ; 0 (0 ps)    ; 0.09 (254 ps)    ; 50/50      ; C1      ; 512           ; 256/256 Even ; C0            ; 1       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 2    ; 1      ; 245.76 MHz       ; 0 (0 ps)    ; 22.50 (254 ps)   ; 50/50      ; C2      ; 2             ; 1/1 Even     ; --            ; 1       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --     ; --               ; --          ; --               ; --         ; C0      ; 12            ; 6/6 Even     ; --            ; 1       ; 0       ;                                                             ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; clock0       ; 43   ; 110    ; 48.03 MHz        ; 0 (0 ps)    ; 4.09 (236 ps)    ; 50/50      ; C0      ; 11            ; 6/5 Odd      ; --            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]             ; clock1       ; 1    ; 10     ; 12.29 MHz        ; 0 (0 ps)    ; 1.05 (236 ps)    ; 50/50      ; C1      ; 43            ; 22/21 Odd    ; --            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]             ; clock2       ; 43   ; 176130 ; 0.03 MHz         ; 0 (0 ps)    ; 0.15 (236 ps)    ; 50/50      ; C3      ; 309           ; 155/154 Odd  ; C2            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3]             ; clock3       ; 1    ; 80     ; 1.54 MHz         ; 0 (0 ps)    ; 0.13 (236 ps)    ; 50/50      ; C4      ; 344           ; 172/172 Even ; --            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]~cascade_in  ; --           ; --   ; --     ; --               ; --          ; --               ; --         ; C2      ; 57            ; 28/29 Odd    ; --            ; 1       ; 0       ;                                                             ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 50     ; 2.5 MHz          ; 0 (0 ps)    ; 0.18 (200 ps)    ; 50/50      ; C0      ; 250           ; 125/125 Even ; --            ; 1       ; 0       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 5      ; 25.0 MHz         ; 0 (0 ps)    ; 1.80 (200 ps)    ; 50/50      ; C2      ; 25            ; 13/12 Odd    ; --            ; 1       ; 0       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 10     ; 12.5 MHz         ; 0 (0 ps)    ; 0.90 (200 ps)    ; 50/50      ; C1      ; 50            ; 25/25 Even   ; --            ; 1       ; 0       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------------------------------+--------------+------+--------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------+--------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Logic Cells  ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                            ; Library Name ;
+----------------------------------------------------------------------------+--------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Hermes                                                                    ; 36720 (2055) ; 26020 (1028)              ; 0 (0)         ; 983456      ; 126  ; 222          ; 0       ; 111       ; 119  ; 0            ; 10700 (877)  ; 5503 (268)        ; 20517 (976)      ; |Hermes                                                                                                                                                                                                                        ; work         ;
;    |ASMI_interface:ASMI_int_inst|                                          ; 356 (173)    ; 210 (77)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 139 (80)     ; 5 (0)             ; 212 (93)         ; |Hermes|ASMI_interface:ASMI_int_inst                                                                                                                                                                                           ; work         ;
;       |ASMI:ASMI_inst|                                                     ; 192 (0)      ; 133 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 59 (0)       ; 5 (0)             ; 128 (0)          ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                                                                                                                                                                            ; work         ;
;          |ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component| ; 192 (118)    ; 133 (72)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 59 (46)      ; 5 (5)             ; 128 (65)         ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component                                                                                                            ; work         ;
;             |a_graycounter:addbyte_cntr|                                   ; 4 (0)        ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr                                                                                 ; work         ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)        ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated                                                ; work         ;
;             |a_graycounter:gen_cntr|                                       ; 4 (0)        ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr                                                                                     ; work         ;
;                |a_graycounter_cfg:auto_generated|                          ; 4 (4)        ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated                                                    ; work         ;
;             |a_graycounter:stage_cntr|                                     ; 3 (0)        ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr                                                                                   ; work         ;
;                |a_graycounter_bfg:auto_generated|                          ; 3 (3)        ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated                                                  ; work         ;
;             |a_graycounter:wrstage_cntr|                                   ; 3 (0)        ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr                                                                                 ; work         ;
;                |a_graycounter_bfg:auto_generated|                          ; 3 (3)        ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated                                                ; work         ;
;             |lpm_compare:cmpr4|                                            ; 1 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4                                                                                          ; work         ;
;                |cmpr_und:auto_generated|                                   ; 1 (1)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr4|cmpr_und:auto_generated                                                                  ; work         ;
;             |lpm_compare:cmpr5|                                            ; 6 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5                                                                                          ; work         ;
;                |cmpr_und:auto_generated|                                   ; 6 (6)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_compare:cmpr5|cmpr_und:auto_generated                                                                  ; work         ;
;             |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)        ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr                                                                                 ; work         ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated                                                         ; work         ;
;             |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)        ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr                                                                                 ; work         ;
;                |cntr_kqi:auto_generated|                                   ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated                                                         ; work         ;
;             |scfifo:scfifo3|                                               ; 37 (0)       ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 29 (0)           ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3                                                                                             ; work         ;
;                |scfifo_6ul:auto_generated|                                 ; 37 (0)       ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 29 (0)           ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_1as:dpfifo|                                    ; 37 (1)       ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 29 (0)           ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo                                               ; work         ;
;                      |a_fefifo_48e:fifo_state|                             ; 18 (9)       ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (2)           ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state                       ; work         ;
;                         |cntr_7n7:count_usedw|                             ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw  ; work         ;
;                      |cntr_rmb:rd_ptr_count|                               ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count                         ; work         ;
;                      |cntr_rmb:wr_ptr|                                     ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr                               ; work         ;
;                      |dpram_flt:FIFOram|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram                             ; work         ;
;                         |altsyncram_jvj1:altsyncram1|                      ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1 ; work         ;
;    |Apollo:Apollo_inst|                                                    ; 293 (190)    ; 168 (85)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (97)     ; 22 (0)            ; 154 (99)         ; |Hermes|Apollo:Apollo_inst                                                                                                                                                                                                     ; work         ;
;       |ApolloSPI:ApolloSPI_inst|                                           ; 103 (103)    ; 83 (83)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 22 (22)           ; 61 (61)          ; |Hermes|Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst                                                                                                                                                                            ; work         ;
;    |Attenuator:Attenuator_inst|                                            ; 27 (27)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 15 (15)          ; |Hermes|Attenuator:Attenuator_inst                                                                                                                                                                                             ; work         ;
;    |C10_PLL:PLL2_inst|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C10_PLL:PLL2_inst                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C10_PLL:PLL2_inst|altpll:altpll_component                                                                                                                                                                              ; work         ;
;          |C10_PLL_altpll:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated                                                                                                                                                ; work         ;
;    |C122_PLL:PLL_inst|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C122_PLL:PLL_inst                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                              ; work         ;
;          |C122_PLL_altpll:auto_generated|                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                                                                               ; work         ;
;    |CicInterpM5:in2|                                                       ; 1074 (1074)  ; 1040 (1040)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 211 (211)         ; 829 (829)        ; |Hermes|CicInterpM5:in2                                                                                                                                                                                                        ; work         ;
;    |DHCP:DHCP_inst|                                                        ; 45 (45)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 30 (30)          ; |Hermes|DHCP:DHCP_inst                                                                                                                                                                                                         ; work         ;
;    |EEPROM:EEPROM_inst|                                                    ; 231 (231)    ; 167 (167)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 9 (9)             ; 164 (164)        ; |Hermes|EEPROM:EEPROM_inst                                                                                                                                                                                                     ; work         ;
;    |EPCS_fifo:EPCS_fifo_inst|                                              ; 148 (0)      ; 127 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 57 (0)            ; 70 (0)           ; |Hermes|EPCS_fifo:EPCS_fifo_inst                                                                                                                                                                                               ; work         ;
;       |dcfifo:dcfifo_component|                                            ; 148 (0)      ; 127 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 57 (0)            ; 70 (0)           ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                       ; work         ;
;          |dcfifo_7gh1:auto_generated|                                      ; 148 (43)     ; 127 (33)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (9)       ; 57 (22)           ; 70 (6)           ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated                                                                                                                                            ; work         ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                            ; work         ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                            ; work         ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 21 (21)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 16 (16)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                ; work         ;
;             |a_graycounter_t57:rdptr_g1p|                                  ; 22 (22)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                ; work         ;
;             |alt_synch_pipe_rld:rs_dgwp|                                   ; 22 (0)       ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 3 (0)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                 ; work         ;
;                |dffpipe_qe9:dffpipe13|                                     ; 22 (22)      ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 3 (3)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                           ; work         ;
;             |alt_synch_pipe_sld:ws_dgrp|                                   ; 22 (0)       ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 8 (0)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                 ; work         ;
;                |dffpipe_re9:dffpipe16|                                     ; 22 (22)      ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 8 (8)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16                                                                                           ; work         ;
;             |altsyncram_7i31:fifo_ram|                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram                                                                                                                   ; work         ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                   ; work         ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                    ; work         ;
;             |dffpipe_pe9:rs_brp|                                           ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                         ; work         ;
;             |dffpipe_pe9:rs_bwp|                                           ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |Hermes|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                         ; work         ;
;    |FIFO:RXF|                                                              ; 115 (115)    ; 93 (93)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 32 (32)           ; 67 (67)          ; |Hermes|FIFO:RXF                                                                                                                                                                                                               ; work         ;
;       |altsyncram:mem_rtl_0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FIFO:RXF|altsyncram:mem_rtl_0                                                                                                                                                                                          ; work         ;
;          |altsyncram_15h1:auto_generated|                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated                                                                                                                                                           ; work         ;
;    |FirInterp5_1025_EER:fiEER|                                             ; 244 (224)    ; 165 (163)                 ; 0 (0)         ; 25830       ; 4    ; 4            ; 0       ; 2         ; 0    ; 0            ; 61 (51)      ; 50 (48)           ; 133 (125)        ; |Hermes|FirInterp5_1025_EER:fiEER                                                                                                                                                                                              ; work         ;
;       |firram36I_205:ramEER|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 7380        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|firram36I_205:ramEER                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 7380        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component                                                                                                                                         ; work         ;
;             |altsyncram_bhn1:auto_generated|                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 7380        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated                                                                                                          ; work         ;
;       |firrom1_1025:rom|                                                   ; 20 (0)       ; 2 (0)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 8 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|firrom1_1025:rom                                                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 20 (0)       ; 2 (0)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 8 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component                                                                                                                                             ; work         ;
;             |altsyncram_reb1:auto_generated|                               ; 20 (0)       ; 2 (0)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 8 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated                                                                                                              ; work         ;
;                |altsyncram:ram_block1a0|                                   ; 20 (0)       ; 2 (0)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 8 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated|altsyncram:ram_block1a0                                                                                      ; work         ;
;                   |altsyncram_gt83:auto_generated|                         ; 20 (2)       ; 2 (2)                     ; 0 (0)         ; 18450       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (2)             ; 8 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated|altsyncram:ram_block1a0|altsyncram_gt83:auto_generated                                                       ; work         ;
;                      |mux_bnb:mux2|                                        ; 18 (18)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |Hermes|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated|altsyncram:ram_block1a0|altsyncram_gt83:auto_generated|mux_bnb:mux2                                          ; work         ;
;       |lpm_mult:Mult0|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|lpm_mult:Mult0                                                                                                                                                                               ; work         ;
;          |mult_35t:auto_generated|                                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult1|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|lpm_mult:Mult1                                                                                                                                                                               ; work         ;
;          |mult_35t:auto_generated|                                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                                       ; work         ;
;    |FirInterp8_1024:fi|                                                    ; 181 (181)    ; 167 (167)                 ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 12 (12)      ; 32 (32)           ; 137 (137)        ; |Hermes|FirInterp8_1024:fi                                                                                                                                                                                                     ; work         ;
;       |firram36I_1024:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                                                                                                                                                  ; work         ;
;             |altsyncram_hhn1:auto_generated|                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated                                                                                                                   ; work         ;
;       |firromI_1024:rom|                                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                                                                                                                                                    ; work         ;
;             |altsyncram_vh91:auto_generated|                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated                                                                                                                     ; work         ;
;       |lpm_mult:Mult0|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult0                                                                                                                                                                                      ; work         ;
;          |mult_35t:auto_generated|                                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                                              ; work         ;
;       |lpm_mult:Mult1|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult1                                                                                                                                                                                      ; work         ;
;          |mult_35t:auto_generated|                                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                                              ; work         ;
;    |HPF_select:Alex_HPF_select|                                            ; 44 (44)      ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 12 (12)          ; |Hermes|HPF_select:Alex_HPF_select                                                                                                                                                                                             ; work         ;
;    |Hermes_ADC:ADC_SPI|                                                    ; 202 (202)    ; 185 (185)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 24 (24)           ; 161 (161)        ; |Hermes|Hermes_ADC:ADC_SPI                                                                                                                                                                                                     ; work         ;
;    |Hermes_Tx_fifo_ctrl:TXFC|                                              ; 284 (284)    ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 98 (98)          ; |Hermes|Hermes_Tx_fifo_ctrl:TXFC                                                                                                                                                                                               ; work         ;
;    |Hermes_clk_lrclk_gen:clrgen|                                           ; 41 (41)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 35 (35)          ; |Hermes|Hermes_clk_lrclk_gen:clrgen                                                                                                                                                                                            ; work         ;
;    |I2S_rcv:MIC|                                                           ; 65 (65)      ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 18 (18)           ; 39 (39)          ; |Hermes|I2S_rcv:MIC                                                                                                                                                                                                            ; work         ;
;    |I2S_xmit:LR|                                                           ; 81 (81)      ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 16 (16)           ; 43 (43)          ; |Hermes|I2S_xmit:LR                                                                                                                                                                                                            ; work         ;
;    |LPF_select:Alex_LPF_select|                                            ; 57 (57)      ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 9 (9)            ; |Hermes|LPF_select:Alex_LPF_select                                                                                                                                                                                             ; work         ;
;    |Led_control:Control_LED0|                                              ; 48 (48)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 1 (1)             ; 30 (30)          ; |Hermes|Led_control:Control_LED0                                                                                                                                                                                               ; work         ;
;    |Led_control:Control_LED1|                                              ; 54 (54)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 1 (1)             ; 29 (29)          ; |Hermes|Led_control:Control_LED1                                                                                                                                                                                               ; work         ;
;    |Led_flash:Flash_LED10|                                                 ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED10                                                                                                                                                                                                  ; work         ;
;    |Led_flash:Flash_LED2|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED2                                                                                                                                                                                                   ; work         ;
;    |Led_flash:Flash_LED3|                                                  ; 34 (34)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED3                                                                                                                                                                                                   ; work         ;
;    |Led_flash:Flash_LED5|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED5                                                                                                                                                                                                   ; work         ;
;    |Led_flash:Flash_LED6|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED6                                                                                                                                                                                                   ; work         ;
;    |Led_flash:Flash_LED8|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED8                                                                                                                                                                                                   ; work         ;
;    |Led_flash:Flash_LED9|                                                  ; 33 (33)      ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; |Hermes|Led_flash:Flash_LED9                                                                                                                                                                                                   ; work         ;
;    |MDIO:MDIO_inst|                                                        ; 147 (147)    ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 10 (10)           ; 57 (57)          ; |Hermes|MDIO:MDIO_inst                                                                                                                                                                                                         ; work         ;
;    |PHY_Rx_fifo:PHY_Rx_fifo_inst|                                          ; 174 (0)      ; 141 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 69 (0)            ; 79 (0)           ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst                                                                                                                                                                                           ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 174 (0)      ; 141 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 69 (0)            ; 79 (0)           ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                         ; work         ;
;          |dcfifo_nhk1:auto_generated|                                      ; 174 (44)     ; 141 (43)                  ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (1)       ; 69 (29)           ; 79 (12)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated                                                                                                              ; work         ;
;             |a_graycounter_067:rdptr_g1p|                                  ; 26 (26)      ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 22 (22)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p                                                                                  ; work         ;
;             |a_graycounter_rjc:wrptr_g1p|                                  ; 26 (26)      ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 19 (19)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p                                                                                  ; work         ;
;             |alt_synch_pipe_uld:rs_dgwp|                                   ; 28 (0)       ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 7 (0)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp                                                                                   ; work         ;
;                |dffpipe_te9:dffpipe15|                                     ; 28 (28)      ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 7 (7)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe15                                                             ; work         ;
;             |alt_synch_pipe_vld:ws_dgrp|                                   ; 28 (0)       ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 10 (0)           ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp                                                                                   ; work         ;
;                |dffpipe_ve9:dffpipe19|                                     ; 28 (28)      ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 10 (10)          ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_vld:ws_dgrp|dffpipe_ve9:dffpipe19                                                             ; work         ;
;             |altsyncram_tj31:fifo_ram|                                     ; 21 (3)       ; 3 (3)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 10 (3)           ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram                                                                                     ; work         ;
;                |decode_177:decode12|                                       ; 2 (2)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12                                                                 ; work         ;
;                |mux_038:mux13|                                             ; 16 (16)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 7 (7)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|mux_038:mux13                                                                       ; work         ;
;             |cmpr_i66:rdempty_eq_comp|                                     ; 9 (9)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:rdempty_eq_comp                                                                                     ; work         ;
;             |cmpr_i66:wrfull_eq_comp|                                      ; 9 (9)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cmpr_i66:wrfull_eq_comp                                                                                      ; work         ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Hermes|PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b                                                                                              ; work         ;
;    |PLL_IF:PLL_IF_inst|                                                    ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_IF:PLL_IF_inst                                                                                                                                                                                                     ; work         ;
;       |altpll:altpll_component|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_IF:PLL_IF_inst|altpll:altpll_component                                                                                                                                                                             ; work         ;
;          |PLL_IF_altpll:auto_generated|                                    ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated                                                                                                                                                ; work         ;
;    |PLL_clocks:PLL_clocks_inst|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_clocks:PLL_clocks_inst                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_clocks:PLL_clocks_inst|altpll:altpll_component                                                                                                                                                                     ; work         ;
;          |PLL_clocks_altpll:auto_generated|                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated                                                                                                                                    ; work         ;
;    |Rx_MAC:Rx_MAC_inst|                                                    ; 2060 (1997)  ; 1541 (1481)               ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 498 (494)    ; 469 (438)         ; 1093 (1063)      ; |Hermes|Rx_MAC:Rx_MAC_inst                                                                                                                                                                                                     ; work         ;
;       |PHY_fifo:PHY_fifo_inst|                                             ; 67 (0)       ; 60 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 31 (0)            ; 32 (0)           ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst                                                                                                                                                                              ; work         ;
;          |dcfifo:dcfifo_component|                                         ; 67 (0)       ; 60 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 31 (0)            ; 32 (0)           ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                      ; work         ;
;             |dcfifo_kah1:auto_generated|                                   ; 67 (21)      ; 60 (18)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 31 (13)           ; 32 (6)           ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated                                                                                                                           ; work         ;
;                |a_graycounter_dic:wrptr_g1p|                               ; 12 (12)      ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 9 (9)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_dic:wrptr_g1p                                                                                               ; work         ;
;                |a_graycounter_h47:rdptr_g1p|                               ; 11 (11)      ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|a_graycounter_h47:rdptr_g1p                                                                                               ; work         ;
;                |alt_synch_pipe_fkd:rs_dgwp|                                ; 12 (0)       ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 4 (0)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                                                ; work         ;
;                   |dffpipe_ed9:dffpipe12|                                  ; 12 (12)      ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 4 (4)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12                                                                          ; work         ;
;                |alt_synch_pipe_gkd:ws_dgrp|                                ; 12 (0)       ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 3 (0)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                                                ; work         ;
;                   |dffpipe_fd9:dffpipe15|                                  ; 12 (12)      ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 3 (3)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15                                                                          ; work         ;
;                |altsyncram_ff31:fifo_ram|                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram                                                                                                  ; work         ;
;                |cmpr_356:rdempty_eq_comp|                                  ; 4 (4)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp                                                                                                  ; work         ;
;                |cmpr_356:wrfull_eq_comp|                                   ; 3 (3)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Hermes|Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:wrfull_eq_comp                                                                                                   ; work         ;
;    |SPI:Alex_SPI_Tx|                                                       ; 81 (81)      ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 1 (1)             ; 39 (39)          ; |Hermes|SPI:Alex_SPI_Tx                                                                                                                                                                                                        ; work         ;
;    |SP_fifo:SPF|                                                           ; 183 (0)      ; 152 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 69 (0)            ; 86 (0)           ; |Hermes|SP_fifo:SPF                                                                                                                                                                                                            ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 183 (0)      ; 152 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 69 (0)            ; 86 (0)           ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                          ; work         ;
;          |dcfifo_atj1:auto_generated|                                      ; 183 (47)     ; 152 (45)                  ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (3)       ; 69 (26)           ; 86 (9)           ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated                                                                                                                               ; work         ;
;             |a_graycounter_167:rdptr_g1p|                                  ; 28 (28)      ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 26 (26)          ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p                                                                                                   ; work         ;
;             |a_graycounter_tjc:wrptr_g1p|                                  ; 31 (31)      ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 27 (27)          ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_tjc:wrptr_g1p                                                                                                   ; work         ;
;             |alt_synch_pipe_0md:rs_dgwp|                                   ; 30 (0)       ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 10 (0)           ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp                                                                                                    ; work         ;
;                |dffpipe_0f9:dffpipe14|                                     ; 30 (30)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 10 (10)          ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe14                                                                              ; work         ;
;             |alt_synch_pipe_1md:ws_dgrp|                                   ; 30 (0)       ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 9 (0)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp                                                                                                    ; work         ;
;                |dffpipe_1f9:dffpipe17|                                     ; 30 (30)      ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 9 (9)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe17                                                                              ; work         ;
;             |altsyncram_vj31:fifo_ram|                                     ; 26 (6)       ; 6 (6)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 2 (2)             ; 7 (4)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram                                                                                                      ; work         ;
;                |decode_477:decode12|                                       ; 4 (4)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12                                                                                  ; work         ;
;                |mux_k18:mux13|                                             ; 16 (16)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|mux_k18:mux13                                                                                        ; work         ;
;             |cmpr_j66:rdempty_eq_comp|                                     ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:rdempty_eq_comp                                                                                                      ; work         ;
;             |cmpr_j66:wrfull_eq_comp|                                      ; 1 (1)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cmpr_j66:wrfull_eq_comp                                                                                                       ; work         ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |Hermes|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cntr_s2e:cntr_b                                                                                                               ; work         ;
;    |TLV320_SPI:TLV|                                                        ; 81 (81)      ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 4 (4)             ; 43 (43)          ; |Hermes|TLV320_SPI:TLV                                                                                                                                                                                                         ; work         ;
;    |Tx_MAC:Tx_MAC_inst|                                                    ; 3532 (3488)  ; 352 (320)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2471 (2459)  ; 10 (10)           ; 1051 (1019)      ; |Hermes|Tx_MAC:Tx_MAC_inst                                                                                                                                                                                                     ; work         ;
;       |CRC32:CRC32_inst|                                                   ; 44 (44)      ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 32 (32)          ; |Hermes|Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst                                                                                                                                                                                    ; work         ;
;    |Tx_fifo:Tx_fifo_inst|                                                  ; 149 (0)      ; 130 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 48 (0)            ; 82 (0)           ; |Hermes|Tx_fifo:Tx_fifo_inst                                                                                                                                                                                                   ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 149 (0)      ; 130 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 48 (0)            ; 82 (0)           ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                 ; work         ;
;          |dcfifo_a9l1:auto_generated|                                      ; 149 (45)     ; 130 (34)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (7)       ; 48 (14)           ; 82 (17)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated                                                                                                                      ; work         ;
;             |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                      ; work         ;
;             |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                      ; work         ;
;             |a_graycounter_pjc:wrptr_g1p|                                  ; 20 (20)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 17 (17)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                          ; work         ;
;             |a_graycounter_s57:rdptr_g1p|                                  ; 20 (20)      ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 16 (16)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                          ; work         ;
;             |alt_synch_pipe_2md:ws_dgrp|                                   ; 22 (0)       ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp                                                                                           ; work         ;
;                |dffpipe_4f9:dffpipe13|                                     ; 22 (22)      ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_4f9:dffpipe13                                                                     ; work         ;
;             |alt_synch_pipe_tld:rs_dgwp|                                   ; 22 (0)       ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 4 (0)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                                                                           ; work         ;
;                |dffpipe_3f9:dffpipe10|                                     ; 22 (22)      ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 4 (4)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_3f9:dffpipe10                                                                     ; work         ;
;             |altsyncram_nj31:fifo_ram|                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram                                                                                             ; work         ;
;             |cmpr_f66:rdempty_eq_comp|                                     ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                             ; work         ;
;             |cmpr_f66:wrfull_eq_comp|                                      ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                              ; work         ;
;             |cntr_s2e:cntr_b|                                              ; 3 (3)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b                                                                                                      ; work         ;
;             |dffpipe_2f9:rs_brp|                                           ; 11 (11)      ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_2f9:rs_brp                                                                                                   ; work         ;
;             |dffpipe_pe9:rs_bwp|                                           ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                   ; work         ;
;    |cdc_mcp:MDC[0].IQ_sync|                                                ; 58 (54)      ; 52 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (2)             ; 50 (48)          ; |Hermes|cdc_mcp:MDC[0].IQ_sync                                                                                                                                                                                                 ; work         ;
;       |cdc_sync:ack|                                                       ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |Hermes|cdc_mcp:MDC[0].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ; work         ;
;       |cdc_sync:rdy|                                                       ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|cdc_mcp:MDC[0].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ; work         ;
;    |cdc_mcp:MDC[1].IQ_sync|                                                ; 49 (49)      ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 47 (47)          ; |Hermes|cdc_mcp:MDC[1].IQ_sync                                                                                                                                                                                                 ; work         ;
;    |cdc_mcp:MDC[2].IQ_sync|                                                ; 57 (53)      ; 54 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 54 (50)          ; |Hermes|cdc_mcp:MDC[2].IQ_sync                                                                                                                                                                                                 ; work         ;
;       |cdc_sync:ack|                                                       ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack                                                                                                                                                                                    ; work         ;
;       |cdc_sync:rdy|                                                       ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|cdc_mcp:MDC[2].IQ_sync|cdc_sync:rdy                                                                                                                                                                                    ; work         ;
;    |cdc_mcp:MDC[3].IQ_sync|                                                ; 51 (51)      ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 48 (48)          ; |Hermes|cdc_mcp:MDC[3].IQ_sync                                                                                                                                                                                                 ; work         ;
;    |cdc_sync:LR_audio|                                                     ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 55 (55)           ; 9 (9)            ; |Hermes|cdc_sync:LR_audio                                                                                                                                                                                                      ; work         ;
;    |cdc_sync:Tx_I|                                                         ; 32 (32)      ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 1 (1)            ; |Hermes|cdc_sync:Tx_I                                                                                                                                                                                                          ; work         ;
;    |cdc_sync:Tx_Q|                                                         ; 32 (32)      ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 10 (10)          ; |Hermes|cdc_sync:Tx_Q                                                                                                                                                                                                          ; work         ;
;    |cdc_sync:cdc_CRLCLK|                                                   ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|cdc_sync:cdc_CRLCLK                                                                                                                                                                                                    ; work         ;
;    |cdc_sync:cdc_mic|                                                      ; 37 (37)      ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 33 (33)          ; |Hermes|cdc_sync:cdc_mic                                                                                                                                                                                                       ; work         ;
;    |cdc_sync:freq0|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 16 (16)          ; |Hermes|cdc_sync:freq0                                                                                                                                                                                                         ; work         ;
;    |cdc_sync:freq1|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 46 (46)           ; 18 (18)          ; |Hermes|cdc_sync:freq1                                                                                                                                                                                                         ; work         ;
;    |cdc_sync:freq2|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 35 (35)          ; |Hermes|cdc_sync:freq2                                                                                                                                                                                                         ; work         ;
;    |cdc_sync:freq3|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (36)           ; 28 (28)          ; |Hermes|cdc_sync:freq3                                                                                                                                                                                                         ; work         ;
;    |cdc_sync:freq4|                                                        ; 64 (64)      ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 30 (30)          ; |Hermes|cdc_sync:freq4                                                                                                                                                                                                         ; work         ;
;    |cdc_sync:rates|                                                        ; 4 (4)        ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |Hermes|cdc_sync:rates                                                                                                                                                                                                         ; work         ;
;    |counter:counter_inst|                                                  ; 37 (0)       ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 18 (0)           ; |Hermes|counter:counter_inst                                                                                                                                                                                                   ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                  ; 37 (0)       ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 18 (0)           ; |Hermes|counter:counter_inst|lpm_counter:LPM_COUNTER_component                                                                                                                                                                 ; work         ;
;          |cntr_48j:auto_generated|                                         ; 37 (34)      ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (17)      ; 0 (0)             ; 18 (17)          ; |Hermes|counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated                                                                                                                                         ; work         ;
;             |cmpr_vgc:cmpr1|                                               ; 3 (3)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Hermes|counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|cmpr_vgc:cmpr1                                                                                                                          ; work         ;
;    |cpl_cordic:cordic_inst|                                                ; 1761 (1761)  ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 682 (682)    ; 7 (7)             ; 1072 (1072)      ; |Hermes|cpl_cordic:cordic_inst                                                                                                                                                                                                 ; work         ;
;    |debounce:de_PTT|                                                       ; 43 (43)      ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 1 (1)             ; 25 (25)          ; |Hermes|debounce:de_PTT                                                                                                                                                                                                        ; work         ;
;    |debounce:de_dash|                                                      ; 45 (45)      ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 1 (1)             ; 23 (23)          ; |Hermes|debounce:de_dash                                                                                                                                                                                                       ; work         ;
;    |debounce:de_dot|                                                       ; 44 (44)      ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 2 (2)             ; 26 (26)          ; |Hermes|debounce:de_dot                                                                                                                                                                                                        ; work         ;
;    |iambic:iambic_inst|                                                    ; 698 (142)    ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 630 (105)    ; 0 (0)             ; 68 (37)          ; |Hermes|iambic:iambic_inst                                                                                                                                                                                                     ; work         ;
;       |lpm_divide:Div0|                                                    ; 188 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (0)      ; 0 (0)             ; 13 (0)           ; |Hermes|iambic:iambic_inst|lpm_divide:Div0                                                                                                                                                                                     ; work         ;
;          |lpm_divide_rhm:auto_generated|                                   ; 188 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (0)      ; 0 (0)             ; 13 (0)           ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated                                                                                                                                                       ; work         ;
;             |sign_div_unsign_slh:divider|                                  ; 188 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (0)      ; 0 (0)             ; 13 (0)           ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider                                                                                                                           ; work         ;
;                |alt_u_div_36f:divider|                                     ; 188 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (88)     ; 0 (0)             ; 13 (6)           ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider                                                                                                     ; work         ;
;                   |add_sub_1oc:add_sub_3|                                  ; 5 (5)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_1oc:add_sub_3                                                                               ; work         ;
;                   |add_sub_2oc:add_sub_4|                                  ; 5 (5)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_2oc:add_sub_4                                                                               ; work         ;
;                   |add_sub_3oc:add_sub_5|                                  ; 6 (6)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_3oc:add_sub_5                                                                               ; work         ;
;                   |add_sub_4oc:add_sub_10|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_10                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_11|                                 ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_11                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_12|                                 ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_12                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_13|                                 ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_13                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_14|                                 ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_14                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_15|                                 ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_15                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_6|                                  ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_6                                                                               ; work         ;
;                   |add_sub_4oc:add_sub_7|                                  ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_7                                                                               ; work         ;
;                   |add_sub_4oc:add_sub_8|                                  ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_8                                                                               ; work         ;
;                   |add_sub_4oc:add_sub_9|                                  ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_9                                                                               ; work         ;
;       |lpm_divide:Div1|                                                    ; 368 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 350 (0)      ; 0 (0)             ; 18 (0)           ; |Hermes|iambic:iambic_inst|lpm_divide:Div1                                                                                                                                                                                     ; work         ;
;          |lpm_divide_shm:auto_generated|                                   ; 368 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 350 (0)      ; 0 (0)             ; 18 (0)           ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated                                                                                                                                                       ; work         ;
;             |sign_div_unsign_tlh:divider|                                  ; 368 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 350 (0)      ; 0 (0)             ; 18 (0)           ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                           ; work         ;
;                |alt_u_div_56f:divider|                                     ; 368 (228)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 350 (220)    ; 0 (0)             ; 18 (8)           ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider                                                                                                     ; work         ;
;                   |add_sub_4oc:add_sub_10|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_10                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_11|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_11                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_12|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_12                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_13|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_13                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_14|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_14                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_15|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_15                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_16|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_16                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_17|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_17                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_18|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_18                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_19|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_19                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_20|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_20                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_21|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_21                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_22|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_22                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_23|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_23                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_24|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_24                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_25|                                 ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_25                                                                              ; work         ;
;                   |add_sub_4oc:add_sub_6|                                  ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_6                                                                               ; work         ;
;                   |add_sub_4oc:add_sub_7|                                  ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_7                                                                               ; work         ;
;                   |add_sub_4oc:add_sub_8|                                  ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_8                                                                               ; work         ;
;                   |add_sub_4oc:add_sub_9|                                  ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_9                                                                               ; work         ;
;       |lpm_mult:Mult0|                                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_mult:Mult0                                                                                                                                                                                      ; work         ;
;          |mult_iat:auto_generated|                                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated                                                                                                                                                              ; work         ;
;    |lpm_mult:Mult0|                                                        ; 66 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 11 (0)           ; |Hermes|lpm_mult:Mult0                                                                                                                                                                                                         ; work         ;
;       |mult_ift:auto_generated|                                            ; 66 (66)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 11 (11)          ; |Hermes|lpm_mult:Mult0|mult_ift:auto_generated                                                                                                                                                                                 ; work         ;
;    |lpm_mult:Mult1|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 1 (0)            ; |Hermes|lpm_mult:Mult1                                                                                                                                                                                                         ; work         ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 71 (71)      ; 0 (0)             ; 1 (1)            ; |Hermes|lpm_mult:Mult1|mult_gft:auto_generated                                                                                                                                                                                 ; work         ;
;    |lpm_mult:Mult2|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Hermes|lpm_mult:Mult2                                                                                                                                                                                                         ; work         ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |Hermes|lpm_mult:Mult2|mult_gft:auto_generated                                                                                                                                                                                 ; work         ;
;    |lpm_mult:Mult3|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 1 (0)            ; |Hermes|lpm_mult:Mult3                                                                                                                                                                                                         ; work         ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 71 (71)      ; 0 (0)             ; 1 (1)            ; |Hermes|lpm_mult:Mult3|mult_gft:auto_generated                                                                                                                                                                                 ; work         ;
;    |lpm_mult:Mult4|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 49 (0)       ; 0 (0)             ; 23 (0)           ; |Hermes|lpm_mult:Mult4                                                                                                                                                                                                         ; work         ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 23 (23)          ; |Hermes|lpm_mult:Mult4|mult_gft:auto_generated                                                                                                                                                                                 ; work         ;
;    |lpm_mult:Mult5|                                                        ; 72 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 12 (0)           ; |Hermes|lpm_mult:Mult5                                                                                                                                                                                                         ; work         ;
;       |mult_gft:auto_generated|                                            ; 72 (72)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 12 (12)          ; |Hermes|lpm_mult:Mult5|mult_gft:auto_generated                                                                                                                                                                                 ; work         ;
;    |profile:profile_CW|                                                    ; 160 (160)    ; 53 (53)                   ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 0 (0)             ; 72 (72)          ; |Hermes|profile:profile_CW                                                                                                                                                                                                     ; work         ;
;       |profile_ROM:profile_ROM_inst|                                       ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|profile:profile_CW|profile_ROM:profile_ROM_inst                                                                                                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                                                                                                                                        ; work         ;
;             |altsyncram_4e91:auto_generated|                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated                                                                                                         ; work         ;
;    |profile:profile_sidetone|                                              ; 59 (59)      ; 12 (12)                   ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 18 (18)          ; |Hermes|profile:profile_sidetone                                                                                                                                                                                               ; work         ;
;       |profile_ROM:profile_ROM_inst|                                       ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|profile:profile_sidetone|profile_ROM:profile_ROM_inst                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                                                                                                                                  ; work         ;
;             |altsyncram_4e91:auto_generated|                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated                                                                                                   ; work         ;
;    |pulsegen:cdc_m|                                                        ; 1 (1)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Hermes|pulsegen:cdc_m                                                                                                                                                                                                         ; work         ;
;    |receiver2:receiver_inst2|                                              ; 5484 (0)     ; 4251 (0)                  ; 0 (0)         ; 122880      ; 22   ; 48           ; 0       ; 24        ; 0    ; 0            ; 1077 (0)     ; 728 (0)           ; 3679 (0)         ; |Hermes|receiver2:receiver_inst2                                                                                                                                                                                               ; work         ;
;       |cic:cic_inst_I2|                                                    ; 309 (40)     ; 283 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (12)      ; 61 (1)            ; 234 (27)         ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_I2                                                                                                                                                                               ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 37 (37)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 42 (42)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 36 (36)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 32 (32)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 32 (32)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 32 (32)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 272 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 53 (0)            ; 219 (18)         ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_Q2                                                                                                                                                                               ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 36 (36)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 41 (41)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 32 (32)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst2|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ; work         ;
;       |cordic:cordic_inst|                                                 ; 1608 (1608)  ; 1062 (1062)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 341 (341)    ; 8 (8)             ; 1259 (1259)      ; |Hermes|receiver2:receiver_inst2|cordic:cordic_inst                                                                                                                                                                            ; work         ;
;       |firX2R2:fir3|                                                       ; 914 (205)    ; 661 (69)                  ; 0 (0)         ; 67584       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 252 (136)    ; 110 (32)          ; 552 (37)         ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3                                                                                                                                                                                  ; work         ;
;          |fir256d:A|                                                       ; 192 (178)    ; 160 (160)                 ; 0 (0)         ; 16896       ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 32 (31)      ; 19 (19)           ; 141 (128)        ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A                                                                                                                                                                        ; work         ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firram48:rama                                                                                                                                                          ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ; work         ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ; work         ;
;             |firromH:roma|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firromH:roma                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_b791:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated                                                                                            ; work         ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;          |fir256d:B|                                                       ; 178 (164)    ; 136 (136)                 ; 0 (0)         ; 16896       ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 41 (41)      ; 19 (19)           ; 118 (104)        ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B                                                                                                                                                                        ; work         ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firram48:rama                                                                                                                                                          ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ; work         ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ; work         ;
;             |firromH:roma|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firromH:roma                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_c791:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated                                                                                            ; work         ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;          |fir256d:C|                                                       ; 190 (176)    ; 160 (160)                 ; 0 (0)         ; 16896       ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 30 (30)      ; 20 (20)           ; 140 (126)        ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C                                                                                                                                                                        ; work         ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firram48:rama                                                                                                                                                          ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ; work         ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ; work         ;
;             |firromH:roma|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firromH:roma                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_d791:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated                                                                                            ; work         ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;          |fir256d:D|                                                       ; 155 (141)    ; 136 (136)                 ; 0 (0)         ; 16896       ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 13 (13)      ; 20 (20)           ; 122 (108)        ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D                                                                                                                                                                        ; work         ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firram48:rama                                                                                                                                                          ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ; work         ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ; work         ;
;             |firromH:roma|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firromH:roma                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_e791:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated                                                                                            ; work         ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;       |firX4R4:fir2|                                                       ; 834 (268)    ; 593 (61)                  ; 0 (0)         ; 55296       ; 12   ; 16           ; 0       ; 8         ; 0    ; 0            ; 232 (195)    ; 158 (2)           ; 444 (71)         ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2                                                                                                                                                                                  ; work         ;
;          |fir256a:A|                                                       ; 142 (142)    ; 133 (133)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 58 (58)           ; 75 (75)          ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A                                                                                                                                                                        ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firram36:ram                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firromH:rom                                                                                                                                                            ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ; work         ;
;                   |altsyncram_6491:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated                                                                                             ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ; work         ;
;          |fir256a:B|                                                       ; 143 (143)    ; 133 (133)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 42 (42)           ; 91 (91)          ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B                                                                                                                                                                        ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firram36:ram                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firromH:rom                                                                                                                                                            ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ; work         ;
;                   |altsyncram_7491:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated                                                                                             ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ; work         ;
;          |fir256a:C|                                                       ; 142 (142)    ; 133 (133)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 49 (49)           ; 84 (84)          ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C                                                                                                                                                                        ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firram36:ram                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firromH:rom                                                                                                                                                            ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ; work         ;
;                   |altsyncram_8491:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated                                                                                             ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ; work         ;
;          |fir256a:D|                                                       ; 142 (142)    ; 133 (133)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 7 (7)             ; 126 (126)        ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D                                                                                                                                                                        ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firram36:ram                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firromH:rom                                                                                                                                                            ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component                                                                                                                            ; work         ;
;                   |altsyncram_9491:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated                                                                                             ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ; work         ;
;       |varcic:varcic_inst_I1|                                              ; 844 (195)    ; 701 (35)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (139)    ; 189 (1)           ; 516 (55)         ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1                                                                                                                                                                         ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 40 (40)           ; 50 (50)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 47 (47)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 46 (46)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 47 (47)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 63 (63)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ; work         ;
;       |varcic:varcic_inst_Q1|                                              ; 802 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (99)      ; 149 (1)           ; 554 (63)         ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1                                                                                                                                                                         ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 58 (58)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 68 (68)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 49 (49)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 60 (60)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 85 (85)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 63 (63)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 46 (46)          ; |Hermes|receiver2:receiver_inst2|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ; work         ;
;    |receiver2:receiver_inst3|                                              ; 5115 (0)     ; 3984 (0)                  ; 0 (0)         ; 86016       ; 4    ; 48           ; 0       ; 24        ; 0    ; 0            ; 971 (0)      ; 681 (0)           ; 3463 (0)         ; |Hermes|receiver2:receiver_inst3                                                                                                                                                                                               ; work         ;
;       |cic:cic_inst_I2|                                                    ; 278 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 51 (0)            ; 217 (8)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2                                                                                                                                                                               ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 54 (54)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 32 (32)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 37 (37)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 280 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 68 (0)            ; 203 (9)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2                                                                                                                                                                               ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 33 (33)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 37 (37)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 54 (54)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 40 (40)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                          ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                              ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver2:receiver_inst3|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                              ; work         ;
;       |cordic:cordic_inst|                                                 ; 1587 (1587)  ; 1050 (1050)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 433 (433)    ; 16 (16)           ; 1138 (1138)      ; |Hermes|receiver2:receiver_inst3|cordic:cordic_inst                                                                                                                                                                            ; work         ;
;       |firX2R2:fir3|                                                       ; 800 (172)    ; 592 (48)                  ; 0 (0)         ; 49152       ; 4    ; 32           ; 0       ; 16        ; 0    ; 0            ; 199 (119)    ; 118 (28)          ; 483 (25)         ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3                                                                                                                                                                                  ; work         ;
;          |fir256d:A|                                                       ; 176 (162)    ; 136 (136)                 ; 0 (0)         ; 12288       ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 39 (38)      ; 25 (25)           ; 112 (99)         ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A                                                                                                                                                                        ; work         ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama                                                                                                                                                          ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ; work         ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ; work         ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;          |fir256d:B|                                                       ; 157 (143)    ; 136 (136)                 ; 0 (0)         ; 12288       ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 19 (18)      ; 16 (16)           ; 122 (109)        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B                                                                                                                                                                        ; work         ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama                                                                                                                                                          ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ; work         ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ; work         ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;          |fir256d:C|                                                       ; 155 (141)    ; 136 (136)                 ; 0 (0)         ; 12288       ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 13 (12)      ; 23 (23)           ; 119 (106)        ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C                                                                                                                                                                        ; work         ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama                                                                                                                                                          ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ; work         ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ; work         ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;          |fir256d:D|                                                       ; 145 (131)    ; 136 (136)                 ; 0 (0)         ; 12288       ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 9 (8)        ; 26 (26)           ; 110 (97)         ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D                                                                                                                                                                        ; work         ;
;             |firram48:rama|                                                ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama                                                                                                                                                          ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component                                                                                                                          ; work         ;
;                   |altsyncram_thn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 12288       ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                                                                                           ; work         ;
;             |lpm_mult:Mult0|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_s4t:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated                                                                                                                                 ; work         ;
;       |firX4R4:fir2|                                                       ; 633 (240)    ; 440 (48)                  ; 0 (0)         ; 36864       ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 192 (181)    ; 107 (0)           ; 334 (59)         ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2                                                                                                                                                                                  ; work         ;
;          |fir256a:A|                                                       ; 101 (101)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 43 (43)           ; 55 (55)          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A                                                                                                                                                                        ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ; work         ;
;          |fir256a:B|                                                       ; 100 (100)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 17 (17)           ; 81 (81)          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B                                                                                                                                                                        ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ; work         ;
;          |fir256a:C|                                                       ; 101 (101)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 41 (41)           ; 57 (57)          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C                                                                                                                                                                        ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ; work         ;
;          |fir256a:D|                                                       ; 101 (101)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 92 (92)          ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D                                                                                                                                                                        ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram                                                                                                                                                           ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                           ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                            ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                 ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1                                                                                                                                                         ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                 ; work         ;
;       |varcic:varcic_inst_I1|                                              ; 774 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 160 (1)           ; 559 (107)        ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1                                                                                                                                                                         ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 67 (67)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 33 (33)           ; 58 (58)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 46 (46)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 51 (51)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 62 (62)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 46 (46)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ; work         ;
;       |varcic:varcic_inst_Q1|                                              ; 784 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 161 (1)           ; 550 (89)         ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1                                                                                                                                                                         ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 56 (56)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 60 (60)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (36)           ; 55 (55)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 40 (40)           ; 50 (50)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 61 (61)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                    ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                        ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver2:receiver_inst3|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                        ; work         ;
;    |receiver:receiver_inst0|                                               ; 5070 (0)     ; 4001 (0)                  ; 0 (0)         ; 110592      ; 23   ; 32           ; 0       ; 16        ; 0    ; 0            ; 727 (0)      ; 793 (0)           ; 3550 (0)         ; |Hermes|receiver:receiver_inst0                                                                                                                                                                                                ; work         ;
;       |cic:cic_inst_I2|                                                    ; 276 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 51 (0)            ; 225 (18)         ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2                                                                                                                                                                                ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 44 (44)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 63 (63)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 40 (40)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 40 (40)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 285 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 61 (0)            ; 224 (18)         ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2                                                                                                                                                                                ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 39 (39)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 38 (38)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 36 (36)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst0|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ; work         ;
;       |cordic:cordic_inst|                                                 ; 1630 (1630)  ; 1062 (1062)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 252 (252)    ; 16 (16)           ; 1362 (1362)      ; |Hermes|receiver:receiver_inst0|cordic:cordic_inst                                                                                                                                                                             ; work         ;
;       |firX8R8:fir2|                                                       ; 1323 (264)   ; 1037 (61)                 ; 0 (0)         ; 110592      ; 23   ; 32           ; 0       ; 16        ; 0    ; 0            ; 280 (200)    ; 311 (0)           ; 732 (83)         ; |Hermes|receiver:receiver_inst0|firX8R8:fir2                                                                                                                                                                                   ; work         ;
;          |fir256:A|                                                        ; 131 (131)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 7 (7)        ; 46 (46)           ; 78 (78)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;                   |altsyncram_a991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:B|                                                        ; 130 (130)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 8 (8)        ; 22 (22)           ; 100 (100)        ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;                   |altsyncram_b991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:C|                                                        ; 128 (128)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 33 (33)           ; 90 (90)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;                   |altsyncram_c991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:D|                                                        ; 139 (139)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (17)      ; 56 (56)           ; 66 (66)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;                   |altsyncram_d991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:E|                                                        ; 132 (132)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 34 (34)           ; 88 (88)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;                   |altsyncram_e991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:F|                                                        ; 131 (131)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 8 (8)        ; 40 (40)           ; 83 (83)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;                   |altsyncram_f991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:G|                                                        ; 139 (139)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (17)      ; 36 (36)           ; 86 (86)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;                   |altsyncram_g991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:H|                                                        ; 130 (130)    ; 122 (122)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 8 (8)        ; 44 (44)           ; 78 (78)          ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |firromH:rom|                                                  ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom                                                                                                                                                              ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component                                                                                                                              ; work         ;
;                   |altsyncram_h991:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated                                                                                               ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;       |varcic:varcic_inst_I1|                                              ; 822 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (136)    ; 196 (1)           ; 490 (26)         ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1                                                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 50 (50)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 35 (35)           ; 55 (55)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 47 (47)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 40 (40)           ; 50 (50)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 82 (82)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 35 (35)           ; 47 (47)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ; work         ;
;       |varcic:varcic_inst_Q1|                                              ; 785 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 158 (1)           ; 568 (103)        ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1                                                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 56 (56)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 37 (37)           ; 53 (53)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 49 (49)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 62 (62)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 64 (64)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 46 (46)          ; |Hermes|receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ; work         ;
;    |receiver:receiver_inst1|                                               ; 4828 (0)     ; 3795 (0)                  ; 0 (0)         ; 73728       ; 0    ; 32           ; 0       ; 16        ; 0    ; 0            ; 710 (0)      ; 891 (0)           ; 3227 (0)         ; |Hermes|receiver:receiver_inst1                                                                                                                                                                                                ; work         ;
;       |cic:cic_inst_I2|                                                    ; 287 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 76 (0)            ; 211 (18)         ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2                                                                                                                                                                                ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 36 (36)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 51 (51)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 33 (33)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 32 (32)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 285 (18)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 66 (0)            ; 207 (6)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2                                                                                                                                                                                ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 32 (32)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 62 (62)      ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 41 (41)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 50 (50)      ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 36 (36)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                           ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                               ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 31 (31)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                               ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 32 (32)      ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |Hermes|receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                               ; work         ;
;       |cordic:cordic_inst|                                                 ; 1611 (1611)  ; 1061 (1061)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 277 (277)    ; 13 (13)           ; 1321 (1321)      ; |Hermes|receiver:receiver_inst1|cordic:cordic_inst                                                                                                                                                                             ; work         ;
;       |firX8R8:fir2|                                                       ; 1061 (242)   ; 832 (48)                  ; 0 (0)         ; 73728       ; 0    ; 32           ; 0       ; 16        ; 0    ; 0            ; 224 (191)    ; 363 (0)           ; 474 (61)         ; |Hermes|receiver:receiver_inst1|firX8R8:fir2                                                                                                                                                                                   ; work         ;
;          |fir256:A|                                                        ; 108 (108)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 41 (41)           ; 57 (57)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:B|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 73 (73)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:C|                                                        ; 101 (101)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 47 (47)           ; 51 (51)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:D|                                                        ; 99 (99)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 49 (49)           ; 50 (50)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:E|                                                        ; 107 (107)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 56 (56)           ; 42 (42)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:F|                                                        ; 103 (103)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 43 (43)           ; 55 (55)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:G|                                                        ; 105 (105)    ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (6)        ; 54 (54)           ; 45 (45)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;          |fir256:H|                                                        ; 98 (98)      ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 50 (50)          ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H                                                                                                                                                                          ; work         ;
;             |firram36:ram|                                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram                                                                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component                                                                                                                             ; work         ;
;                   |altsyncram_nhn1:auto_generated|                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated                                                                                              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated                                                                                                                                   ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1                                                                                                                                                           ; work         ;
;                |mult_35t:auto_generated|                                   ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated                                                                                                                                   ; work         ;
;       |varcic:varcic_inst_I1|                                              ; 815 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 186 (1)           ; 545 (78)         ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1                                                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 91 (91)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (36)           ; 55 (55)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 49 (49)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 48 (48)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 46 (46)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 60 (60)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ; work         ;
;       |varcic:varcic_inst_Q1|                                              ; 811 (163)    ; 684 (18)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (113)    ; 187 (1)           ; 511 (49)         ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1                                                                                                                                                                          ; work         ;
;          |cic_comb:cic_stages[0].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 35 (35)           ; 55 (55)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[1].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 46 (46)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[2].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 46 (46)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[3].cic_comb_inst|                            ; 90 (90)      ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 34 (34)           ; 56 (56)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_comb:cic_stages[4].cic_comb_inst|                            ; 81 (81)      ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 53 (53)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                                                                                     ; work         ;
;          |cic_integrator:cic_stages[0].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[1].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[2].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[3].cic_integrator_inst|                ; 45 (45)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                                                                                         ; work         ;
;          |cic_integrator:cic_stages[4].cic_integrator_inst|                ; 46 (46)      ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 45 (45)          ; |Hermes|receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                                                                                         ; work         ;
;    |sidetone:sidetone_inst|                                                ; 391 (95)     ; 53 (21)                   ; 0 (0)         ; 16000       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 318 (63)     ; 12 (0)            ; 61 (32)          ; |Hermes|sidetone:sidetone_inst                                                                                                                                                                                                 ; work         ;
;       |Multiply2:Multiply16x16|                                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|Multiply2:Multiply16x16                                                                                                                                                                         ; work         ;
;          |lpm_mult:lpm_mult_component|                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component                                                                                                                                             ; work         ;
;             |mult_e7n:auto_generated|                                      ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated                                                                                                                     ; work         ;
;       |Multiply2:Multiply16x8|                                             ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|Multiply2:Multiply16x8                                                                                                                                                                          ; work         ;
;          |lpm_mult:lpm_mult_component|                                     ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component                                                                                                                                              ; work         ;
;             |mult_e7n:auto_generated|                                      ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated                                                                                                                      ; work         ;
;       |cdc_sync:profile2|                                                  ; 16 (16)      ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |Hermes|sidetone:sidetone_inst|cdc_sync:profile2                                                                                                                                                                               ; work         ;
;       |cdc_sync:tone|                                                      ; 16 (16)      ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 6 (6)            ; |Hermes|sidetone:sidetone_inst|cdc_sync:tone                                                                                                                                                                                   ; work         ;
;       |divide2:divide2_inst|                                               ; 264 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 255 (0)      ; 0 (0)             ; 9 (0)            ; |Hermes|sidetone:sidetone_inst|divide2:divide2_inst                                                                                                                                                                            ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                                 ; 264 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 255 (0)      ; 0 (0)             ; 9 (0)            ; |Hermes|sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                                            ; work         ;
;             |lpm_divide_jns:auto_generated|                                ; 264 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 255 (0)      ; 0 (0)             ; 9 (0)            ; |Hermes|sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated                                                                                                              ; work         ;
;                |sign_div_unsign_9nh:divider|                               ; 264 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 255 (0)      ; 0 (0)             ; 9 (0)            ; |Hermes|sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider                                                                                  ; work         ;
;                   |alt_u_div_t8f:divider|                                  ; 264 (264)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 255 (255)    ; 0 (0)             ; 9 (9)            ; |Hermes|sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                                                            ; work         ;
;       |sine_table:sine_table_inst|                                         ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|sine_table:sine_table_inst                                                                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|sine_table:sine_table_inst|altsyncram:altsyncram_component                                                                                                                                      ; work         ;
;             |altsyncram_9n91:auto_generated|                               ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 16000       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|sidetone:sidetone_inst|sine_table:sine_table_inst|altsyncram:altsyncram_component|altsyncram_9n91:auto_generated                                                                                                       ; work         ;
;    |sp_rcv_ctrl:SPC|                                                       ; 11 (11)      ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |Hermes|sp_rcv_ctrl:SPC                                                                                                                                                                                                        ; work         ;
;    |sqroot:sqroot_inst|                                                    ; 1180 (0)     ; 1130 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 575 (0)           ; 596 (0)          ; |Hermes|sqroot:sqroot_inst                                                                                                                                                                                                     ; work         ;
;       |altsqrt:ALTSQRT_component|                                          ; 1180 (21)    ; 1130 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 575 (0)           ; 596 (63)         ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component                                                                                                                                                                           ; work         ;
;          |dffpipe:a_delay|                                                 ; 110 (110)    ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 80 (80)          ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay                                                                                                                                                           ; work         ;
;          |dffpipe:b_dffe[0]|                                               ; 1 (1)        ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[10]|                                              ; 21 (21)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 18 (18)          ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]                                                                                                                                                        ; work         ;
;          |dffpipe:b_dffe[11]|                                              ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 5 (5)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]                                                                                                                                                        ; work         ;
;          |dffpipe:b_dffe[12]|                                              ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]                                                                                                                                                        ; work         ;
;          |dffpipe:b_dffe[13]|                                              ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]                                                                                                                                                        ; work         ;
;          |dffpipe:b_dffe[14]|                                              ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]                                                                                                                                                        ; work         ;
;          |dffpipe:b_dffe[15]|                                              ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]                                                                                                                                                        ; work         ;
;          |dffpipe:b_dffe[1]|                                               ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[2]|                                               ; 3 (3)        ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[3]|                                               ; 4 (4)        ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 3 (3)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[4]|                                               ; 5 (5)        ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 3 (3)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[5]|                                               ; 6 (6)        ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[6]|                                               ; 7 (7)        ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[7]|                                               ; 9 (9)        ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[8]|                                               ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]                                                                                                                                                         ; work         ;
;          |dffpipe:b_dffe[9]|                                               ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 5 (5)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]                                                                                                                                                         ; work         ;
;          |dffpipe:q_final_dff|                                             ; 840 (840)    ; 840 (840)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 493 (493)         ; 347 (347)        ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:q_final_dff                                                                                                                                                       ; work         ;
;          |dffpipe:r_dffe[0]|                                               ; 2 (2)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[1]|                                               ; 3 (3)        ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[2]|                                               ; 4 (4)        ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 3 (3)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[3]|                                               ; 5 (5)        ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[4]|                                               ; 6 (6)        ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[5]|                                               ; 7 (7)        ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[6]|                                               ; 8 (8)        ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[7]|                                               ; 9 (9)        ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[8]|                                               ; 10 (10)      ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]                                                                                                                                                         ; work         ;
;          |dffpipe:r_dffe[9]|                                               ; 11 (11)      ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]                                                                                                                                                         ; work         ;
;          |lpm_add_sub:subtractors[0]|                                      ; 1 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]                                                                                                                                                ; work         ;
;             |add_sub_vnc:auto_generated|                                   ; 1 (1)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_vnc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[1]|                                      ; 5 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                ; work         ;
;             |add_sub_1oc:auto_generated|                                   ; 5 (5)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_1oc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[2]|                                      ; 6 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                ; work         ;
;             |add_sub_2oc:auto_generated|                                   ; 6 (6)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_2oc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[3]|                                      ; 7 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                ; work         ;
;             |add_sub_3oc:auto_generated|                                   ; 7 (7)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_3oc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[4]|                                      ; 8 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                ; work         ;
;             |add_sub_4oc:auto_generated|                                   ; 8 (8)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_4oc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[5]|                                      ; 9 (0)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                ; work         ;
;             |add_sub_5oc:auto_generated|                                   ; 9 (9)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_5oc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[6]|                                      ; 10 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                ; work         ;
;             |add_sub_6oc:auto_generated|                                   ; 10 (10)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_6oc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[7]|                                      ; 11 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                ; work         ;
;             |add_sub_epc:auto_generated|                                   ; 11 (11)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_epc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[8]|                                      ; 12 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                ; work         ;
;             |add_sub_fpc:auto_generated|                                   ; 12 (12)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_fpc:auto_generated                                                                                                                     ; work         ;
;          |lpm_add_sub:subtractors[9]|                                      ; 13 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                ; work         ;
;             |add_sub_gpc:auto_generated|                                   ; 13 (13)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |Hermes|sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_gpc:auto_generated                                                                                                                     ; work         ;
;    |square:square_I|                                                       ; 315 (0)      ; 299 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 47 (0)            ; 268 (0)          ; |Hermes|square:square_I                                                                                                                                                                                                        ; work         ;
;       |altsquare:altsquare_component|                                      ; 315 (0)      ; 299 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 47 (0)            ; 268 (0)          ; |Hermes|square:square_I|altsquare:altsquare_component                                                                                                                                                                          ; work         ;
;          |altsquare_9qe:auto_generated|                                    ; 315 (315)    ; 299 (299)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 47 (47)           ; 268 (268)        ; |Hermes|square:square_I|altsquare:altsquare_component|altsquare_9qe:auto_generated                                                                                                                                             ; work         ;
;    |square:square_Q|                                                       ; 349 (0)      ; 314 (0)                   ; 0 (0)         ; 5690        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 28 (0)            ; 317 (0)          ; |Hermes|square:square_Q                                                                                                                                                                                                        ; work         ;
;       |altsquare:altsquare_component|                                      ; 349 (0)      ; 314 (0)                   ; 0 (0)         ; 5690        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 28 (0)            ; 317 (0)          ; |Hermes|square:square_Q|altsquare:altsquare_component                                                                                                                                                                          ; work         ;
;          |altsquare_9qe:auto_generated|                                    ; 349 (305)    ; 314 (296)                 ; 0 (0)         ; 5690        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 28 (27)           ; 317 (277)        ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated                                                                                                                                             ; work         ;
;             |altshift_taps:dffe202_rtl_0|                                  ; 8 (0)        ; 4 (0)                     ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 7 (0)            ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe202_rtl_0                                                                                                                 ; work         ;
;                |shift_taps_15m:auto_generated|                             ; 8 (3)        ; 4 (2)                     ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (2)            ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe202_rtl_0|shift_taps_15m:auto_generated                                                                                   ; work         ;
;                   |altsyncram_mj31:altsyncram4|                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 42          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe202_rtl_0|shift_taps_15m:auto_generated|altsyncram_mj31:altsyncram4                                                       ; work         ;
;                   |cntr_tnf:cntr1|                                         ; 5 (5)        ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe202_rtl_0|shift_taps_15m:auto_generated|cntr_tnf:cntr1                                                                    ; work         ;
;             |altshift_taps:dffe3109_rtl_0|                                 ; 18 (0)       ; 7 (0)                     ; 0 (0)         ; 5452        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 16 (0)           ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe3109_rtl_0                                                                                                                ; work         ;
;                |shift_taps_57m:auto_generated|                             ; 18 (0)       ; 7 (0)                     ; 0 (0)         ; 5452        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 16 (0)           ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe3109_rtl_0|shift_taps_57m:auto_generated                                                                                  ; work         ;
;                   |altsyncram_3h81:altsyncram2|                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 5452        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe3109_rtl_0|shift_taps_57m:auto_generated|altsyncram_3h81:altsyncram2                                                      ; work         ;
;                   |cntr_spf:cntr1|                                         ; 18 (16)      ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 16 (15)          ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe3109_rtl_0|shift_taps_57m:auto_generated|cntr_spf:cntr1                                                                   ; work         ;
;                      |cmpr_kfc:cmpr4|                                      ; 2 (2)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe3109_rtl_0|shift_taps_57m:auto_generated|cntr_spf:cntr1|cmpr_kfc:cmpr4                                                    ; work         ;
;             |altshift_taps:dffe99_rtl_0|                                   ; 19 (0)       ; 7 (0)                     ; 0 (0)         ; 196         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 17 (0)           ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe99_rtl_0                                                                                                                  ; work         ;
;                |shift_taps_e6m:auto_generated|                             ; 19 (0)       ; 7 (0)                     ; 0 (0)         ; 196         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 17 (0)           ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe99_rtl_0|shift_taps_e6m:auto_generated                                                                                    ; work         ;
;                   |altsyncram_pd81:altsyncram2|                            ; 0 (0)        ; 0 (0)                     ; 0 (0)         ; 196         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe99_rtl_0|shift_taps_e6m:auto_generated|altsyncram_pd81:altsyncram2                                                        ; work         ;
;                   |cntr_0qf:cntr1|                                         ; 19 (17)      ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 17 (16)          ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe99_rtl_0|shift_taps_e6m:auto_generated|cntr_0qf:cntr1                                                                     ; work         ;
;                      |cmpr_kfc:cmpr4|                                      ; 2 (2)        ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Hermes|square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe99_rtl_0|shift_taps_e6m:auto_generated|cntr_0qf:cntr1|cmpr_kfc:cmpr4                                                      ; work         ;
+----------------------------------------------------------------------------+--------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                                                                                                                                          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; FPGA_PLL                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ATTN_DATA                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ATTN_CLK                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ATTN_LE                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAND                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PGA                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DITH                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHDN                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_ALC                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[0]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[1]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[2]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[3]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[4]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[5]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[6]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[7]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[8]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[9]                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[10]                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[11]                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[12]                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACD[13]                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CBCLK                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLRCIN                                                                                                                                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLRCOUT                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CDIN                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMCLK                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMODE                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nCS                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MOSI                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SSCK                                                                                                                                          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX[0]                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX[1]                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX[2]                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX[3]                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX_EN                                                                                                                                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_TX_CLOCK                                                                                                                                  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_INT_N                                                                                                                                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PHY_RESET_N                                                                                                                                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK_25MHZ                                                                                                                                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PHY_MDC                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SCK                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SI                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CS                                                                                                                                            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NCONFIG                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADCMOSI                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADCCLK                                                                                                                                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nADCCS                                                                                                                                        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_SDO                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_SDI                                                                                                                                       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SPI_SCK                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; J15_5                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; J15_6                                                                                                                                         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_PTT                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MODE2                                                                                                                                         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; IO1                                                                                                                                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT0                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT1                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT2                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT3                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT4                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT5                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USEROUT6                                                                                                                                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Status_LED                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED2                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED3                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED4                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED5                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED6                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED7                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED8                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED9                                                                                                                                    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DEBUG_LED10                                                                                                                                   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM_out                                                                                                                                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PHY_MDIO                                                                                                                                      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO5                                                                                                                                           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; OSC_10MHZ                                                                                                                                     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; _122MHz                                                                                                                                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; LTC2208_122MHz                                                                                                                                ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PHY_CLK125                                                                                                                                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RX_DV                                                                                                                                         ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; IO2                                                                                                                                           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; KEY_DASH                                                                                                                                      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY_DOT                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SO                                                                                                                                            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PHY_RX_CLOCK                                                                                                                                  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO8                                                                                                                                           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; OVERFLOW                                                                                                                                      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; IO4                                                                                                                                           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; IO6                                                                                                                                           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; PTT                                                                                                                                           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[0]                                                                                                                                        ; Input    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[4]                                                                                                                                        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[12]                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[8]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[5]                                                                                                                                        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[13]                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[1]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[9]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[6]                                                                                                                                        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[14]                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[2]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[10]                                                                                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INA[7]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[15]                                                                                                                                       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[3]                                                                                                                                        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; INA[11]                                                                                                                                       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ANT_TUNE                                                                                                                                      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; PHY_RX[0]                                                                                                                                     ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; PHY_RX[1]                                                                                                                                     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PHY_RX[3]                                                                                                                                     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; PHY_RX[2]                                                                                                                                     ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; ADCMISO                                                                                                                                       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CDOUT                                                                                                                                         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; PHY_INT_N                                                                                                                                     ;                   ;         ;
; CLK_25MHZ                                                                                                                                     ;                   ;         ;
; SPI_SDI                                                                                                                                       ;                   ;         ;
; MODE2                                                                                                                                         ;                   ;         ;
; PHY_MDIO                                                                                                                                      ;                   ;         ;
;      - MDIO:MDIO_inst|temp_reg_data[0]~feeder                                                                                                 ; 0                 ; 6       ;
; IO5                                                                                                                                           ;                   ;         ;
;      - PWM_out~0                                                                                                                              ; 0                 ; 6       ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector29~5                                                                                                  ; 0                 ; 6       ;
; OSC_10MHZ                                                                                                                                     ;                   ;         ;
; _122MHz                                                                                                                                       ;                   ;         ;
; LTC2208_122MHz                                                                                                                                ;                   ;         ;
; PHY_CLK125                                                                                                                                    ;                   ;         ;
; RX_DV                                                                                                                                         ;                   ;         ;
;      - Led_flash:Flash_LED5|LED                                                                                                               ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[0]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[1]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[2]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[3]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[4]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[5]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[6]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[7]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[8]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[9]                                                                                                        ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[10]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[11]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[12]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[13]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[14]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[15]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[16]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[17]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[18]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[19]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[20]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[21]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[22]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[23]                                                                                                       ; 0                 ; 6       ;
;      - Led_flash:Flash_LED5|counter[15]~50                                                                                                    ; 0                 ; 6       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_100T_state~0                                                                                                    ; 1                 ; 0       ;
; IO2                                                                                                                                           ;                   ;         ;
;      - Apollo:Apollo_inst|state~18                                                                                                            ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|state~22                                                                                                            ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|state~29                                                                                                            ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|next_state~17                                                                                                       ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|next_state~19                                                                                                       ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|next_state~20                                                                                                       ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|next_state~27                                                                                                       ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|next_state~32                                                                                                       ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[0]~1                                                                                                        ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|next_state~37                                                                                                       ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[1]~4                                                                                                        ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[8]~5                                                                                                        ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[3]~7                                                                                                        ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[9]~13                                                                                                       ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[10]~14                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[11]~15                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[12]~16                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[13]~17                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[14]~18                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[15]~19                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[16]~20                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[17]~21                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[18]~22                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[19]~23                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[20]~24                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[21]~25                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[22]~26                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[23]~27                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[24]~30                                                                                                      ; 1                 ; 6       ;
;      - Apollo:Apollo_inst|message[26]~32                                                                                                      ; 1                 ; 6       ;
; KEY_DASH                                                                                                                                      ;                   ;         ;
;      - iambic:iambic_inst|Selector0~5                                                                                                         ; 0                 ; 6       ;
;      - iambic:iambic_inst|dash~1                                                                                                              ; 0                 ; 6       ;
;      - iambic:iambic_inst|dot~1                                                                                                               ; 0                 ; 6       ;
;      - iambic:iambic_inst|dot~2                                                                                                               ; 0                 ; 6       ;
;      - iambic:iambic_inst|dash~2                                                                                                              ; 0                 ; 6       ;
;      - debounce:de_dash|pb_history[0]~0                                                                                                       ; 0                 ; 6       ;
; KEY_DOT                                                                                                                                       ;                   ;         ;
;      - iambic:iambic_inst|Selector0~6                                                                                                         ; 0                 ; 6       ;
;      - iambic:iambic_inst|dash~0                                                                                                              ; 0                 ; 6       ;
;      - iambic:iambic_inst|dot~0                                                                                                               ; 0                 ; 6       ;
;      - debounce:de_dot|pb_history[0]~0                                                                                                        ; 0                 ; 6       ;
; SO                                                                                                                                            ;                   ;         ;
;      - EEPROM:EEPROM_inst|This_MAC[0]                                                                                                         ; 0                 ; 6       ;
;      - EEPROM:EEPROM_inst|Selector88~0                                                                                                        ; 0                 ; 6       ;
; PHY_RX_CLOCK                                                                                                                                  ;                   ;         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ;                   ;         ;
;      - ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]           ; 1                 ; 6       ;
; IO8                                                                                                                                           ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector27~2                                                                                                  ; 1                 ; 6       ;
; OVERFLOW                                                                                                                                      ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector31~6                                                                                                  ; 0                 ; 6       ;
; IO4                                                                                                                                           ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector30~5                                                                                                  ; 1                 ; 6       ;
; IO6                                                                                                                                           ;                   ;         ;
;      - Hermes_Tx_fifo_ctrl:TXFC|Selector28~5                                                                                                  ; 1                 ; 6       ;
; PTT                                                                                                                                           ;                   ;         ;
;      - debounce:de_PTT|pb_history[0]~0                                                                                                        ; 0                 ; 6       ;
; INA[0]                                                                                                                                        ;                   ;         ;
;      - temp_ADC[0]                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC~0                                                                                                                             ; 0                 ; 6       ;
;      - temp_ADC~1                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~2                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~3                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~4                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~5                                                                                                                             ; 0                 ; 6       ;
;      - temp_ADC~6                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~7                                                                                                                             ; 0                 ; 6       ;
;      - temp_ADC~8                                                                                                                             ; 1                 ; 6       ;
;      - temp_ADC~9                                                                                                                             ; 0                 ; 6       ;
;      - temp_ADC~10                                                                                                                            ; 0                 ; 6       ;
;      - temp_ADC~11                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC~12                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC~13                                                                                                                            ; 1                 ; 6       ;
;      - temp_ADC~14                                                                                                                            ; 0                 ; 6       ;
; INA[4]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~0                                                                                                                             ; 0                 ; 6       ;
; INA[12]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~1                                                                                                                             ; 0                 ; 6       ;
; INA[8]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~2                                                                                                                             ; 1                 ; 6       ;
; INA[5]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~3                                                                                                                             ; 0                 ; 6       ;
; INA[13]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~4                                                                                                                             ; 0                 ; 6       ;
; INA[1]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~5                                                                                                                             ; 1                 ; 6       ;
; INA[9]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~6                                                                                                                             ; 1                 ; 6       ;
; INA[6]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~7                                                                                                                             ; 0                 ; 6       ;
; INA[14]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~8                                                                                                                             ; 0                 ; 6       ;
; INA[2]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~9                                                                                                                             ; 1                 ; 6       ;
; INA[10]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~10                                                                                                                            ; 0                 ; 6       ;
; INA[7]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~11                                                                                                                            ; 1                 ; 6       ;
; INA[15]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~12                                                                                                                            ; 1                 ; 6       ;
; INA[3]                                                                                                                                        ;                   ;         ;
;      - temp_ADC~13                                                                                                                            ; 1                 ; 6       ;
; INA[11]                                                                                                                                       ;                   ;         ;
;      - temp_ADC~14                                                                                                                            ; 1                 ; 6       ;
; ANT_TUNE                                                                                                                                      ;                   ;         ;
;      - Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|Selector41~0                                                                               ; 1                 ; 6       ;
; PHY_RX[0]                                                                                                                                     ;                   ;         ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                         ; 1                 ; 0       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[0]~feeder                                                                                                  ; 1                 ; 0       ;
; PHY_RX[1]                                                                                                                                     ;                   ;         ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[5]~feeder                                                                                                  ; 0                 ; 0       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[1]~feeder                                                                                                  ; 0                 ; 0       ;
; PHY_RX[3]                                                                                                                                     ;                   ;         ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[7]~feeder                                                                                                  ; 0                 ; 0       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[3]~feeder                                                                                                  ; 0                 ; 0       ;
; PHY_RX[2]                                                                                                                                     ;                   ;         ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[6]~feeder                                                                                                  ; 1                 ; 0       ;
;      - Rx_MAC:Rx_MAC_inst|PHY_byte[2]~feeder                                                                                                  ; 1                 ; 0       ;
; ADCMISO                                                                                                                                       ;                   ;         ;
;      - Hermes_ADC:ADC_SPI|temp_5[3]_OTERM67_OTERM675_OTERM1679~feeder                                                                         ; 1                 ; 6       ;
; CDOUT                                                                                                                                         ;                   ;         ;
;      - I2S_rcv:MIC|d0~feeder                                                                                                                  ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_addmsb_reg                                                                                    ; FF_X18_Y32_N9      ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg                                                                                     ; FF_X21_Y32_N5      ; 8       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg2                                                                                    ; FF_X21_Y32_N9      ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                    ; FF_X19_Y32_N7      ; 66      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~0                                                                                            ; LCCOMB_X20_Y32_N12 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~10                                                                                           ; LCCOMB_X18_Y32_N0  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~6                                                                                            ; LCCOMB_X18_Y32_N22 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~8                                                                                            ; LCCOMB_X20_Y32_N26 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|comb~9                                                                                            ; LCCOMB_X20_Y33_N20 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end1_cyc_reg                                                                                      ; FF_X19_Y32_N11     ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_op_reg                                                                                        ; FF_X18_Y32_N29     ; 9       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_buf~2                                                                                        ; LCCOMB_X18_Y32_N30 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|_~0          ; LCCOMB_X20_Y31_N24 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|valid_rreq~0 ; LCCOMB_X20_Y31_N18 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|valid_wreq~0                         ; LCCOMB_X20_Y33_N26 ; 19      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_addr_reg_ena[0]                                                                              ; LCCOMB_X20_Y34_N8  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_asmi_opcode_reg_ena[0]                                                                       ; LCCOMB_X16_Y30_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_pgwrbuf_dataout_ena[0]                                                                       ; LCCOMB_X18_Y32_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_read_dout_reg_ena~0                                                                          ; LCCOMB_X20_Y34_N14 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_statreg_int_ena[0]~1                                                                         ; LCCOMB_X21_Y32_N24 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_write_reg_ena                                                                                ; LCCOMB_X20_Y32_N28 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|address[20]~20                                                                                                                                                                   ; LCCOMB_X21_Y35_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|address[8]~18                                                                                                                                                                    ; LCCOMB_X20_Y35_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|byte_count[2]~20                                                                                                                                                                 ; LCCOMB_X22_Y33_N28 ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|byte_count[2]~21                                                                                                                                                                 ; LCCOMB_X22_Y32_N0  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|page[0]~32                                                                                                                                                                       ; LCCOMB_X20_Y36_N4  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|reset_delay[0]~28                                                                                                                                                                ; LCCOMB_X22_Y32_N30 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                         ; FF_X21_Y35_N5      ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                         ; FF_X21_Y35_N29     ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Alex_manual_LPF[6]~8                                                                                                                                                                                          ; LCCOMB_X22_Y13_N12 ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|count[2]~16                                                                                                                                                       ; LCCOMB_X17_Y7_N26  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|data_in[11]~0                                                                                                                                                     ; LCCOMB_X25_Y5_N6   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|delay[4]~12                                                                                                                                                       ; LCCOMB_X20_Y4_N4   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|shift[31]~32                                                                                                                                                      ; LCCOMB_X25_Y5_N24  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|state.STATE_DELAY~0                                                                                                                                               ; LCCOMB_X17_Y7_N30  ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|state.STATE_SET~0                                                                                                                                                 ; LCCOMB_X17_Y7_N22  ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|state~12                                                                                                                                                          ; LCCOMB_X17_Y7_N2   ; 23      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|last_freq_msg[14]~33                                                                                                                                                                       ; LCCOMB_X27_Y4_N2   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|message[15]~3                                                                                                                                                                              ; LCCOMB_X26_Y4_N6   ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Apollo:Apollo_inst|ptt_counter[6]~18                                                                                                                                                                          ; LCCOMB_X22_Y3_N18  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_inst|Decoder0~1                                                                                                                                                                         ; LCCOMB_X23_Y9_N4   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_inst|Decoder0~2                                                                                                                                                                         ; LCCOMB_X23_Y10_N2  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_inst|clk_2                                                                                                                                                                              ; FF_X34_Y42_N3      ; 14      ; Clock                                               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                     ; PLL_4              ; 12      ; Clock                                               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; C122_sync_phase_word[0][31]~188                                                                                                                                                                               ; LCCOMB_X32_Y16_N14 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word[1][31]~253                                                                                                                                                                               ; LCCOMB_X22_Y18_N2  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word[2][31]~322                                                                                                                                                                               ; LCCOMB_X15_Y15_N26 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word[3][31]~383                                                                                                                                                                               ; LCCOMB_X28_Y16_N30 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_sync_phase_word_Tx[31]~92                                                                                                                                                                                ; LCCOMB_X32_Y7_N14  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CicInterpM5:in2|Equal0~2                                                                                                                                                                                      ; LCCOMB_X16_Y4_N10  ; 469     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; DHCP:DHCP_inst|DHCP_discover                                                                                                                                                                                  ; FF_X17_Y30_N5      ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; DHCP:DHCP_inst|time_count[15]~52                                                                                                                                                                              ; LCCOMB_X17_Y30_N26 ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; DHCP:DHCP_inst|time_count[15]~53                                                                                                                                                                              ; LCCOMB_X17_Y30_N14 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Decoder3~1                                                                                                                                                                                                    ; LCCOMB_X35_Y40_N2  ; 144     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|EEPROM_read[1]~15                                                                                                                                                                          ; LCCOMB_X18_Y33_N6  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|EEPROM_write[35]~47                                                                                                                                                                        ; LCCOMB_X16_Y33_N24 ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|EEPROM_write_enable[5]~8                                                                                                                                                                   ; LCCOMB_X17_Y33_N24 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|Selector89~3                                                                                                                                                                               ; LCCOMB_X19_Y34_N0  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|This_IP[8]~33                                                                                                                                                                              ; LCCOMB_X18_Y34_N20 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|This_MAC[47]~0                                                                                                                                                                             ; LCCOMB_X16_Y34_N20 ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|shift_count[5]~24                                                                                                                                                                          ; LCCOMB_X18_Y34_N4  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; EEPROM:EEPROM_inst|shift_count[5]~26                                                                                                                                                                          ; LCCOMB_X18_Y34_N0  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|valid_rdreq~0                                                                                                                     ; LCCOMB_X25_Y33_N2  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|valid_wrreq~0                                                                                                                     ; LCCOMB_X25_Y35_N0  ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; FIFO:RXF|inptr[0]~26                                                                                                                                                                                          ; LCCOMB_X20_Y15_N28 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FIFO:RXF|usedw[11]~30                                                                                                                                                                                         ; LCCOMB_X28_Y29_N28 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|Raccum[14]~46                                                                                                                                                                       ; LCCOMB_X50_Y9_N6   ; 95      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|WideOr10                                                                                                                                                                            ; LCCOMB_X48_Y5_N12  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|caddr[10]                                                                                                                                                                           ; FF_X55_Y2_N31      ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|req                                                                                                                                                                                 ; FF_X48_Y5_N3       ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|rstate.rDone~0                                                                                                                                                                      ; LCCOMB_X48_Y9_N24  ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|rstate.rEnd1~0                                                                                                                                                                      ; LCCOMB_X48_Y9_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|rstate.rRun~0                                                                                                                                                                       ; LCCOMB_X48_Y5_N22  ; 97      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; FirInterp5_1025_EER:fiEER|we                                                                                                                                                                                  ; FF_X48_Y5_N25      ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|Imult[15]~25                                                                                                                                                                               ; LCCOMB_X14_Y4_N4   ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|Selector1~0                                                                                                                                                                                ; LCCOMB_X15_Y5_N30  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|WideOr10~0                                                                                                                                                                                 ; LCCOMB_X14_Y1_N26  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|raddr[5]~17                                                                                                                                                                                ; LCCOMB_X14_Y4_N10  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|req                                                                                                                                                                                        ; FF_X17_Y4_N25      ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|rstate.rDone~0                                                                                                                                                                             ; LCCOMB_X14_Y5_N22  ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|rstate.rEnd1~0                                                                                                                                                                             ; LCCOMB_X14_Y5_N12  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|rstate.rRun~0                                                                                                                                                                              ; LCCOMB_X14_Y5_N0   ; 97      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|rstate.rWait~0                                                                                                                                                                             ; LCCOMB_X14_Y1_N20  ; 16      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; FirInterp8_1024:fi|we                                                                                                                                                                                         ; FF_X14_Y5_N31      ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Hermes_ADC:ADC_SPI|ADC_state.000~0                                                                                                                                                                            ; LCCOMB_X21_Y23_N4  ; 79      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_ERR~0                                                                                                                                                                    ; LCCOMB_X28_Y27_N2  ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_timer[1]~8                                                                                                                                                                        ; LCCOMB_X26_Y30_N14 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|IF_chan[1]~6                                                                                                                                                                         ; LCCOMB_X32_Y21_N0  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|always2~2                                                                                                                                                                            ; LCCOMB_X30_Y22_N8  ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|loop_cnt[1]~19                                                                                                                                                                       ; LCCOMB_X29_Y21_N10 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|pad_cnt[5]~15                                                                                                                                                                        ; LCCOMB_X27_Y21_N2  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|tx_addr[3]~17                                                                                                                                                                        ; LCCOMB_X23_Y22_N12 ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Hermes_Tx_fifo_ctrl:TXFC|tx_addr[3]~18                                                                                                                                                                        ; LCCOMB_X27_Y22_N16 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_atten[1]~5                                                                                                                                                                                             ; LCCOMB_X23_Y11_N2  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Hermes_clk_lrclk_gen:clrgen|BCLK                                                                                                                                                                              ; FF_X27_Y19_N19     ; 188     ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Hermes_clk_lrclk_gen:clrgen|Brise                                                                                                                                                                             ; FF_X35_Y19_N15     ; 290     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|Equal2~2                                                                                                                                                                                          ; LCCOMB_X35_Y18_N8  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|always0~1                                                                                                                                                                                         ; LCCOMB_X32_Y17_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|always0~3                                                                                                                                                                                         ; LCCOMB_X35_Y17_N0  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|shift_cnt[2]~15                                                                                                                                                                                   ; LCCOMB_X35_Y17_N2  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|xBrise                                                                                                                                                                                            ; LCCOMB_X28_Y19_N4  ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; I2S_rcv:MIC|xData_rdy                                                                                                                                                                                         ; FF_X32_Y17_N23     ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_xmit:LR|TLV_state.TLV_IDLE~0                                                                                                                                                                              ; LCCOMB_X33_Y16_N12 ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; I2S_xmit:LR|TLV_state.TLV_WH~0                                                                                                                                                                                ; LCCOMB_X33_Y16_N22 ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; I2S_xmit:LR|data[7]~18                                                                                                                                                                                        ; LCCOMB_X33_Y9_N6   ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_OC[1]~8                                                                                                                                                                                                    ; LCCOMB_X23_Y15_N30 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PHY_drdy~0                                                                                                                                                                                                 ; LCCOMB_X28_Y29_N0  ; 53      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PWM_state.PWM_I_AUDIO~0                                                                                                                                                                                    ; LCCOMB_X32_Y10_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PWM_state.PWM_LEFT~0                                                                                                                                                                                       ; LCCOMB_X32_Y10_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PWM_state.PWM_Q_AUDIO~0                                                                                                                                                                                    ; LCCOMB_X32_Y10_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_PWM_state.PWM_RIGHT~0                                                                                                                                                                                      ; LCCOMB_X32_Y10_N20 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_Rx_fifo_rreq~1                                                                                                                                                                                             ; LCCOMB_X27_Y10_N4  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_Rx_fifo_wreq~0                                                                                                                                                                                             ; LCCOMB_X23_Y14_N16 ; 9       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_SYNC_frame_cnt[5]~22                                                                                                                                                                                       ; LCCOMB_X20_Y13_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_SYNC_state.SYNC_RX_1_2~1                                                                                                                                                                                   ; LCCOMB_X32_Y17_N14 ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; IF_SYNC_state.SYNC_START~0                                                                                                                                                                                    ; LCCOMB_X22_Y15_N22 ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; IF_SYNC_state~5                                                                                                                                                                                               ; LCCOMB_X28_Y27_N10 ; 322     ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; IF_frequency[0][2]~162                                                                                                                                                                                        ; LCCOMB_X22_Y13_N28 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[1][3]~167                                                                                                                                                                                        ; LCCOMB_X23_Y16_N28 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[2][25]~171                                                                                                                                                                                       ; LCCOMB_X23_Y15_N4  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[3][12]~169                                                                                                                                                                                       ; LCCOMB_X23_Y15_N26 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; IF_frequency[4][18]~235                                                                                                                                                                                       ; LCCOMB_X23_Y15_N22 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; LTC2208_122MHz                                                                                                                                                                                                ; PIN_152            ; 18957   ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED0|LED~6                                                                                                                                                                                ; LCCOMB_X37_Y34_N28 ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED0|period[7]~0                                                                                                                                                                          ; LCCOMB_X35_Y33_N2  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED1|counter[17]~52                                                                                                                                                                       ; LCCOMB_X30_Y34_N18 ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED1|counter[23]~53                                                                                                                                                                       ; LCCOMB_X29_Y33_N4  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_control:Control_LED1|swap[1]~0                                                                                                                                                                            ; LCCOMB_X30_Y34_N2  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED10|counter[15]~50                                                                                                                                                                          ; LCCOMB_X42_Y12_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED2|counter[9]~50                                                                                                                                                                            ; LCCOMB_X28_Y31_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED3|counter[21]~50                                                                                                                                                                           ; LCCOMB_X53_Y7_N28  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED5|counter[15]~50                                                                                                                                                                           ; LCCOMB_X26_Y31_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED6|counter[23]~50                                                                                                                                                                           ; LCCOMB_X1_Y15_N24  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED8|counter[4]~50                                                                                                                                                                            ; LCCOMB_X50_Y4_N24  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Led_flash:Flash_LED9|counter[11]~50                                                                                                                                                                           ; LCCOMB_X27_Y27_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|MDIO_inout~3                                                                                                                                                                                   ; LCCOMB_X4_Y17_N26  ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|Selector11~2                                                                                                                                                                                   ; LCCOMB_X12_Y13_N26 ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|address[1]~4                                                                                                                                                                                   ; LCCOMB_X10_Y13_N6  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|loop_count[3]~16                                                                                                                                                                               ; LCCOMB_X10_Y13_N4  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|mask[0]~9                                                                                                                                                                                      ; LCCOMB_X8_Y15_N2   ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|preamble2[5]~14                                                                                                                                                                                ; LCCOMB_X5_Y17_N24  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|preamble[3]~19                                                                                                                                                                                 ; LCCOMB_X11_Y13_N28 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|read[0]                                                                                                                                                                                        ; FF_X5_Y17_N23      ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|read[2]                                                                                                                                                                                        ; FF_X4_Y17_N1       ; 27      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|read_count[3]~21                                                                                                                                                                               ; LCCOMB_X4_Y17_N8   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|register_data[5]~0                                                                                                                                                                             ; LCCOMB_X4_Y17_N28  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|temp_address[3]~5                                                                                                                                                                              ; LCCOMB_X4_Y17_N6   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|temp_reg_data[5]~0                                                                                                                                                                             ; LCCOMB_X4_Y17_N20  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; MDIO:MDIO_inst|write[3]                                                                                                                                                                                       ; FF_X7_Y16_N1       ; 33      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; OSC_10MHZ                                                                                                                                                                                                     ; PIN_89             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; PHY_CLK125                                                                                                                                                                                                    ; PIN_149            ; 27      ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; PHY_RX_CLOCK                                                                                                                                                                                                  ; PIN_31             ; 65      ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; PHY_RX_CLOCK_2                                                                                                                                                                                                ; FF_X37_Y1_N31      ; 1657    ; Clock                                               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|_~0                                                                                                 ; LCCOMB_X27_Y38_N12 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[0]                                             ; LCCOMB_X28_Y38_N30 ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[1]                                             ; LCCOMB_X28_Y38_N0  ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|valid_wrreq~0                                                                                       ; LCCOMB_X29_Y38_N16 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                      ; PLL_2              ; 1174    ; Clock                                               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                      ; PLL_2              ; 47      ; Clock                                               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                      ; PLL_2              ; 193     ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                      ; PLL_2              ; 3       ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]                                                                                                          ; PLL_3              ; 233     ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                                          ; PLL_3              ; 352     ; Clock                                               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]                                                                                                          ; PLL_3              ; 691     ; Clock                                               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; PWM_max[9]~11                                                                                                                                                                                                 ; LCCOMB_X23_Y11_N6  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; RX_DV                                                                                                                                                                                                         ; PIN_113            ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[40]~0                                                                                                                                                                           ; LCCOMB_X21_Y41_N22 ; 81      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|DHCP_ACK                                                                                                                                                                                   ; FF_X22_Y39_N29     ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|DHCP_IP[24]~0                                                                                                                                                                              ; LCCOMB_X21_Y41_N20 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~11                                                                                                                                                                                ; LCCOMB_X14_Y22_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~13                                                                                                                                                                                ; LCCOMB_X8_Y21_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~15                                                                                                                                                                                ; LCCOMB_X11_Y22_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~17                                                                                                                                                                                ; LCCOMB_X11_Y22_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~18                                                                                                                                                                                ; LCCOMB_X14_Y22_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~19                                                                                                                                                                                ; LCCOMB_X8_Y21_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~21                                                                                                                                                                                ; LCCOMB_X14_Y23_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~22                                                                                                                                                                                ; LCCOMB_X14_Y23_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~23                                                                                                                                                                                ; LCCOMB_X14_Y22_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~25                                                                                                                                                                                ; LCCOMB_X14_Y23_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~26                                                                                                                                                                                ; LCCOMB_X10_Y23_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~27                                                                                                                                                                                ; LCCOMB_X14_Y23_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~28                                                                                                                                                                                ; LCCOMB_X14_Y23_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~29                                                                                                                                                                                ; LCCOMB_X10_Y21_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~30                                                                                                                                                                                ; LCCOMB_X14_Y22_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~31                                                                                                                                                                                ; LCCOMB_X10_Y21_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~32                                                                                                                                                                                ; LCCOMB_X14_Y22_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~35                                                                                                                                                                                ; LCCOMB_X10_Y25_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~36                                                                                                                                                                                ; LCCOMB_X7_Y27_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~37                                                                                                                                                                                ; LCCOMB_X7_Y27_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~39                                                                                                                                                                                ; LCCOMB_X12_Y21_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~4                                                                                                                                                                                 ; LCCOMB_X10_Y25_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~42                                                                                                                                                                                ; LCCOMB_X2_Y27_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~43                                                                                                                                                                                ; LCCOMB_X10_Y25_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~44                                                                                                                                                                                ; LCCOMB_X10_Y25_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~46                                                                                                                                                                                ; LCCOMB_X10_Y25_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~47                                                                                                                                                                                ; LCCOMB_X10_Y25_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~48                                                                                                                                                                                ; LCCOMB_X7_Y27_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~49                                                                                                                                                                                ; LCCOMB_X7_Y27_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~50                                                                                                                                                                                ; LCCOMB_X11_Y28_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~51                                                                                                                                                                                ; LCCOMB_X2_Y27_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~52                                                                                                                                                                                ; LCCOMB_X10_Y25_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~53                                                                                                                                                                                ; LCCOMB_X2_Y27_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~54                                                                                                                                                                                ; LCCOMB_X10_Y25_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~55                                                                                                                                                                                ; LCCOMB_X10_Y25_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~56                                                                                                                                                                                ; LCCOMB_X8_Y21_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~57                                                                                                                                                                                ; LCCOMB_X12_Y21_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~58                                                                                                                                                                                ; LCCOMB_X10_Y25_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~59                                                                                                                                                                                ; LCCOMB_X12_Y21_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~60                                                                                                                                                                                ; LCCOMB_X10_Y25_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~61                                                                                                                                                                                ; LCCOMB_X12_Y21_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~62                                                                                                                                                                                ; LCCOMB_X10_Y25_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~63                                                                                                                                                                                ; LCCOMB_X14_Y23_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~64                                                                                                                                                                                ; LCCOMB_X7_Y27_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~65                                                                                                                                                                                ; LCCOMB_X12_Y21_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~66                                                                                                                                                                                ; LCCOMB_X12_Y21_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~68                                                                                                                                                                                ; LCCOMB_X14_Y25_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~69                                                                                                                                                                                ; LCCOMB_X10_Y25_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~7                                                                                                                                                                                 ; LCCOMB_X7_Y27_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~70                                                                                                                                                                                ; LCCOMB_X10_Y25_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~72                                                                                                                                                                                ; LCCOMB_X14_Y29_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~73                                                                                                                                                                                ; LCCOMB_X10_Y25_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~74                                                                                                                                                                                ; LCCOMB_X7_Y27_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~75                                                                                                                                                                                ; LCCOMB_X8_Y21_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~76                                                                                                                                                                                ; LCCOMB_X12_Y21_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~77                                                                                                                                                                                ; LCCOMB_X14_Y22_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~78                                                                                                                                                                                ; LCCOMB_X14_Y23_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~79                                                                                                                                                                                ; LCCOMB_X14_Y23_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~8                                                                                                                                                                                 ; LCCOMB_X10_Y25_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Decoder2~80                                                                                                                                                                                ; LCCOMB_X14_Y29_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]~0                                                                                                                                                                             ; LCCOMB_X21_Y40_N24 ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Length[3]~0                                                                                                                                                                                ; LCCOMB_X21_Y38_N0  ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|METIS_discovery                                                                                                                                                                            ; FF_X23_Y39_N19     ; 34      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PC_sequence_number[31]~1                                                                                                                                                                   ; LCCOMB_X18_Y38_N16 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                                                                             ; FF_X41_Y1_N25      ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_100T_state~0                                                                                                                                                                           ; LCCOMB_X41_Y1_N24  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP~0                                                                                                                                                                        ; LCCOMB_X22_Y38_N26 ; 68      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING~0                                                                                                                                                                        ; LCCOMB_X21_Y41_N6  ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO~0                                                                                                                                                                ; LCCOMB_X22_Y38_N24 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START~0                                                                                                                                                                       ; LCCOMB_X21_Y38_N12 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp|aneb_result_wire[0]~3                                                                   ; LCCOMB_X20_Y42_N24 ; 125     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|valid_wrreq~0                                                                                                    ; LCCOMB_X26_Y42_N30 ; 14      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[40]~2                                                                                                                                                                          ; LCCOMB_X23_Y38_N28 ; 80      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Port[5]~16                                                                                                                                                                                 ; LCCOMB_X18_Y38_N18 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector234~1                                                                                                                                                                              ; LCCOMB_X22_Y38_N4  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector243~1                                                                                                                                                                              ; LCCOMB_X25_Y38_N14 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector253~0                                                                                                                                                                              ; LCCOMB_X21_Y36_N30 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector256~0                                                                                                                                                                              ; LCCOMB_X21_Y38_N16 ; 65      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|Selector264~1                                                                                                                                                                              ; LCCOMB_X22_Y42_N30 ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|ToPort[5]~0                                                                                                                                                                                ; LCCOMB_X20_Y40_N0  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|UDP_check[0]~0                                                                                                                                                                             ; LCCOMB_X21_Y38_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|YIADDR[31]~0                                                                                                                                                                               ; LCCOMB_X22_Y41_N24 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|num_blocks[13]~0                                                                                                                                                                           ; LCCOMB_X18_Y38_N28 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|run                                                                                                                                                                                        ; FF_X18_Y38_N31     ; 180     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; Rx_MAC:Rx_MAC_inst|run                                                                                                                                                                                        ; FF_X18_Y38_N31     ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|run~4                                                                                                                                                                                      ; LCCOMB_X18_Y38_N12 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|skip[0]~8                                                                                                                                                                                  ; LCCOMB_X21_Y40_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[40]~1                                                                                                                                                                          ; LCCOMB_X18_Y38_N26 ; 97      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|temp_YIADDR[31]~0                                                                                                                                                                          ; LCCOMB_X21_Y38_N2  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_MAC:Rx_MAC_inst|this_MAC                                                                                                                                                                                   ; FF_X21_Y42_N13     ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|spi_state.0100~0                                                                                                                                                                              ; LCCOMB_X20_Y11_N26 ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|spi_state.0110~0                                                                                                                                                                              ; LCCOMB_X20_Y12_N10 ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|_~0                                                                                                                  ; LCCOMB_X36_Y19_N2  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode692w[2]~0                                                        ; LCCOMB_X38_Y13_N24 ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode705w[2]~0                                                        ; LCCOMB_X38_Y13_N30 ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode713w[2]~0                                                        ; LCCOMB_X38_Y13_N14 ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode721w[2]~0                                                        ; LCCOMB_X38_Y13_N18 ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|valid_rdreq~2                                                                                                        ; LCCOMB_X37_Y20_N30 ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|valid_wrreq~0                                                                                                        ; LCCOMB_X38_Y13_N12 ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Selector39~0                                                                                                                                                                                                  ; LCCOMB_X22_Y15_N20 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TLV320_SPI:TLV|Equal0~7                                                                                                                                                                                       ; LCCOMB_X33_Y8_N8   ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TLV320_SPI:TLV|TLV.0100~0                                                                                                                                                                                     ; LCCOMB_X18_Y10_N24 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Add49~83                                                                                                                                                                                   ; LCCOMB_X3_Y17_N4   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Discovery_MAC[40]~1                                                                                                                                                                        ; LCCOMB_X16_Y32_N26 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|METIS_discover_sent                                                                                                                                                                        ; FF_X16_Y32_N25     ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Selector94~0                                                                                                                                                                               ; LCCOMB_X3_Y17_N6   ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                                                     ; FF_X5_Y18_N31      ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~429                                                                                                                                                                             ; LCCOMB_X10_Y26_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~792                                                                                                                                                                             ; LCCOMB_X6_Y28_N26  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~791                                                                                                                                                                             ; LCCOMB_X6_Y28_N18  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|data_count[3]~36                                                                                                                                                                           ; LCCOMB_X8_Y28_N28  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|frame[0]~5                                                                                                                                                                                 ; LCCOMB_X16_Y32_N10 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|rdaddress[0]~31                                                                                                                                                                            ; LCCOMB_X7_Y29_N0   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                                                                  ; FF_X6_Y30_N7       ; 33      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|sequence_number[7]~106                                                                                                                                                                     ; LCCOMB_X8_Y28_N16  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|spec_seq_number[7]~107                                                                                                                                                                     ; LCCOMB_X8_Y28_N30  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|state_Tx.PING1~0                                                                                                                                                                           ; LCCOMB_X10_Y29_N4  ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|state_Tx.RESET~0                                                                                                                                                                           ; LCCOMB_X6_Y29_N12  ; 51      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM~0                                                                                                                                                                        ; LCCOMB_X9_Y29_N22  ; 38      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|state_Tx.UDP~0                                                                                                                                                                             ; LCCOMB_X10_Y29_N10 ; 44      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|sync_TD[2]~2                                                                                                                                                                               ; LCCOMB_X5_Y18_N8   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|temp_CRC32[13]~44                                                                                                                                                                          ; LCCOMB_X7_Y28_N8   ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_MAC:Tx_MAC_inst|zero_count[7]~31                                                                                                                                                                           ; LCCOMB_X6_Y28_N16  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|_~0                                                                                                         ; LCCOMB_X20_Y24_N16 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|valid_rdreq~0                                                                                               ; LCCOMB_X20_Y25_N30 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|valid_wrreq~0                                                                                               ; LCCOMB_X25_Y26_N0  ; 21      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Tx_reset~1                                                                                                                                                                                                    ; LCCOMB_X17_Y29_N14 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; _122MHz                                                                                                                                                                                                       ; PIN_150            ; 1376    ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; always20~3                                                                                                                                                                                                    ; LCCOMB_X23_Y15_N28 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; always20~4                                                                                                                                                                                                    ; LCCOMB_X23_Y13_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; atten_on_Tx[4]~5                                                                                                                                                                                              ; LCCOMB_X23_Y11_N22 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cdc_mcp:MDC[0].IQ_sync|b_data[40]~46                                                                                                                                                                          ; LCCOMB_X27_Y10_N30 ; 92      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cdc_mcp:MDC[3].IQ_sync|b_data[37]~48                                                                                                                                                                          ; LCCOMB_X29_Y27_N12 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                        ; LCCOMB_X20_Y32_N6  ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; comb~1                                                                                                                                                                                                        ; LCCOMB_X27_Y32_N24 ; 156     ; Async. clear, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; comb~2                                                                                                                                                                                                        ; LCCOMB_X22_Y27_N4  ; 132     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[0][18]                                                                                                                                                                               ; FF_X11_Y11_N29     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[13][6]                                                                                                                                                                               ; FF_X12_Y20_N15     ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[14][5]                                                                                                                                                                               ; FF_X15_Y21_N9      ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[1][18]                                                                                                                                                                               ; FF_X11_Y11_N19     ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[2][17]                                                                                                                                                                               ; FF_X11_Y8_N17      ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[3][16]                                                                                                                                                                               ; FF_X10_Y9_N31      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[6][13]                                                                                                                                                                               ; FF_X11_Y14_N31     ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[7][12]                                                                                                                                                                               ; FF_X9_Y16_N17      ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[8][11]                                                                                                                                                                               ; FF_X8_Y16_N27      ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[9][10]                                                                                                                                                                               ; FF_X10_Y16_N27     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|phase[30]                                                                                                                                                                              ; FF_X28_Y5_N29      ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; delay[0]~25                                                                                                                                                                                                   ; LCCOMB_X16_Y28_N18 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; iambic:iambic_inst|WideOr6~0                                                                                                                                                                                  ; LCCOMB_X16_Y10_N12 ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; iambic:iambic_inst|delay[9]~63                                                                                                                                                                                ; LCCOMB_X18_Y9_N30  ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; keyer_speed[0]~6                                                                                                                                                                                              ; LCCOMB_X23_Y11_N20 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pro_count[2]                                                                                                                                                                                                  ; FF_X1_Y21_N29      ; 69      ; Clock                                               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; profile:profile_CW|hang_timer[17]~52                                                                                                                                                                          ; LCCOMB_X28_Y4_N4   ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|hang_timer[17]~53                                                                                                                                                                          ; LCCOMB_X28_Y4_N10  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|timer[7]~52                                                                                                                                                                                ; LCCOMB_X22_Y8_N26  ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|timer~53                                                                                                                                                                                   ; LCCOMB_X22_Y8_N24  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cic:cic_inst_I2|out_strobe                                                                                                                                                           ; FF_X39_Y23_N31     ; 3209    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[0][18]                                                                                                                                                          ; FF_X39_Y23_N23     ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[13][6]                                                                                                                                                          ; FF_X42_Y24_N19     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[14][5]                                                                                                                                                          ; FF_X41_Y31_N7      ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[1][18]                                                                                                                                                          ; FF_X28_Y22_N19     ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[2][17]                                                                                                                                                          ; FF_X32_Y22_N17     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[3][16]                                                                                                                                                          ; FF_X33_Y22_N31     ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[6][13]                                                                                                                                                          ; FF_X36_Y26_N31     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[7][12]                                                                                                                                                          ; FF_X36_Y23_N23     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[8][11]                                                                                                                                                          ; FF_X38_Y23_N23     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[9][10]                                                                                                                                                          ; FF_X38_Y25_N15     ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|Equal0~0                                                                                                                                                                ; LCCOMB_X33_Y29_N4  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|Equal2~1                                                                                                                                                                ; LCCOMB_X33_Y29_N6  ; 96      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|Iaccum[14]~76                                                                                                                                                 ; LCCOMB_X28_Y30_N24 ; 192     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|caddr[0]~8                                                                                                                                                    ; LCCOMB_X28_Y30_N22 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|Rmult[41]~24                                                                                                                                                  ; LCCOMB_X29_Y30_N30 ; 352     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|reg_q[47]~0                                                                                                                                                   ; LCCOMB_X28_Y30_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|caddr[7]~8                                                                                                                                                    ; LCCOMB_X34_Y27_N6  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|Rmult[41]~24                                                                                                                                                  ; LCCOMB_X34_Y27_N4  ; 352     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                   ; LCCOMB_X34_Y27_N10 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|weA                                                                                                                                                                     ; LCCOMB_X39_Y29_N4  ; 224     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|weA~0                                                                                                                                                                   ; LCCOMB_X39_Y32_N30 ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|weB                                                                                                                                                                     ; LCCOMB_X39_Y29_N12 ; 224     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX2R2:fir3|wstate[0]~9                                                                                                                                                             ; LCCOMB_X39_Y32_N28 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|Equal0~0                                                                                                                                                                ; LCCOMB_X53_Y35_N30 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[35]~0                                                                                                                                                   ; LCCOMB_X50_Y36_N28 ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|caddr[4]~8                                                                                                                                                    ; LCCOMB_X50_Y36_N2  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~0                                                                                                                                                ; LCCOMB_X50_Y36_N26 ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Iaccum[1]~88                                                                                                                                                  ; LCCOMB_X51_Y36_N0  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[35]~0                                                                                                                                                   ; LCCOMB_X51_Y36_N26 ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|counter[5]~20                                                                                                                                                 ; LCCOMB_X51_Y36_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~0                                                                                                                                                ; LCCOMB_X51_Y36_N30 ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[35]~0                                                                                                                                                   ; LCCOMB_X46_Y36_N6  ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|counter[5]~20                                                                                                                                                 ; LCCOMB_X45_Y36_N4  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~0                                                                                                                                                ; LCCOMB_X45_Y36_N0  ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[35]~0                                                                                                                                                   ; LCCOMB_X52_Y36_N4  ; 76      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|caddr[4]~8                                                                                                                                                    ; LCCOMB_X53_Y34_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~0                                                                                                                                                ; LCCOMB_X53_Y34_N0  ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|weA                                                                                                                                                                     ; LCCOMB_X45_Y38_N0  ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|weB                                                                                                                                                                     ; LCCOMB_X44_Y36_N26 ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|weC                                                                                                                                                                     ; LCCOMB_X46_Y36_N2  ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|weD                                                                                                                                                                     ; LCCOMB_X39_Y36_N30 ; 124     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|weD~0                                                                                                                                                                   ; LCCOMB_X54_Y37_N30 ; 108     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|firX4R4:fir2|wstate[4]~6                                                                                                                                                             ; LCCOMB_X54_Y37_N16 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|varcic:varcic_inst_I1|Equal0~7                                                                                                                                                       ; LCCOMB_X36_Y40_N6  ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst2|varcic:varcic_inst_I1|out_strobe                                                                                                                                                     ; FF_X42_Y23_N25     ; 3537    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[0][18]                                                                                                                                                          ; FF_X30_Y11_N15     ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[13][6]                                                                                                                                                          ; FF_X20_Y19_N17     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[14][5]                                                                                                                                                          ; FF_X19_Y19_N7      ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[1][18]                                                                                                                                                          ; FF_X22_Y10_N19     ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[2][17]                                                                                                                                                          ; FF_X21_Y10_N17     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[3][16]                                                                                                                                                          ; FF_X20_Y14_N31     ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[6][13]                                                                                                                                                          ; FF_X20_Y16_N31     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[7][12]                                                                                                                                                          ; FF_X21_Y18_N23     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[8][11]                                                                                                                                                          ; FF_X19_Y15_N25     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[9][10]                                                                                                                                                          ; FF_X16_Y19_N31     ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Raccum[9]~48                                                                                                                                                  ; LCCOMB_X33_Y27_N6  ; 192     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Raccum[23]~48                                                                                                                                                 ; LCCOMB_X50_Y36_N4  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Raccum[20]~48                                                                                                                                                 ; LCCOMB_X46_Y36_N0  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Raccum[1]~48                                                                                                                                                  ; LCCOMB_X52_Y36_N26 ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[0][18]                                                                                                                                                           ; FF_X35_Y16_N21     ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[13][6]                                                                                                                                                           ; FF_X46_Y22_N27     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[14][5]                                                                                                                                                           ; FF_X50_Y26_N9      ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[1][18]                                                                                                                                                           ; FF_X35_Y16_N19     ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[2][17]                                                                                                                                                           ; FF_X36_Y16_N17     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[3][16]                                                                                                                                                           ; FF_X37_Y18_N31     ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[6][13]                                                                                                                                                           ; FF_X39_Y22_N27     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[7][12]                                                                                                                                                           ; FF_X45_Y25_N19     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[8][11]                                                                                                                                                           ; FF_X44_Y24_N15     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[9][10]                                                                                                                                                           ; FF_X42_Y23_N19     ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|Equal0~0                                                                                                                                                                 ; LCCOMB_X49_Y15_N6  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|Equal9~0                                                                                                                                                                 ; LCCOMB_X36_Y21_N4  ; 100     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[5]~22                                                                                                                                                   ; LCCOMB_X39_Y16_N2  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|reg_coef[17]~0                                                                                                                                                  ; LCCOMB_X39_Y16_N0  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|Raccum[3]~49                                                                                                                                                    ; LCCOMB_X48_Y18_N18 ; 196     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[6]~8                                                                                                                                                      ; LCCOMB_X49_Y18_N4  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|reg_coef[17]~0                                                                                                                                                  ; LCCOMB_X49_Y18_N2  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[8]~22                                                                                                                                                   ; LCCOMB_X42_Y27_N4  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|reg_coef[17]~0                                                                                                                                                  ; LCCOMB_X42_Y27_N28 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|Raccum[5]~49                                                                                                                                                    ; LCCOMB_X37_Y12_N4  ; 196     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[1]~8                                                                                                                                                      ; LCCOMB_X37_Y12_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|reg_coef[17]~0                                                                                                                                                  ; LCCOMB_X37_Y12_N0  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|Iaccum[12]~49                                                                                                                                                   ; LCCOMB_X44_Y16_N10 ; 196     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[1]~8                                                                                                                                                      ; LCCOMB_X43_Y16_N18 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|reg_coef[17]~0                                                                                                                                                  ; LCCOMB_X43_Y16_N30 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|Iaccum[12]~49                                                                                                                                                   ; LCCOMB_X50_Y11_N14 ; 196     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[1]~22                                                                                                                                                   ; LCCOMB_X51_Y11_N6  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|reg_coef[17]~0                                                                                                                                                  ; LCCOMB_X51_Y11_N28 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|Iaccum[12]~49                                                                                                                                                   ; LCCOMB_X53_Y15_N16 ; 196     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[0]~8                                                                                                                                                      ; LCCOMB_X54_Y15_N26 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|reg_coef[17]~0                                                                                                                                                  ; LCCOMB_X54_Y15_N24 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|Iaccum[10]~49                                                                                                                                                   ; LCCOMB_X48_Y4_N6   ; 196     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[3]~8                                                                                                                                                      ; LCCOMB_X48_Y4_N2   ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|reg_coef[17]~0                                                                                                                                                  ; LCCOMB_X48_Y4_N10  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weA                                                                                                                                                                      ; LCCOMB_X34_Y17_N28 ; 225     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weA~0                                                                                                                                                                    ; LCCOMB_X34_Y17_N30 ; 103     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weB                                                                                                                                                                      ; LCCOMB_X46_Y15_N12 ; 225     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weC                                                                                                                                                                      ; LCCOMB_X36_Y21_N6  ; 225     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weD                                                                                                                                                                      ; LCCOMB_X39_Y12_N22 ; 225     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weE                                                                                                                                                                      ; LCCOMB_X46_Y15_N2  ; 225     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weF                                                                                                                                                                      ; LCCOMB_X43_Y11_N10 ; 225     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weG                                                                                                                                                                      ; LCCOMB_X46_Y15_N28 ; 225     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|weH                                                                                                                                                                      ; LCCOMB_X43_Y11_N16 ; 225     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst0|firX8R8:fir2|wstate[0]~7                                                                                                                                                              ; LCCOMB_X49_Y15_N10 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[0][18]                                                                                                                                                           ; FF_X27_Y22_N23     ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[13][6]                                                                                                                                                           ; FF_X48_Y20_N13     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[14][5]                                                                                                                                                           ; FF_X48_Y18_N13     ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[1][18]                                                                                                                                                           ; FF_X25_Y18_N19     ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[2][17]                                                                                                                                                           ; FF_X26_Y18_N17     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[3][16]                                                                                                                                                           ; FF_X33_Y19_N31     ; 53      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[6][13]                                                                                                                                                           ; FF_X35_Y24_N27     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[7][12]                                                                                                                                                           ; FF_X37_Y24_N23     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[8][11]                                                                                                                                                           ; FF_X39_Y20_N19     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[9][10]                                                                                                                                                           ; FF_X39_Y19_N17     ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|Iaccum[7]~79                                                                                                                                                    ; LCCOMB_X39_Y16_N28 ; 196     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Imult[14]~26                                                                                                                                                    ; LCCOMB_X44_Y24_N26 ; 196     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; renew_counter[30]~121                                                                                                                                                                                         ; LCCOMB_X18_Y37_N16 ; 52      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; renew_counter[30]~123                                                                                                                                                                                         ; LCCOMB_X16_Y29_N24 ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; renew_timer[8]~52                                                                                                                                                                                             ; LCCOMB_X17_Y29_N16 ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; renew_timer[8]~53                                                                                                                                                                                             ; LCCOMB_X16_Y29_N18 ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sidetone:sidetone_inst|Equal0~9                                                                                                                                                                               ; LCCOMB_X21_Y6_N0   ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sidetone:sidetone_inst|sidetone_clock                                                                                                                                                                         ; FF_X36_Y1_N31      ; 12      ; Clock                                               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; sidetone_level[0]~8                                                                                                                                                                                           ; LCCOMB_X23_Y15_N12 ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; spc[2]                                                                                                                                                                                                        ; FF_X37_Y4_N27      ; 38      ; Clock                                               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; speed_1000T                                                                                                                                                                                                   ; FF_X15_Y34_N21     ; 27      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; speed_1000T~2                                                                                                                                                                                                 ; LCCOMB_X15_Y28_N18 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; state.IDLE~0                                                                                                                                                                                                  ; LCCOMB_X18_Y27_N24 ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sw_clock                                                                                                                                                                                                      ; LCCOMB_X18_Y21_N8  ; 1212    ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; tone_freq[6]~13                                                                                                                                                                                               ; LCCOMB_X23_Y11_N14 ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Attenuator:Attenuator_inst|clk_2                                                                     ; FF_X34_Y42_N3     ; 14      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0]             ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]            ; PLL_4             ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[1]            ; PLL_4             ; 12      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; Hermes_clk_lrclk_gen:clrgen|BCLK                                                                     ; FF_X27_Y19_N19    ; 188     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; PHY_CLK125                                                                                           ; PIN_149           ; 27      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; PHY_RX_CLOCK                                                                                         ; PIN_31            ; 65      ; 17                                   ; Global Clock         ; GCLK2            ; --                        ;
; PHY_RX_CLOCK_2                                                                                       ; FF_X37_Y1_N31     ; 1657    ; 35                                   ; Global Clock         ; GCLK18           ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]             ; PLL_2             ; 1174    ; 1                                    ; Global Clock         ; GCLK5            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]             ; PLL_2             ; 47      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]             ; PLL_2             ; 193     ; 1                                    ; Global Clock         ; GCLK6            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3]             ; PLL_2             ; 3       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_3             ; 233     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_3             ; 352     ; 13                                   ; Global Clock         ; GCLK12           ; --                        ;
; PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_3             ; 691     ; 23                                   ; Global Clock         ; GCLK14           ; --                        ;
; Rx_MAC:Rx_MAC_inst|run                                                                               ; FF_X18_Y38_N31    ; 180     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; pro_count[2]                                                                                         ; FF_X1_Y21_N29     ; 69      ; 12                                   ; Global Clock         ; GCLK1            ; --                        ;
; sidetone:sidetone_inst|sidetone_clock                                                                ; FF_X36_Y1_N31     ; 12      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; spc[2]                                                                                               ; FF_X37_Y4_N27     ; 38      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; sw_clock                                                                                             ; LCCOMB_X18_Y21_N8 ; 1212    ; 2                                    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LTC2208_122MHz~input                                                                                                                                                                  ; 18993   ;
; receiver2:receiver_inst2|varcic:varcic_inst_I1|out_strobe                                                                                                                             ; 3537    ;
; receiver2:receiver_inst2|cic:cic_inst_I2|out_strobe                                                                                                                                   ; 3209    ;
; _122MHz~input                                                                                                                                                                         ; 1377    ;
; CicInterpM5:in2|Equal0~2                                                                                                                                                              ; 469     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[5]                                                                                                                                                       ; 388     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[6]                                                                                                                                                       ; 377     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[3]                                                                                                                                                       ; 367     ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|Rmult[41]~24                                                                                                                          ; 352     ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|Rmult[41]~24                                                                                                                          ; 352     ;
; reset                                                                                                                                                                                 ; 350     ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_locked                                                                                              ; 349     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[2]                                                                                                                                                       ; 343     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[9]                                                                                                                                                       ; 343     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[4]                                                                                                                                                       ; 332     ;
; IF_SYNC_state~5                                                                                                                                                                       ; 322     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[7]                                                                                                                                                       ; 317     ;
; Hermes_clk_lrclk_gen:clrgen|Brise                                                                                                                                                     ; 290     ;
; receiver2:receiver_inst2|firX2R2:fir3|weB                                                                                                                                             ; 230     ;
; receiver2:receiver_inst2|firX2R2:fir3|weA                                                                                                                                             ; 230     ;
; receiver:receiver_inst0|firX8R8:fir2|weA                                                                                                                                              ; 227     ;
; receiver:receiver_inst0|firX8R8:fir2|weD                                                                                                                                              ; 227     ;
; receiver:receiver_inst0|firX8R8:fir2|weB                                                                                                                                              ; 227     ;
; receiver:receiver_inst0|firX8R8:fir2|weH                                                                                                                                              ; 227     ;
; receiver:receiver_inst0|firX8R8:fir2|weE                                                                                                                                              ; 227     ;
; receiver:receiver_inst0|firX8R8:fir2|weG                                                                                                                                              ; 227     ;
; receiver:receiver_inst0|firX8R8:fir2|weF                                                                                                                                              ; 227     ;
; receiver:receiver_inst0|firX8R8:fir2|weC                                                                                                                                              ; 227     ;
; cdc_sync:rates|sigb[1]                                                                                                                                                                ; 225     ;
; cdc_sync:rates|sigb[0]                                                                                                                                                                ; 221     ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|Iaccum[7]~79                                                                                                                            ; 196     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|Raccum[5]~49                                                                                                                            ; 196     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|Raccum[3]~49                                                                                                                            ; 196     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|Iaccum[10]~49                                                                                                                           ; 196     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|Iaccum[12]~49                                                                                                                           ; 196     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|Iaccum[12]~49                                                                                                                           ; 196     ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|Iaccum[12]~49                                                                                                                           ; 196     ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Imult[14]~26                                                                                                                            ; 196     ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|Raccum[9]~48                                                                                                                          ; 192     ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|Iaccum[14]~76                                                                                                                         ; 192     ;
; receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                                                                                                        ; 166     ;
; receiver2:receiver_inst2|firX4R4:fir2|wstate[0]                                                                                                                                       ; 163     ;
; receiver2:receiver_inst2|firX4R4:fir2|wstate[1]                                                                                                                                       ; 159     ;
; receiver:receiver_inst0|firX8R8:fir2|wstate[0]                                                                                                                                        ; 156     ;
; comb~1                                                                                                                                                                                ; 156     ;
; Decoder3~1                                                                                                                                                                            ; 144     ;
; Decoder3~0                                                                                                                                                                            ; 144     ;
; receiver:receiver_inst0|firX8R8:fir2|Add3~1                                                                                                                                           ; 141     ;
; receiver:receiver_inst0|firX8R8:fir2|Add3~0                                                                                                                                           ; 138     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[1]                                                                                                                                                       ; 136     ;
; comb~2                                                                                                                                                                                ; 132     ;
; receiver2:receiver_inst2|firX4R4:fir2|weD                                                                                                                                             ; 126     ;
; receiver2:receiver_inst2|firX4R4:fir2|weA                                                                                                                                             ; 126     ;
; receiver2:receiver_inst2|firX4R4:fir2|weC                                                                                                                                             ; 126     ;
; receiver2:receiver_inst2|firX4R4:fir2|weB                                                                                                                                             ; 126     ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|cmpr_356:rdempty_eq_comp|aneb_result_wire[0]~3                                           ; 126     ;
; Tx_MAC:Tx_MAC_inst|data_count[2]                                                                                                                                                      ; 117     ;
; Tx_MAC:Tx_MAC_inst|data_count[1]                                                                                                                                                      ; 115     ;
; Tx_MAC:Tx_MAC_inst|data_count[0]                                                                                                                                                      ; 114     ;
; Tx_MAC:Tx_MAC_inst|data_count[3]                                                                                                                                                      ; 113     ;
; Tx_MAC:Tx_MAC_inst|rdaddress[0]                                                                                                                                                       ; 112     ;
; receiver2:receiver_inst2|firX4R4:fir2|weD~0                                                                                                                                           ; 108     ;
; receiver:receiver_inst0|firX8R8:fir2|weA~0                                                                                                                                            ; 103     ;
; Tx_MAC:Tx_MAC_inst|ck_count[3]                                                                                                                                                        ; 103     ;
; Tx_MAC:Tx_MAC_inst|ck_count[4]                                                                                                                                                        ; 103     ;
; receiver:receiver_inst0|firX8R8:fir2|Equal9~0                                                                                                                                         ; 100     ;
; receiver2:receiver_inst2|firX2R2:fir3|weA~0                                                                                                                                           ; 100     ;
; Tx_MAC:Tx_MAC_inst|ck_count[1]                                                                                                                                                        ; 100     ;
; Tx_MAC:Tx_MAC_inst|ck_count[2]                                                                                                                                                        ; 100     ;
; FirInterp5_1025_EER:fiEER|rstate.rRun~0                                                                                                                                               ; 97      ;
; FirInterp8_1024:fi|rstate.rRun~0                                                                                                                                                      ; 97      ;
; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[40]~1                                                                                                                                                  ; 97      ;
; Rx_MAC:Rx_MAC_inst|Selector265~8                                                                                                                                                      ; 97      ;
; FirInterp8_1024:fi|Imult[15]~25                                                                                                                                                       ; 96      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Raccum[1]~48                                                                                                                          ; 96      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|Raccum[23]~48                                                                                                                         ; 96      ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|Raccum[20]~48                                                                                                                         ; 96      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Iaccum[1]~88                                                                                                                          ; 96      ;
; receiver2:receiver_inst2|firX2R2:fir3|Equal2~1                                                                                                                                        ; 96      ;
; cdc_mcp:MDC[3].IQ_sync|b_data[37]~48                                                                                                                                                  ; 96      ;
; Tx_MAC:Tx_MAC_inst|Discovery_MAC[40]~1                                                                                                                                                ; 96      ;
; Rx_MAC:Rx_MAC_inst|Port[5]~16                                                                                                                                                         ; 96      ;
; FirInterp5_1025_EER:fiEER|Raccum[14]~46                                                                                                                                               ; 95      ;
; cdc_mcp:MDC[0].IQ_sync|b_data[40]~46                                                                                                                                                  ; 92      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|valid_rdreq~2                                                                                ; 88      ;
; EEPROM:EEPROM_inst|EEPROM[0]                                                                                                                                                          ; 88      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[2]                                                                                                                                                      ; 83      ;
; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[40]~0                                                                                                                                                   ; 81      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[1]                                                                                                                                                      ; 81      ;
; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[40]~2                                                                                                                                                  ; 80      ;
; ~GND                                                                                                                                                                                  ; 79      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[0]                                                                                                                                                      ; 79      ;
; Hermes_ADC:ADC_SPI|ADC_state.000~0                                                                                                                                                    ; 79      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[7]                                                                                                                                                      ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[5]                                                                                                                                                      ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[6]                                                                                                                                                      ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[3]                                                                                                                                                      ; 78      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[4]                                                                                                                                                      ; 78      ;
; IF_last_chan[2]                                                                                                                                                                       ; 77      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|Rmult[35]~0                                                                                                                           ; 76      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|Rmult[35]~0                                                                                                                           ; 76      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|Rmult[35]~0                                                                                                                           ; 76      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|Rmult[35]~0                                                                                                                           ; 76      ;
; Hermes_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                                                   ; 76      ;
; Hermes_Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                                   ; 75      ;
; IF_PHY_drdy~0                                                                                                                                                                         ; 69      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP~0                                                                                                                                                ; 68      ;
; EEPROM:EEPROM_inst|EEPROM[1]                                                                                                                                                          ; 67      ;
; VNA                                                                                                                                                                                   ; 66      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                            ; 66      ;
; Rx_MAC:Rx_MAC_inst|Length[3]~0                                                                                                                                                        ; 65      ;
; Rx_MAC:Rx_MAC_inst|Selector256~0                                                                                                                                                      ; 65      ;
; Tx_MAC:Tx_MAC_inst|rdaddress[8]                                                                                                                                                       ; 65      ;
; C122_freq_max[15]~0                                                                                                                                                                   ; 64      ;
; FPGA_PTT~0                                                                                                                                                                            ; 61      ;
; cpl_cordic:cordic_inst|Z[1][18]                                                                                                                                                       ; 59      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[1][18]                                                                                                                                  ; 57      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[1][18]                                                                                                                                   ; 57      ;
; cpl_cordic:cordic_inst|Z[2][17]                                                                                                                                                       ; 57      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[1][18]                                                                                                                                  ; 56      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[1][18]                                                                                                                                   ; 56      ;
; cpl_cordic:cordic_inst|Z[0][18]                                                                                                                                                       ; 55      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[2][17]                                                                                                                                  ; 55      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[2][17]                                                                                                                                  ; 55      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[2][17]                                                                                                                                   ; 55      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[2][17]                                                                                                                                   ; 55      ;
; cpl_cordic:cordic_inst|Z[3][16]                                                                                                                                                       ; 55      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[0][18]                                                                                                                                  ; 53      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[0][18]                                                                                                                                   ; 53      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[3][16]                                                                                                                                  ; 53      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[3][16]                                                                                                                                  ; 53      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[3][16]                                                                                                                                   ; 53      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[3][16]                                                                                                                                   ; 53      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[0][18]                                                                                                                                  ; 52      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[0][18]                                                                                                                                   ; 52      ;
; renew_counter[30]~123                                                                                                                                                                 ; 52      ;
; renew_counter[30]~121                                                                                                                                                                 ; 52      ;
; IF_Apollo                                                                                                                                                                             ; 52      ;
; cpl_cordic:cordic_inst|phase[31]                                                                                                                                                      ; 52      ;
; cpl_cordic:cordic_inst|Z[4][15]                                                                                                                                                       ; 52      ;
; PureSignal_enable                                                                                                                                                                     ; 51      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.RESET~0                                                                                                                                                   ; 51      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[4][15]                                                                                                                                  ; 50      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[4][15]                                                                                                                                  ; 50      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[4][15]                                                                                                                                   ; 50      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[4][15]                                                                                                                                   ; 50      ;
; cpl_cordic:cordic_inst|Z[5][14]                                                                                                                                                       ; 49      ;
; Equal4~10                                                                                                                                                                             ; 48      ;
; EEPROM:EEPROM_inst|This_MAC[47]~0                                                                                                                                                     ; 48      ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|state~8                                                                                                                                   ; 48      ;
; EEPROM:EEPROM_inst|EEPROM_write[35]~47                                                                                                                                                ; 47      ;
; Assigned_IP_valid                                                                                                                                                                     ; 47      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[5][14]                                                                                                                                  ; 47      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[5][14]                                                                                                                                  ; 47      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[5][14]                                                                                                                                   ; 47      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[5][14]                                                                                                                                   ; 47      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.PING1~0                                                                                                                                                   ; 46      ;
; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                 ; 45      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.UDP~0                                                                                                                                                     ; 44      ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|state~9                                                                                                                                   ; 44      ;
; IF_last_chan[1]                                                                                                                                                                       ; 43      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~18                                                                                                                                                    ; 43      ;
; cpl_cordic:cordic_inst|Z[6][13]                                                                                                                                                       ; 42      ;
; Rx_MAC:Rx_MAC_inst|ping_count[1]                                                                                                                                                      ; 42      ;
; FirInterp8_1024:fi|rstate.rDone~0                                                                                                                                                     ; 41      ;
; Tx_MAC:Tx_MAC_inst|state_Tx~14                                                                                                                                                        ; 41      ;
; IF_Rx_ctrl_0[0]                                                                                                                                                                       ; 41      ;
; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                 ; 40      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[6][13]                                                                                                                                  ; 40      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[6][13]                                                                                                                                  ; 40      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[6][13]                                                                                                                                   ; 40      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[6][13]                                                                                                                                   ; 40      ;
; cpl_cordic:cordic_inst|Z[7][12]                                                                                                                                                       ; 40      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|reg_coef[17]~0                                                                                                                        ; 39      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|reg_coef[17]~0                                                                                                                        ; 39      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|reg_coef[17]~0                                                                                                                        ; 39      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|reg_coef[17]~0                                                                                                                        ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[8]                                                     ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[7]                                                     ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[4]                                                     ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[1]                                                     ; 39      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~151                                                                                                                                                     ; 39      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[11]                                                    ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[10]                                                    ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[9]                                                     ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[5]                                                     ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[2]                                                     ; 38      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM~0                                                                                                                                                ; 38      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[7][12]                                                                                                                                  ; 38      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[7][12]                                                                                                                                  ; 38      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[7][12]                                                                                                                                   ; 38      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[7][12]                                                                                                                                   ; 38      ;
; cpl_cordic:cordic_inst|Z[8][11]                                                                                                                                                       ; 38      ;
; Rx_MAC:Rx_MAC_inst|ping_count[5]                                                                                                                                                      ; 38      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[6]                                                     ; 37      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[3]                                                     ; 37      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|a_graycounter_167:rdptr_g1p|counter7a[0]                                                     ; 37      ;
; Tx_MAC:Tx_MAC_inst|state_Tx~16                                                                                                                                                        ; 37      ;
; FPGA_PTT~1                                                                                                                                                                            ; 37      ;
; cpl_cordic:cordic_inst|phase[30]                                                                                                                                                      ; 37      ;
; FirInterp5_1025_EER:fiEER|rstate.rDone~0                                                                                                                                              ; 36      ;
; Rx_MAC:Rx_MAC_inst|IP_lease[31]~0                                                                                                                                                     ; 36      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[8][11]                                                                                                                                  ; 36      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[8][11]                                                                                                                                  ; 36      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[8][11]                                                                                                                                   ; 36      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[8][11]                                                                                                                                   ; 36      ;
; cpl_cordic:cordic_inst|Z[9][10]                                                                                                                                                       ; 36      ;
; Rx_MAC:Rx_MAC_inst|Selector264~1                                                                                                                                                      ; 35      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[1]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[0]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[3]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[2]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[5]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[4]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[7]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[6]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[9]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[8]                                                                                   ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[11]                                                                                  ; 34      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|wrptr_g[10]                                                                                  ; 34      ;
; Hermes_Tx_fifo_ctrl:TXFC|Decoder1~0                                                                                                                                                   ; 34      ;
; keyer_speed[0]                                                                                                                                                                        ; 34      ;
; Rx_MAC:Rx_MAC_inst|METIS_discovery                                                                                                                                                    ; 34      ;
; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                 ; 34      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[9][10]                                                                                                                                  ; 34      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[9][10]                                                                                                                                  ; 34      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[9][10]                                                                                                                                   ; 34      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[9][10]                                                                                                                                   ; 34      ;
; cpl_cordic:cordic_inst|Z[10][9]                                                                                                                                                       ; 34      ;
; FirInterp5_1025_EER:fiEER|req                                                                                                                                                         ; 33      ;
; FirInterp8_1024:fi|req                                                                                                                                                                ; 33      ;
; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                                          ; 33      ;
; I2S_xmit:LR|TLV_state.TLV_IDLE~0                                                                                                                                                      ; 33      ;
; Rx_MAC:Rx_MAC_inst|Equal13~1                                                                                                                                                          ; 33      ;
; use_IPIPA                                                                                                                                                                             ; 33      ;
; IF_mode                                                                                                                                                                               ; 33      ;
; MDIO:MDIO_inst|write[3]                                                                                                                                                               ; 33      ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[31]~94                                                                                                                               ; 33      ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[31]~94                                                                                                                               ; 33      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]~_wirecell                                                 ; 32      ;
; IF_frequency[4][18]~235                                                                                                                                                               ; 32      ;
; LessThan8~0                                                                                                                                                                           ; 32      ;
; IF_frequency[2][25]~171                                                                                                                                                               ; 32      ;
; IF_frequency[3][12]~169                                                                                                                                                               ; 32      ;
; IF_frequency[1][3]~167                                                                                                                                                                ; 32      ;
; IF_frequency[1][3]~164                                                                                                                                                                ; 32      ;
; Rx_MAC:Rx_MAC_inst|temp_YIADDR[31]~0                                                                                                                                                  ; 32      ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|data_in[11]~0                                                                                                                             ; 32      ;
; Tx_MAC:Tx_MAC_inst|sequence_number[7]~106                                                                                                                                             ; 32      ;
; Tx_MAC:Tx_MAC_inst|spec_seq_number[7]~107                                                                                                                                             ; 32      ;
; Rx_MAC:Rx_MAC_inst|DHCP_IP[24]~0                                                                                                                                                      ; 32      ;
; Rx_audio~0                                                                                                                                                                            ; 32      ;
; Rx_MAC:Rx_MAC_inst|PC_sequence_number[31]~1                                                                                                                                           ; 32      ;
; Rx_MAC:Rx_MAC_inst|Selector253~0                                                                                                                                                      ; 32      ;
; Rx_MAC:Rx_MAC_inst|YIADDR[31]~0                                                                                                                                                       ; 32      ;
; EEPROM:EEPROM_inst|This_IP[8]~33                                                                                                                                                      ; 32      ;
; Rx_MAC:Rx_MAC_inst|ToPort[5]~0                                                                                                                                                        ; 32      ;
; IF_frequency[0][2]~162                                                                                                                                                                ; 32      ;
; Apollo:Apollo_inst|last_freq_msg[14]~33                                                                                                                                               ; 32      ;
; C122_freq_max[15]~2                                                                                                                                                                   ; 32      ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|shift[31]~32                                                                                                                              ; 32      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[10][9]                                                                                                                                  ; 32      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[10][9]                                                                                                                                  ; 32      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[10][9]                                                                                                                                   ; 32      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[10][9]                                                                                                                                   ; 32      ;
; tone_freq[0]                                                                                                                                                                          ; 31      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~16                                                                                                                                                    ; 31      ;
; Alex_manual_LPF[6]~8                                                                                                                                                                  ; 31      ;
; profile:profile_CW|char_PTT                                                                                                                                                           ; 31      ;
; cpl_cordic:cordic_inst|Z[11][8]                                                                                                                                                       ; 31      ;
; Hermes_Tx_fifo_ctrl:TXFC|tx_addr[0]                                                                                                                                                   ; 31      ;
; IO2~input                                                                                                                                                                             ; 30      ;
; Tx_MAC:Tx_MAC_inst|state_Tx~13                                                                                                                                                        ; 30      ;
; CicInterpM5:in2|x5[24]                                                                                                                                                                ; 30      ;
; CicInterpM5:in2|q5[24]                                                                                                                                                                ; 30      ;
; Rx_MAC:Rx_MAC_inst|ping_count[3]                                                                                                                                                      ; 30      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~15                                                                                                                                                    ; 29      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state~17                                                                                                                                                    ; 29      ;
; Tx_MAC:Tx_MAC_inst|state_Tx~15                                                                                                                                                        ; 29      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[11][8]                                                                                                                                  ; 29      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[11][8]                                                                                                                                  ; 29      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[11][8]                                                                                                                                   ; 29      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[11][8]                                                                                                                                   ; 29      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|valid_wrreq~0                                                                                ; 28      ;
; profile:profile_CW|hang_PTT                                                                                                                                                           ; 28      ;
; receiver2:receiver_inst3|cic:cic_inst_I2|out_data[17]~34                                                                                                                              ; 28      ;
; receiver2:receiver_inst2|cic:cic_inst_I2|out_data[17]~34                                                                                                                              ; 28      ;
; receiver2:receiver_inst3|cic:cic_inst_Q2|out_data[17]~34                                                                                                                              ; 28      ;
; receiver2:receiver_inst2|cic:cic_inst_Q2|out_data[17]~34                                                                                                                              ; 28      ;
; receiver:receiver_inst0|cic:cic_inst_I2|out_data[17]~34                                                                                                                               ; 28      ;
; receiver:receiver_inst1|cic:cic_inst_I2|out_data[17]~34                                                                                                                               ; 28      ;
; receiver:receiver_inst0|cic:cic_inst_Q2|out_data[17]~34                                                                                                                               ; 28      ;
; receiver:receiver_inst1|cic:cic_inst_Q2|out_data[17]~34                                                                                                                               ; 28      ;
; cpl_cordic:cordic_inst|Z[12][7]                                                                                                                                                       ; 28      ;
; Hermes_Tx_fifo_ctrl:TXFC|tx_addr[1]                                                                                                                                                   ; 28      ;
; Rx_MAC:Rx_MAC_inst|ping_count[4]                                                                                                                                                      ; 28      ;
; RX_DV~input                                                                                                                                                                           ; 27      ;
; always24~3                                                                                                                                                                            ; 27      ;
; always24~2                                                                                                                                                                            ; 27      ;
; always24~1                                                                                                                                                                            ; 27      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state~2                                                                                                                                                   ; 27      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~158                                                                                                                                                     ; 27      ;
; Apollo:Apollo_inst|Equal1~18                                                                                                                                                          ; 27      ;
; speed_1000T                                                                                                                                                                           ; 27      ;
; EEPROM:EEPROM_inst|EEPROM[2]                                                                                                                                                          ; 27      ;
; MDIO:MDIO_inst|read[2]                                                                                                                                                                ; 27      ;
; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                             ; 27      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                                                                                                         ; 26      ;
; Apollo:Apollo_inst|message[15]~3                                                                                                                                                      ; 26      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state~3                                                                                                                                                   ; 26      ;
; SPI:Alex_SPI_Tx|spi_state.0110~0                                                                                                                                                      ; 26      ;
; IF_SYNC_state.SYNC_RX_1_2~1                                                                                                                                                           ; 26      ;
; comb~0                                                                                                                                                                                ; 26      ;
; Rx_MAC:Rx_MAC_inst|this_MAC                                                                                                                                                           ; 26      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[12][7]                                                                                                                                  ; 26      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[12][7]                                                                                                                                  ; 26      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[12][7]                                                                                                                                   ; 26      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[12][7]                                                                                                                                   ; 26      ;
; Tx_MAC:Tx_MAC_inst|METIS_discover_sent                                                                                                                                                ; 26      ;
; MDIO:MDIO_inst|read[0]                                                                                                                                                                ; 26      ;
; renew_timer[8]~53                                                                                                                                                                     ; 25      ;
; renew_timer[8]~52                                                                                                                                                                     ; 25      ;
; Tx_MAC:Tx_MAC_inst|Mux4~1                                                                                                                                                             ; 25      ;
; delay[0]~25                                                                                                                                                                           ; 25      ;
; DHCP:DHCP_inst|time_count[15]~53                                                                                                                                                      ; 25      ;
; DHCP:DHCP_inst|time_count[15]~52                                                                                                                                                      ; 25      ;
; I2S_xmit:LR|TLV_state~2                                                                                                                                                               ; 25      ;
; start_up[2]                                                                                                                                                                           ; 25      ;
; Led_control:Control_LED0|LED~6                                                                                                                                                        ; 25      ;
; Alex_manual                                                                                                                                                                           ; 25      ;
; EEPROM:EEPROM_inst|EEPROM[3]                                                                                                                                                          ; 25      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[7]                                                                                                                                         ; 25      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[6]                                                                                                                                         ; 25      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[5]                                                                                                                                         ; 25      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[4]                                                                                                                                         ; 25      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[3]                                                                                                                                         ; 25      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[2]                                                                                                                                         ; 25      ;
; receiver:receiver_inst0|firX8R8:fir2|waddr[1]                                                                                                                                         ; 25      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|caddr[4]~8                                                                                                                            ; 24      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|caddr[4]~8                                                                                                                            ; 24      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|counter[5]~20                                                                                                                         ; 24      ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|counter[5]~20                                                                                                                         ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|counter[5]~22                                                                                                                           ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[1]~8                                                                                                                              ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[6]~8                                                                                                                              ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[3]~8                                                                                                                              ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[1]~8                                                                                                                              ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[0]~8                                                                                                                              ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|counter[1]~22                                                                                                                           ; 24      ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|counter[8]~22                                                                                                                           ; 24      ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|caddr[7]~8                                                                                                                            ; 24      ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|caddr[0]~8                                                                                                                            ; 24      ;
; Tx_MAC:Tx_MAC_inst|temp_CRC32[13]~44                                                                                                                                                  ; 24      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state~4                                                                                                                                                   ; 24      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~339                                                                                                                                                     ; 24      ;
; Led_flash:Flash_LED10|counter[15]~50                                                                                                                                                  ; 24      ;
; Led_flash:Flash_LED9|counter[11]~50                                                                                                                                                   ; 24      ;
; Led_flash:Flash_LED8|counter[4]~50                                                                                                                                                    ; 24      ;
; Led_control:Control_LED1|counter[23]~53                                                                                                                                               ; 24      ;
; Led_control:Control_LED1|counter[17]~52                                                                                                                                               ; 24      ;
; Led_flash:Flash_LED6|counter[23]~50                                                                                                                                                   ; 24      ;
; Led_flash:Flash_LED5|counter[15]~50                                                                                                                                                   ; 24      ;
; Led_flash:Flash_LED3|counter[21]~50                                                                                                                                                   ; 24      ;
; Led_flash:Flash_LED2|counter[9]~50                                                                                                                                                    ; 24      ;
; keyer_speed[5]                                                                                                                                                                        ; 24      ;
; iambic:iambic_inst|key_state~12                                                                                                                                                       ; 24      ;
; ASMI_interface:ASMI_int_inst|reset_delay[0]~28                                                                                                                                        ; 24      ;
; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                 ; 24      ;
; IF_OC[1]~8                                                                                                                                                                            ; 24      ;
; cpl_cordic:cordic_inst|Z[13][6]                                                                                                                                                       ; 24      ;
; Tx_MAC:Tx_MAC_inst|Mux4~2                                                                                                                                                             ; 23      ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|valid_wrreq~0                                                                       ; 23      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~144                                                                                                                                                     ; 23      ;
; TLV320_SPI:TLV|Equal0~7                                                                                                                                                               ; 23      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                                      ; 23      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                                      ; 23      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~56                                                                                                                                                      ; 23      ;
; Apollo:Apollo_inst|ApolloSPI:ApolloSPI_inst|state~12                                                                                                                                  ; 23      ;
; tone_freq[11]                                                                                                                                                                         ; 22      ;
; tone_freq[6]~13                                                                                                                                                                       ; 22      ;
; Tx_MAC:Tx_MAC_inst|Equal506~5                                                                                                                                                         ; 22      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                                     ; 22      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                                      ; 22      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                                      ; 22      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                                      ; 22      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                 ; 22      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[13][6]                                                                                                                                  ; 22      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[13][6]                                                                                                                                  ; 22      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[13][6]                                                                                                                                   ; 22      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[13][6]                                                                                                                                   ; 22      ;
; cpl_cordic:cordic_inst|Z[14][5]                                                                                                                                                       ; 22      ;
; FirInterp5_1025_EER:fiEER|WideOr10                                                                                                                                                    ; 21      ;
; profile:profile_sidetone|prof_state~8                                                                                                                                                 ; 21      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state~5                                                                                                                                                   ; 21      ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|valid_rdreq~0                                                                                             ; 21      ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|valid_wrreq~0                                                                                             ; 21      ;
; Apollo:Apollo_inst|always0~1                                                                                                                                                          ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                                     ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                                      ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                                      ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                                      ; 21      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                                      ; 21      ;
; Rx_MAC:Rx_MAC_inst|left_shift[3]                                                                                                                                                      ; 21      ;
; MDIO:MDIO_inst|write[0]                                                                                                                                                               ; 21      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~374                                                                                                                                                     ; 20      ;
; I2S_xmit:LR|TLV_state~3                                                                                                                                                               ; 20      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|valid_wreq~0 ; 20      ;
; PWM_max[9]~11                                                                                                                                                                         ; 20      ;
; keyer_speed[1]                                                                                                                                                                        ; 20      ;
; iambic:iambic_inst|key_state~14                                                                                                                                                       ; 20      ;
; iambic:iambic_inst|key_state~13                                                                                                                                                       ; 20      ;
; IF_Rx_fifo_rreq~1                                                                                                                                                                     ; 20      ;
; Rx_MAC:Rx_MAC_inst|left_shift[0]                                                                                                                                                      ; 20      ;
; receiver2:receiver_inst3|cordic:cordic_inst|phase[31]                                                                                                                                 ; 20      ;
; receiver2:receiver_inst2|cordic:cordic_inst|phase[31]~94                                                                                                                              ; 20      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[14][5]                                                                                                                                  ; 20      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[14][5]                                                                                                                                  ; 20      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[14][5]                                                                                                                                   ; 20      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[14][5]                                                                                                                                   ; 20      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add189~0                                                                                                                                  ; 19      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add189~0                                                                                                                                  ; 19      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add195~0                                                                                                                                  ; 19      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add195~0                                                                                                                                  ; 19      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add189~0                                                                                                                                   ; 19      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add189~0                                                                                                                                   ; 19      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add195~0                                                                                                                                   ; 19      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add195~0                                                                                                                                   ; 19      ;
; tone_freq[2]                                                                                                                                                                          ; 19      ;
; tone_freq[1]                                                                                                                                                                          ; 19      ;
; temp_ADC[15]                                                                                                                                                                          ; 19      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3~0                                                                                                                                       ; 19      ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|valid_rdreq~0                                                                       ; 19      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage3_reg                                                                ; 19      ;
; keyer_speed[2]                                                                                                                                                                        ; 19      ;
; profile:profile_CW|prof_state~9                                                                                                                                                       ; 19      ;
; Hermes_ADC:ADC_SPI|bit_cnt[0]                                                                                                                                                         ; 19      ;
; Hermes_ADC:ADC_SPI|bit_cnt[1]                                                                                                                                                         ; 19      ;
; MDIO:MDIO_inst|write[1]                                                                                                                                                               ; 19      ;
; FirInterp5_1025_EER:fiEER|y_real[10]                                                                                                                                                  ; 19      ;
; FirInterp5_1025_EER:fiEER|y_real[13]                                                                                                                                                  ; 19      ;
; FirInterp5_1025_EER:fiEER|y_imag[10]                                                                                                                                                  ; 19      ;
; FirInterp5_1025_EER:fiEER|y_imag[13]                                                                                                                                                  ; 19      ;
; cpl_cordic:cordic_inst|Z[15][4]                                                                                                                                                       ; 19      ;
; Tx_MAC:Tx_MAC_inst|ck_count[5]                                                                                                                                                        ; 19      ;
; MDIO:MDIO_inst|read[1]                                                                                                                                                                ; 19      ;
; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated|altsyncram:ram_block1a0|altsyncram_gt83:auto_generated|out_address_reg_a[0] ; 18      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Mux16~0                                                                                                                                   ; 18      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add185~0                                                                                                                                  ; 18      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add179~0                                                                                                                                  ; 18      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add185~0                                                                                                                                  ; 18      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add179~0                                                                                                                                  ; 18      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add185~0                                                                                                                                   ; 18      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add179~0                                                                                                                                   ; 18      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add185~0                                                                                                                                   ; 18      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add179~0                                                                                                                                   ; 18      ;
; I2S_rcv:MIC|Equal2~2                                                                                                                                                                  ; 18      ;
; debounce:de_dot|count[0]~19                                                                                                                                                           ; 18      ;
; debounce:de_dot|clean_pb~1                                                                                                                                                            ; 18      ;
; debounce:de_dash|count[0]~19                                                                                                                                                          ; 18      ;
; debounce:de_dash|clean_pb~1                                                                                                                                                           ; 18      ;
; cpl_cordic:cordic_inst|Add189~0                                                                                                                                                       ; 18      ;
; debounce:de_PTT|count[0]~19                                                                                                                                                           ; 18      ;
; debounce:de_PTT|clean_pb~1                                                                                                                                                            ; 18      ;
; iambic:iambic_inst|WideOr6~0                                                                                                                                                          ; 18      ;
; iambic:iambic_inst|delay[9]~63                                                                                                                                                        ; 18      ;
; profile:profile_CW|timer~53                                                                                                                                                           ; 18      ;
; profile:profile_CW|timer[7]~52                                                                                                                                                        ; 18      ;
; profile:profile_CW|hang_timer[17]~53                                                                                                                                                  ; 18      ;
; profile:profile_CW|hang_timer[17]~52                                                                                                                                                  ; 18      ;
; profile:profile_CW|PTT                                                                                                                                                                ; 18      ;
; Tx_MAC:Tx_MAC_inst|Selector94~0                                                                                                                                                       ; 18      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~381                                                                                                                                                     ; 18      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~342                                                                                                                                                     ; 18      ;
; sidetone_level[0]~8                                                                                                                                                                   ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[2]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[1]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[4]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[3]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[6]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[5]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[8]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[7]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[10]                                                                 ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[9]                                                                  ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[12]                                                                 ; 18      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[11]                                                                 ; 18      ;
; Rx_MAC:Rx_MAC_inst|left_shift[1]                                                                                                                                                      ; 18      ;
; Rx_MAC:Rx_MAC_inst|left_shift[2]                                                                                                                                                      ; 18      ;
; start_up[1]                                                                                                                                                                           ; 18      ;
; start_up[0]                                                                                                                                                                           ; 18      ;
; Apollo:Apollo_inst|state~13                                                                                                                                                           ; 18      ;
; Hermes_ADC:ADC_SPI|bit_cnt[2]                                                                                                                                                         ; 18      ;
; FirInterp5_1025_EER:fiEER|y_real[8]                                                                                                                                                   ; 18      ;
; FirInterp5_1025_EER:fiEER|y_real[16]                                                                                                                                                  ; 18      ;
; FirInterp5_1025_EER:fiEER|y_imag[8]                                                                                                                                                   ; 18      ;
; FirInterp5_1025_EER:fiEER|y_imag[16]                                                                                                                                                  ; 18      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Mux16~0                                                                                                                                   ; 17      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add168~0                                                                                                                                  ; 17      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add174~0                                                                                                                                  ; 17      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add168~0                                                                                                                                  ; 17      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add174~0                                                                                                                                  ; 17      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add168~0                                                                                                                                   ; 17      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add174~0                                                                                                                                   ; 17      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add168~0                                                                                                                                   ; 17      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add174~0                                                                                                                                   ; 17      ;
; tone_freq[5]                                                                                                                                                                          ; 17      ;
; receiver2:receiver_inst2|varcic:varcic_inst_I1|Equal0~7                                                                                                                               ; 17      ;
; receiver:receiver_inst0|firX8R8:fir2|wstate[2]                                                                                                                                        ; 17      ;
; state.IDLE~0                                                                                                                                                                          ; 17      ;
; cpl_cordic:cordic_inst|Add178~0                                                                                                                                                       ; 17      ;
; cpl_cordic:cordic_inst|Add172~0                                                                                                                                                       ; 17      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_PJ~0                                                                                                                                        ; 17      ;
; Apollo:Apollo_inst|ptt_counter[9]~16                                                                                                                                                  ; 17      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~172                                                                                                                                                     ; 17      ;
; I2S_xmit:LR|TLV_state.TLV_WH~0                                                                                                                                                        ; 17      ;
; cpl_cordic:cordic_inst|Add193~0                                                                                                                                                       ; 17      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|busy_det_reg                                                              ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[10]                                                                                                                                                     ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[8]                                                                                                                                                      ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[17]                                                                                                                                                     ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[19]                                                                                                                                                     ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.UDP~0                                                                                                                                                 ; 17      ;
; keyer_speed[3]                                                                                                                                                                        ; 17      ;
; keyer_speed[4]                                                                                                                                                                        ; 17      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[41]                                                                                                                                                     ; 17      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW~0                                                                                                                                      ; 17      ;
; Selector39~0                                                                                                                                                                          ; 17      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|out_address_reg_b[0]                               ; 17      ;
; Hermes_ADC:ADC_SPI|bit_cnt[3]                                                                                                                                                         ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[9]                                                                                                                                                   ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[12]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[11]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[14]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[15]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[9]                                                                                                                                                   ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[12]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[11]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[14]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[15]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[6]                                                                                                                                                   ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[7]                                                                                                                                                   ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[17]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[6]                                                                                                                                                   ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[7]                                                                                                                                                   ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[17]                                                                                                                                                  ; 17      ;
; FirInterp5_1025_EER:fiEER|y_real[5]                                                                                                                                                   ; 17      ;
; FirInterp5_1025_EER:fiEER|y_imag[5]                                                                                                                                                   ; 17      ;
; receiver:receiver_inst0|cordic:cordic_inst|phase[30]~92                                                                                                                               ; 17      ;
; receiver:receiver_inst1|cordic:cordic_inst|phase[30]~92                                                                                                                               ; 17      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[15][4]                                                                                                                                  ; 17      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[15][4]                                                                                                                                  ; 17      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[15][4]                                                                                                                                   ; 17      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[15][4]                                                                                                                                   ; 17      ;
; Rx_MAC:Rx_MAC_inst|ping_count[2]                                                                                                                                                      ; 17      ;
; Rx_MAC:Rx_MAC_inst|ping_count[0]                                                                                                                                                      ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_23|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_22|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_21|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_20|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_19|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_18|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_17|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_16|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_15|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_14|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_13|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_12|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_11|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_10|result_int[7]~12                            ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_9|result_int[7]~12                             ; 17      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_8|result_int[7]~12                             ; 17      ;
; INA[0]~input                                                                                                                                                                          ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0~_wirecell                            ; 16      ;
; FirInterp5_1025_EER:fiEER|rstate.rWait~0                                                                                                                                              ; 16      ;
; IF_PWM_state.PWM_Q_AUDIO~0                                                                                                                                                            ; 16      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add163~0                                                                                                                                  ; 16      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add157~0                                                                                                                                  ; 16      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add163~0                                                                                                                                  ; 16      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add157~0                                                                                                                                  ; 16      ;
; FirInterp8_1024:fi|rstate.rWait~0                                                                                                                                                     ; 16      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add163~0                                                                                                                                   ; 16      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add157~0                                                                                                                                   ; 16      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add163~0                                                                                                                                   ; 16      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add157~0                                                                                                                                   ; 16      ;
; FirInterp8_1024:fi|rstate~12                                                                                                                                                          ; 16      ;
; receiver2:receiver_inst2|firX2R2:fir3|Equal0~0                                                                                                                                        ; 16      ;
; tone_freq[4]                                                                                                                                                                          ; 16      ;
; tone_freq[3]                                                                                                                                                                          ; 16      ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                           ; 16      ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|reg_q[47]~0                                                                                                                           ; 16      ;
; I2S_rcv:MIC|always0~1                                                                                                                                                                 ; 16      ;
; I2S_rcv:MIC|xData_rdy                                                                                                                                                                 ; 16      ;
; IF_PWM_state.PWM_LEFT~0                                                                                                                                                               ; 16      ;
; IF_PWM_state.PWM_RIGHT~0                                                                                                                                                              ; 16      ;
; cpl_cordic:cordic_inst|Add161~0                                                                                                                                                       ; 16      ;
; cpl_cordic:cordic_inst|Add167~0                                                                                                                                                       ; 16      ;
; Tx_MAC:Tx_MAC_inst|Add49~83                                                                                                                                                           ; 16      ;
; Tx_MAC:Tx_MAC_inst|Add49~81                                                                                                                                                           ; 16      ;
; FIFO:RXF|mem~7                                                                                                                                                                        ; 16      ;
; Rx_MAC:Rx_MAC_inst|UDP_check[0]~0                                                                                                                                                     ; 16      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~792                                                                                                                                                     ; 16      ;
; Tx_MAC:Tx_MAC_inst|Mux0~6                                                                                                                                                             ; 16      ;
; Tx_MAC:Tx_MAC_inst|Mux4~0                                                                                                                                                             ; 16      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode721w[2]~0                                ; 16      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode692w[2]~0                                ; 16      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode713w[2]~0                                ; 16      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|decode_477:decode12|w_anode705w[2]~0                                ; 16      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~0                                                                                                                                       ; 16      ;
; Rx_MAC:Rx_MAC_inst|Decoder2~1                                                                                                                                                         ; 16      ;
; cpl_cordic:cordic_inst|Add183~0                                                                                                                                                       ; 16      ;
; IF_PWM_state.PWM_I_AUDIO~0                                                                                                                                                            ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|valid_wrreq~0                                                               ; 16      ;
; Apollo:Apollo_inst|ptt_counter[6]~18                                                                                                                                                  ; 16      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING~0                                                                                                                                                ; 16      ;
; Tx_MAC:Tx_MAC_inst|Selector172~15                                                                                                                                                     ; 16      ;
; Equal2~7                                                                                                                                                                              ; 16      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|wire_addr_reg_ena[0]                                                      ; 16      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[16]                                                                                                                                                     ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[0]                     ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[0]                                                                  ; 16      ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[1]                     ; 16      ;
; always20~4                                                                                                                                                                            ; 16      ;
; MDIO:MDIO_inst|write[2]                                                                                                                                                               ; 16      ;
; IF_RAND                                                                                                                                                                               ; 16      ;
; FirInterp5_1025_EER:fiEER|y_real[18]                                                                                                                                                  ; 16      ;
; FirInterp5_1025_EER:fiEER|y_imag[18]                                                                                                                                                  ; 16      ;
; FirInterp5_1025_EER:fiEER|y_real[4]                                                                                                                                                   ; 16      ;
; FirInterp5_1025_EER:fiEER|y_imag[4]                                                                                                                                                   ; 16      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_7|result_int[7]~12                             ; 16      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_6|result_int[7]~12                             ; 16      ;
; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                                                         ; 16      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add146~0                                                                                                                                  ; 15      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add152~0                                                                                                                                  ; 15      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add146~0                                                                                                                                  ; 15      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add152~0                                                                                                                                  ; 15      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add146~0                                                                                                                                   ; 15      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add152~0                                                                                                                                   ; 15      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add146~0                                                                                                                                   ; 15      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add152~0                                                                                                                                   ; 15      ;
; FirInterp8_1024:fi|rstate~14                                                                                                                                                          ; 15      ;
; receiver2:receiver_inst2|firX2R2:fir3|waddr[0]                                                                                                                                        ; 15      ;
; tone_freq[7]                                                                                                                                                                          ; 15      ;
; cpl_cordic:cordic_inst|Add156~0                                                                                                                                                       ; 15      ;
; cpl_cordic:cordic_inst|Add150~0                                                                                                                                                       ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|valid_wrreq~0                                                                            ; 15      ;
; Hermes_Tx_fifo_ctrl:TXFC|Selector27~7                                                                                                                                                 ; 15      ;
; Rx_MAC:Rx_MAC_inst|Decoder2~41                                                                                                                                                        ; 15      ;
; Rx_MAC:Rx_MAC_inst|num_blocks[13]~0                                                                                                                                                   ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ARP~0                                                                                                                                                 ; 15      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~364                                                                                                                                                     ; 15      ;
; I2S_xmit:LR|data[7]~18                                                                                                                                                                ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[12]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[13]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[9]                                                                                                                                                      ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[30]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[31]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[28]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[29]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[26]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[27]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[25]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[24]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[20]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[18]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[21]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[23]                                                                                                                                                     ; 15      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[22]                                                                                                                                                     ; 15      ;
; EEPROM:EEPROM_inst|EEPROM_read[1]~15                                                                                                                                                  ; 15      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY~0                                                                                                                                         ; 15      ;
; Tx_MAC:Tx_MAC_inst|Equal0~9                                                                                                                                                           ; 15      ;
; CW_char~0                                                                                                                                                                             ; 15      ;
; profile:profile_CW|prof_state~7                                                                                                                                                       ; 15      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                           ; 15      ;
; FirInterp5_1025_EER:fiEER|y_real[19]                                                                                                                                                  ; 15      ;
; FirInterp5_1025_EER:fiEER|y_imag[19]                                                                                                                                                  ; 15      ;
; cpl_cordic:cordic_inst|Z[16][3]                                                                                                                                                       ; 15      ;
; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                                                         ; 15      ;
; FirInterp5_1025_EER:fiEER|Selector16~0                                                                                                                                                ; 14      ;
; Equal14~2                                                                                                                                                                             ; 14      ;
; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                   ; 14      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add141~0                                                                                                                                  ; 14      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add135~0                                                                                                                                  ; 14      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add141~0                                                                                                                                  ; 14      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add135~0                                                                                                                                  ; 14      ;
; FirInterp8_1024:fi|raddr[5]~17                                                                                                                                                        ; 14      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add141~0                                                                                                                                   ; 14      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add135~0                                                                                                                                   ; 14      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add141~0                                                                                                                                   ; 14      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add135~0                                                                                                                                   ; 14      ;
; FirInterp8_1024:fi|rstate~13                                                                                                                                                          ; 14      ;
; receiver2:receiver_inst2|firX4R4:fir2|waddr[0]                                                                                                                                        ; 14      ;
; tone_freq[6]                                                                                                                                                                          ; 14      ;
; cpl_cordic:cordic_inst|Add139~0                                                                                                                                                       ; 14      ;
; cpl_cordic:cordic_inst|Add145~0                                                                                                                                                       ; 14      ;
; Rx_MAC:Rx_MAC_inst|Decoder2~9                                                                                                                                                         ; 14      ;
; ASMI_interface:ASMI_int_inst|page[0]~32                                                                                                                                               ; 14      ;
; Rx_MAC:Rx_MAC_inst|Equal36~0                                                                                                                                                          ; 14      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[2]~751                                                                                                                                                     ; 14      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~365                                                                                                                                                     ; 14      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~344                                                                                                                                                     ; 14      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~341                                                                                                                                                     ; 14      ;
; Tx_MAC:Tx_MAC_inst|Selector170~7                                                                                                                                                      ; 14      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_buf~2                                                                ; 14      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START~0                                                                                                                                               ; 14      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[11]                                                                                                                                                     ; 14      ;
; Tx_MAC:Tx_MAC_inst|state_Tx.ARP~0                                                                                                                                                     ; 14      ;
; profile:profile_CW|prof_state~8                                                                                                                                                       ; 14      ;
; IF_Rx_ctrl_0[1]                                                                                                                                                                       ; 14      ;
; receiver2:receiver_inst2|firX2R2:fir3|waddr[6]                                                                                                                                        ; 14      ;
; receiver2:receiver_inst2|firX2R2:fir3|waddr[5]                                                                                                                                        ; 14      ;
; receiver2:receiver_inst2|firX2R2:fir3|waddr[4]                                                                                                                                        ; 14      ;
; receiver2:receiver_inst2|firX2R2:fir3|waddr[3]                                                                                                                                        ; 14      ;
; receiver2:receiver_inst2|firX2R2:fir3|waddr[2]                                                                                                                                        ; 14      ;
; receiver2:receiver_inst2|firX2R2:fir3|waddr[1]                                                                                                                                        ; 14      ;
; sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~26                   ; 14      ;
; sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~26                   ; 14      ;
; sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_2~24                   ; 14      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add124~0                                                                                                                                  ; 13      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add130~0                                                                                                                                  ; 13      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add124~0                                                                                                                                  ; 13      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add130~0                                                                                                                                  ; 13      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add124~0                                                                                                                                   ; 13      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add130~0                                                                                                                                   ; 13      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add124~0                                                                                                                                   ; 13      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add130~0                                                                                                                                   ; 13      ;
; sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|selnose[119]~0            ; 13      ;
; cpl_cordic:cordic_inst|Add134~0                                                                                                                                                       ; 13      ;
; cpl_cordic:cordic_inst|Add128~0                                                                                                                                                       ; 13      ;
; Hermes_Tx_fifo_ctrl:TXFC|always2~2                                                                                                                                                    ; 13      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~0                                                                                                                                       ; 13      ;
; renew[1]                                                                                                                                                                              ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO~1                                                                                                                                        ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[14]                                                                                                                                                     ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[15]                                                                                                                                                     ; 13      ;
; cdc_sync:freq4|sigb[5]                                                                                                                                                                ; 13      ;
; cdc_sync:freq4|sigb[6]                                                                                                                                                                ; 13      ;
; cdc_sync:freq4|sigb[7]                                                                                                                                                                ; 13      ;
; cdc_sync:freq4|sigb[8]                                                                                                                                                                ; 13      ;
; cdc_sync:freq4|sigb[9]                                                                                                                                                                ; 13      ;
; cdc_sync:freq4|sigb[10]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[11]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[12]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[13]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[14]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[15]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[16]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[17]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[18]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[19]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[20]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[21]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[22]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[23]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[24]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[25]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[26]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[27]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[28]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[29]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[30]                                                                                                                                                               ; 13      ;
; cdc_sync:freq4|sigb[31]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[5]                                                                                                                                                                ; 13      ;
; cdc_sync:freq3|sigb[5]                                                                                                                                                                ; 13      ;
; cdc_sync:freq2|sigb[6]                                                                                                                                                                ; 13      ;
; cdc_sync:freq3|sigb[6]                                                                                                                                                                ; 13      ;
; cdc_sync:freq2|sigb[7]                                                                                                                                                                ; 13      ;
; cdc_sync:freq3|sigb[7]                                                                                                                                                                ; 13      ;
; cdc_sync:freq2|sigb[8]                                                                                                                                                                ; 13      ;
; cdc_sync:freq3|sigb[8]                                                                                                                                                                ; 13      ;
; cdc_sync:freq2|sigb[9]                                                                                                                                                                ; 13      ;
; cdc_sync:freq3|sigb[9]                                                                                                                                                                ; 13      ;
; cdc_sync:freq2|sigb[10]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[10]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[11]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[11]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[12]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[12]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[13]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[13]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[14]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[14]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[15]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[15]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[16]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[16]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[17]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[17]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[18]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[18]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[19]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[19]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[20]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[20]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[21]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[21]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[22]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[22]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[23]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[23]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[24]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[24]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[25]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[25]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[26]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[26]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[27]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[27]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[28]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[28]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[29]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[29]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[30]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[30]                                                                                                                                                               ; 13      ;
; cdc_sync:freq2|sigb[31]                                                                                                                                                               ; 13      ;
; cdc_sync:freq3|sigb[31]                                                                                                                                                               ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[32]                                                                                                                                                     ; 13      ;
; Rx_MAC:Rx_MAC_inst|PHY_output[33]                                                                                                                                                     ; 13      ;
; Rx_MAC:Rx_MAC_inst|DHCP_ACK                                                                                                                                                           ; 13      ;
; Rx_MAC:Rx_MAC_inst|run                                                                                                                                                                ; 13      ;
; Hermes_ADC:ADC_SPI|ADC_address[11]                                                                                                                                                    ; 13      ;
; Hermes_ADC:ADC_SPI|ADC_address[12]                                                                                                                                                    ; 13      ;
; Hermes_ADC:ADC_SPI|ADC_address[13]                                                                                                                                                    ; 13      ;
; read_MAC                                                                                                                                                                              ; 13      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Z[16][3]                                                                                                                                  ; 13      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Z[16][3]                                                                                                                                  ; 13      ;
; receiver:receiver_inst0|cordic:cordic_inst|Z[16][3]                                                                                                                                   ; 13      ;
; receiver:receiver_inst1|cordic:cordic_inst|Z[16][3]                                                                                                                                   ; 13      ;
; receiver2:receiver_inst2|firX4R4:fir2|waddr[7]                                                                                                                                        ; 13      ;
; receiver2:receiver_inst2|firX4R4:fir2|waddr[6]                                                                                                                                        ; 13      ;
; receiver2:receiver_inst2|firX4R4:fir2|waddr[5]                                                                                                                                        ; 13      ;
; receiver2:receiver_inst2|firX4R4:fir2|waddr[4]                                                                                                                                        ; 13      ;
; receiver2:receiver_inst2|firX4R4:fir2|waddr[3]                                                                                                                                        ; 13      ;
; receiver2:receiver_inst2|firX4R4:fir2|waddr[2]                                                                                                                                        ; 13      ;
; receiver2:receiver_inst2|firX4R4:fir2|waddr[1]                                                                                                                                        ; 13      ;
; sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_5~26                   ; 13      ;
; iambic:iambic_inst|lpm_divide:Div1|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider|add_sub_4oc:add_sub_24|result_int[7]~12                            ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_13|op_1~14                                     ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_12|op_1~14                                     ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_11|op_1~14                                     ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_10|result_int[7]~12                            ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_9|op_1~14                                      ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_8|result_int[7]~12                             ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_7|op_1~14                                      ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_4oc:add_sub_6|op_1~14                                      ; 13      ;
; iambic:iambic_inst|lpm_divide:Div0|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_36f:divider|add_sub_3oc:add_sub_5|result_int[6]~10                             ; 13      ;
; Hermes_ADC:ADC_SPI|temp_4[3]_OTERM81                                                                                                                                                  ; 12      ;
; Hermes_ADC:ADC_SPI|temp_1[3]_OTERM75                                                                                                                                                  ; 12      ;
; Hermes_ADC:ADC_SPI|temp_5[3]_OTERM69                                                                                                                                                  ; 12      ;
; Hermes_ADC:ADC_SPI|temp_3[3]_OTERM63                                                                                                                                                  ; 12      ;
; Hermes_ADC:ADC_SPI|temp_2[3]_OTERM57                                                                                                                                                  ; 12      ;
; Hermes_ADC:ADC_SPI|temp_6[3]_OTERM5                                                                                                                                                   ; 12      ;
; FirInterp5_1025_EER:fiEER|rstate~13                                                                                                                                                   ; 12      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add119~0                                                                                                                                  ; 12      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add113~0                                                                                                                                  ; 12      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add119~0                                                                                                                                  ; 12      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add113~0                                                                                                                                  ; 12      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add119~0                                                                                                                                   ; 12      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add113~0                                                                                                                                   ; 12      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add119~0                                                                                                                                   ; 12      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add113~0                                                                                                                                   ; 12      ;
; profile:profile_sidetone|prof_state~9                                                                                                                                                 ; 12      ;
; cpl_cordic:cordic_inst|Add117~0                                                                                                                                                       ; 12      ;
; cpl_cordic:cordic_inst|Add123~0                                                                                                                                                       ; 12      ;
; FIFO:RXF|inptr[0]~26                                                                                                                                                                  ; 12      ;
; Hermes_ADC:ADC_SPI|temp_5[8]~0                                                                                                                                                        ; 12      ;
; Hermes_ADC:ADC_SPI|temp_2[8]~0                                                                                                                                                        ; 12      ;
; Hermes_ADC:ADC_SPI|temp_4[8]~0                                                                                                                                                        ; 12      ;
; Hermes_ADC:ADC_SPI|temp_3[8]~0                                                                                                                                                        ; 12      ;
; Hermes_ADC:ADC_SPI|temp_6[8]~1                                                                                                                                                        ; 12      ;
; Hermes_ADC:ADC_SPI|temp_1[8]~0                                                                                                                                                        ; 12      ;
; temp_ADC[11]                                                                                                                                                                          ; 12      ;
; temp_ADC[3]                                                                                                                                                                           ; 12      ;
; temp_ADC[7]                                                                                                                                                                           ; 12      ;
; temp_ADC[10]                                                                                                                                                                          ; 12      ;
; temp_ADC[2]                                                                                                                                                                           ; 12      ;
; temp_ADC[14]                                                                                                                                                                          ; 12      ;
; temp_ADC[6]                                                                                                                                                                           ; 12      ;
; temp_ADC[9]                                                                                                                                                                           ; 12      ;
; temp_ADC[1]                                                                                                                                                                           ; 12      ;
; temp_ADC[13]                                                                                                                                                                          ; 12      ;
; temp_ADC[5]                                                                                                                                                                           ; 12      ;
; temp_ADC[8]                                                                                                                                                                           ; 12      ;
; temp_ADC[12]                                                                                                                                                                          ; 12      ;
; temp_ADC[4]                                                                                                                                                                           ; 12      ;
; renew[2]                                                                                                                                                                              ; 12      ;
; Rx_MAC:Rx_MAC_inst|Selector234~1                                                                                                                                                      ; 12      ;
; Rx_MAC:Rx_MAC_inst|left_shift[8]~12                                                                                                                                                   ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~359                                                                                                                                                     ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~307                                                                                                                                                     ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~250                                                                                                                                                     ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~243                                                                                                                                                     ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~235                                                                                                                                                     ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~129                                                                                                                                                     ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~82                                                                                                                                                      ; 12      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|out_address_reg_b[1]                                                ; 12      ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|out_address_reg_b[0]                                                ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~62                                                                                                                                                      ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~61                                                                                                                                                      ; 12      ;
; DHCP:DHCP_inst|DHCP_discover                                                                                                                                                          ; 12      ;
; Rx_MAC:Rx_MAC_inst|Equal18~21                                                                                                                                                         ; 12      ;
; profile:profile_CW|Equal3~2                                                                                                                                                           ; 12      ;
; FIFO:RXF|usedw[11]~30                                                                                                                                                                 ; 12      ;
; cdc_sync:freq1|sigb[5]                                                                                                                                                                ; 12      ;
; cdc_sync:freq1|sigb[6]                                                                                                                                                                ; 12      ;
; cdc_sync:freq1|sigb[7]                                                                                                                                                                ; 12      ;
; cdc_sync:freq1|sigb[8]                                                                                                                                                                ; 12      ;
; cdc_sync:freq1|sigb[9]                                                                                                                                                                ; 12      ;
; cdc_sync:freq1|sigb[10]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[11]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[12]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[13]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[14]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[15]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[16]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[17]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[18]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[19]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[20]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[21]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[22]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[23]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[24]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[25]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[27]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[28]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[29]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[30]                                                                                                                                                               ; 12      ;
; cdc_sync:freq1|sigb[31]                                                                                                                                                               ; 12      ;
; cdc_sync:freq4|sigb[0]                                                                                                                                                                ; 12      ;
; cdc_sync:freq4|sigb[1]                                                                                                                                                                ; 12      ;
; cdc_sync:freq4|sigb[2]                                                                                                                                                                ; 12      ;
; cdc_sync:freq4|sigb[3]                                                                                                                                                                ; 12      ;
; cdc_sync:freq4|sigb[4]                                                                                                                                                                ; 12      ;
; cdc_sync:freq2|sigb[0]                                                                                                                                                                ; 12      ;
; cdc_sync:freq3|sigb[0]                                                                                                                                                                ; 12      ;
; cdc_sync:freq2|sigb[1]                                                                                                                                                                ; 12      ;
; cdc_sync:freq3|sigb[1]                                                                                                                                                                ; 12      ;
; cdc_sync:freq2|sigb[2]                                                                                                                                                                ; 12      ;
; cdc_sync:freq3|sigb[2]                                                                                                                                                                ; 12      ;
; cdc_sync:freq2|sigb[3]                                                                                                                                                                ; 12      ;
; cdc_sync:freq3|sigb[3]                                                                                                                                                                ; 12      ;
; cdc_sync:freq2|sigb[4]                                                                                                                                                                ; 12      ;
; cdc_sync:freq3|sigb[4]                                                                                                                                                                ; 12      ;
; cdc_sync:freq1|sigb[26]                                                                                                                                                               ; 12      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                             ; 12      ;
; Attenuator:Attenuator_inst|state[1]                                                                                                                                                   ; 12      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]  ; 12      ;
; sqroot:sqroot_inst|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_gpc:auto_generated|op_1~24                                                                            ; 12      ;
; sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_1~22                   ; 12      ;
; Tx_MAC:Tx_MAC_inst|zero_count[8]                                                                                                                                                      ; 12      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~804                                                                                                                                                     ; 11      ;
; FirInterp5_1025_EER:fiEER|rstate~15                                                                                                                                                   ; 11      ;
; FirInterp5_1025_EER:fiEER|rstate~14                                                                                                                                                   ; 11      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add102~0                                                                                                                                  ; 11      ;
; receiver2:receiver_inst3|cordic:cordic_inst|Add108~0                                                                                                                                  ; 11      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add102~0                                                                                                                                  ; 11      ;
; receiver2:receiver_inst2|cordic:cordic_inst|Add108~0                                                                                                                                  ; 11      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add102~0                                                                                                                                   ; 11      ;
; receiver:receiver_inst0|cordic:cordic_inst|Add108~0                                                                                                                                   ; 11      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add102~0                                                                                                                                   ; 11      ;
; receiver:receiver_inst1|cordic:cordic_inst|Add108~0                                                                                                                                   ; 11      ;
; profile:profile_sidetone|Add3~0                                                                                                                                                       ; 11      ;
; sidetone:sidetone_inst|divide2:divide2_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_jns:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|sel[9]                    ; 11      ;
; tone_freq[9]                                                                                                                                                                          ; 11      ;
; tone_freq[8]                                                                                                                                                                          ; 11      ;
; tone_freq[10]                                                                                                                                                                         ; 11      ;
; cpl_cordic:cordic_inst|Add112~0                                                                                                                                                       ; 11      ;
; cpl_cordic:cordic_inst|Add106~0                                                                                                                                                       ; 11      ;
; I2S_rcv:MIC|xBrise                                                                                                                                                                    ; 11      ;
; receiver2:receiver_inst2|firX2R2:fir3|wstate[0]                                                                                                                                       ; 11      ;
; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc2~2                                                                                                                                            ; 11      ;
; Hermes_Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_CTL3_4~0                                                                                                                                    ; 11      ;
; IF_last_chan[0]                                                                                                                                                                       ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~791                                                                                                                                                     ; 11      ;
; Tx_MAC:Tx_MAC_inst|data_count[3]~36                                                                                                                                                   ; 11      ;
; keyer_speed[0]~6                                                                                                                                                                      ; 11      ;
; Rx_MAC:Rx_MAC_inst|Equal39~0                                                                                                                                                          ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[2]~622                                                                                                                                                     ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~336                                                                                                                                                     ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~292                                                                                                                                                     ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~282                                                                                                                                                     ; 11      ;
; Tx_MAC:Tx_MAC_inst|Selector172~12                                                                                                                                                     ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[5]~137                                                                                                                                                     ; 11      ;
; Tx_MAC:Tx_MAC_inst|Tx_data[3]~87                                                                                                                                                      ; 11      ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|cmpr_vgc:cmpr1|aneb_result_wire[0]~2                                                                   ; 11      ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|cmpr_vgc:cmpr1|aneb_result_wire[0]~1                                                                   ; 11      ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|cmpr_vgc:cmpr1|aneb_result_wire[0]~0                                                                   ; 11      ;
; Rx_MAC:Rx_MAC_inst|Equal24~0                                                                                                                                                          ; 11      ;
; iambic:iambic_inst|key_state~15                                                                                                                                                       ; 11      ;
; FIFO:RXF|always0~0                                                                                                                                                                    ; 11      ;
; Apollo:Apollo_inst|next_state~17                                                                                                                                                      ; 11      ;
; cdc_sync:freq1|sigb[0]                                                                                                                                                                ; 11      ;
; cdc_sync:freq1|sigb[1]                                                                                                                                                                ; 11      ;
; cdc_sync:freq1|sigb[2]                                                                                                                                                                ; 11      ;
; cdc_sync:freq1|sigb[3]                                                                                                                                                                ; 11      ;
; cdc_sync:freq1|sigb[4]                                                                                                                                                                ; 11      ;
; Rx_MAC:Rx_MAC_inst|left_shift[4]                                                                                                                                                      ; 11      ;
; Hermes_atten[1]~5                                                                                                                                                                     ; 11      ;
; internal_CW                                                                                                                                                                           ; 11      ;
; Apollo:Apollo_inst|state~14                                                                                                                                                           ; 11      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None                                ; M9K_X24_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                                ; M9K_X24_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None                                ; M9K_X24_Y15_N0, M9K_X24_Y10_N0, M9K_X24_Y14_N0, M9K_X24_Y12_N0, M9K_X24_Y17_N0, M9K_X24_Y16_N0, M9K_X24_Y13_N0, M9K_X24_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; FirInterp5_1025_EER:fiEER|firram36I_205:ramEER|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 205          ; 36           ; 205          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 7380   ; 205                         ; 36                          ; 205                         ; 36                          ; 7380                ; 1    ; None                                ; M9K_X40_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated|altsyncram:ram_block1a0|altsyncram_gt83:auto_generated|ALTSYNCRAM                                                       ; AUTO ; ROM              ; Single Clock ; 1025         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18450  ; 1025                        ; 18                          ; --                          ; --                          ; 18450               ; 3    ; ./Polyphase_FIR/coefI5_1025_EER.mif ; M9K_X58_Y6_N0, M9K_X58_Y2_N0, M9K_X58_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 4608   ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None                                ; M9K_X24_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; Single Clock ; 1024         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18432  ; 1024                        ; 18                          ; --                          ; --                          ; 18432               ; 2    ; coefI8_1024.mif                     ; M9K_X24_Y1_N0, M9K_X24_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 8            ; 8192         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 16384                       ; 8                           ; 8192                        ; 16                          ; 131072              ; 16   ; None                                ; M9K_X58_Y42_N0, M9K_X58_Y37_N0, M9K_X24_Y38_N0, M9K_X24_Y40_N0, M9K_X40_Y42_N0, M9K_X40_Y40_N0, M9K_X24_Y41_N0, M9K_X24_Y37_N0, M9K_X40_Y41_N0, M9K_X40_Y37_N0, M9K_X24_Y39_N0, M9K_X24_Y36_N0, M9K_X40_Y39_N0, M9K_X40_Y36_N0, M9K_X40_Y38_N0, M9K_X58_Y40_N0                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_kah1:auto_generated|altsyncram_ff31:fifo_ram|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None                                ; M9K_X24_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 16           ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 16384                       ; 16                          ; 32768                       ; 8                           ; 262144              ; 32   ; None                                ; M9K_X40_Y25_N0, M9K_X58_Y17_N0, M9K_X40_Y9_N0, M9K_X58_Y21_N0, M9K_X40_Y27_N0, M9K_X40_Y24_N0, M9K_X58_Y24_N0, M9K_X58_Y3_N0, M9K_X40_Y4_N0, M9K_X24_Y18_N0, M9K_X24_Y22_N0, M9K_X40_Y3_N0, M9K_X58_Y27_N0, M9K_X58_Y4_N0, M9K_X40_Y23_N0, M9K_X58_Y22_N0, M9K_X58_Y25_N0, M9K_X24_Y23_N0, M9K_X58_Y10_N0, M9K_X24_Y19_N0, M9K_X24_Y21_N0, M9K_X40_Y5_N0, M9K_X40_Y6_N0, M9K_X24_Y20_N0, M9K_X58_Y9_N0, M9K_X58_Y16_N0, M9K_X58_Y12_N0, M9K_X58_Y13_N0, M9K_X40_Y26_N0, M9K_X58_Y5_N0, M9K_X58_Y15_N0, M9K_X58_Y14_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 2048                        ; 8                           ; 16384               ; 2    ; None                                ; M9K_X24_Y24_N0, M9K_X24_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; ROM              ; Single Clock ; 1000         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16000  ; 1000                        ; 16                          ; --                          ; --                          ; 16000               ; 2    ; profile.mif                         ; M9K_X24_Y7_N0, M9K_X24_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; ROM              ; Single Clock ; 1000         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16000  ; 1000                        ; 16                          ; --                          ; --                          ; 16000               ; 2    ; profile.mif                         ; M9K_X24_Y3_N0, M9K_X24_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None                                ; M9K_X40_Y33_N0, M9K_X40_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefEa.mif                          ; M9K_X24_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None                                ; M9K_X24_Y31_N0, M9K_X24_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefEb.mif                          ; M9K_X24_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None                                ; M9K_X24_Y28_N0, M9K_X24_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefFa.mif                          ; M9K_X24_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 2    ; None                                ; M9K_X24_Y27_N0, M9K_X24_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefFb.mif                          ; M9K_X24_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y36_N0, M9K_X58_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefA.mif                           ; M9K_X58_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y33_N0, M9K_X58_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefB.mif                           ; M9K_X40_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y35_N0, M9K_X58_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefC.mif                           ; M9K_X40_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y31_N0, M9K_X58_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefD.mif                           ; M9K_X58_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 3    ; None                                ; M9K_X40_Y33_N0, M9K_X40_Y34_N0, M9K_X40_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 3    ; None                                ; M9K_X24_Y31_N0, M9K_X24_Y34_N0, M9K_X40_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 3    ; None                                ; M9K_X24_Y28_N0, M9K_X24_Y29_N0, M9K_X40_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|firram48:rama|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 48           ; 256          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; 256                         ; 48                          ; 256                         ; 48                          ; 12288               ; 3    ; None                                ; M9K_X24_Y27_N0, M9K_X24_Y30_N0, M9K_X40_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y36_N0, M9K_X58_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y33_N0, M9K_X58_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y35_N0, M9K_X58_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y31_N0, M9K_X58_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y18_N0, M9K_X40_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8A.mif                         ; M9K_X40_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y18_N0, M9K_X58_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8B.mif                         ; M9K_X40_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y19_N0, M9K_X40_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8C.mif                         ; M9K_X58_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y13_N0, M9K_X40_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8D.mif                         ; M9K_X40_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y17_N0, M9K_X40_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8E.mif                         ; M9K_X40_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y8_N0, M9K_X58_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8F.mif                         ; M9K_X58_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y11_N0, M9K_X40_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8G.mif                         ; M9K_X58_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y8_N0, M9K_X40_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608   ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL8H.mif                         ; M9K_X40_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y18_N0, M9K_X40_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y18_N0, M9K_X58_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y19_N0, M9K_X40_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y13_N0, M9K_X40_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y17_N0, M9K_X40_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X58_Y8_N0, M9K_X58_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y11_N0, M9K_X40_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216   ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                ; M9K_X40_Y8_N0, M9K_X40_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sidetone:sidetone_inst|sine_table:sine_table_inst|altsyncram:altsyncram_component|altsyncram_9n91:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; ROM              ; Single Clock ; 1000         ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 16000  ; 1000                        ; 16                          ; --                          ; --                          ; 16000               ; 2    ; sine_table.mif                      ; M9K_X24_Y6_N0, M9K_X24_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe202_rtl_0|shift_taps_15m:auto_generated|altsyncram_mj31:altsyncram4|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 14           ; 3            ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 42     ; 3                           ; 14                          ; 3                           ; 14                          ; 42                  ; 1    ; None                                ; M9K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe3109_rtl_0|shift_taps_57m:auto_generated|altsyncram_3h81:altsyncram2|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 94           ; 58           ; 94           ; 58           ; yes                    ; no                      ; yes                    ; yes                     ; 5452   ; 94                          ; 58                          ; 94                          ; 58                          ; 5452                ; 2    ; None                                ; M9K_X58_Y28_N0, M9K_X58_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; square:square_Q|altsquare:altsquare_component|altsquare_9qe:auto_generated|altshift_taps:dffe99_rtl_0|shift_taps_e6m:auto_generated|altsyncram_pd81:altsyncram2|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 98           ; 4            ; 98           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 392    ; 98                          ; 2                           ; 98                          ; 2                           ; 196                 ; 1    ; None                                ; M9K_X58_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|sidetone:sidetone_inst|sine_table:sine_table_inst|altsyncram:altsyncram_component|altsyncram_9n91:auto_generated|ALTSYNCRAM                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000011001101) (315) (205) (CD)   ;(0000000110011011) (633) (411) (19B)   ;(0000001001101001) (1151) (617) (269)   ;(0000001100110111) (1467) (823) (337)   ;(0000010000000101) (2005) (1029) (405)   ;(0000010011010010) (2322) (1234) (4D2)   ;(0000010110100000) (2640) (1440) (5A0)   ;
;8;(0000011001101110) (3156) (1646) (66E)    ;(0000011100111011) (3473) (1851) (73B)   ;(0000100000001001) (4011) (2057) (809)   ;(0000100011010110) (4326) (2262) (8D6)   ;(0000100110100100) (4644) (2468) (9A4)   ;(0000101001110001) (5161) (2673) (A71)   ;(0000101100111110) (5476) (2878) (B3E)   ;(0000110000001011) (6013) (3083) (C0B)   ;
;16;(0000110011011000) (6330) (3288) (CD8)    ;(0000110110100101) (6645) (3493) (DA5)   ;(0000111001110001) (7161) (3697) (E71)   ;(0000111100111110) (7476) (3902) (F3E)   ;(0001000000001010) (10012) (4106) (100A)   ;(0001000011010110) (10326) (4310) (10D6)   ;(0001000110100010) (10642) (4514) (11A2)   ;(0001001001101110) (11156) (4718) (126E)   ;
;24;(0001001100111010) (11472) (4922) (133A)    ;(0001010000000101) (12005) (5125) (1405)   ;(0001010011010001) (12321) (5329) (14D1)   ;(0001010110011100) (12634) (5532) (159C)   ;(0001011001100110) (13146) (5734) (1666)   ;(0001011100110001) (13461) (5937) (1731)   ;(0001011111111011) (13773) (6139) (17FB)   ;(0001100011000110) (14306) (6342) (18C6)   ;
;32;(0001100110001111) (14617) (6543) (198F)    ;(0001101001011001) (15131) (6745) (1A59)   ;(0001101100100010) (15442) (6946) (1B22)   ;(0001101111101011) (15753) (7147) (1BEB)   ;(0001110010110100) (16264) (7348) (1CB4)   ;(0001110101111101) (16575) (7549) (1D7D)   ;(0001111001000101) (17105) (7749) (1E45)   ;(0001111100001101) (17415) (7949) (1F0D)   ;
;40;(0001111111010100) (17724) (8148) (1FD4)    ;(0010000010011100) (20234) (8348) (209C)   ;(0010000101100010) (20542) (8546) (2162)   ;(0010001000101001) (21051) (8745) (2229)   ;(0010001011101111) (21357) (8943) (22EF)   ;(0010001110110101) (21665) (9141) (23B5)   ;(0010010001111011) (22173) (9339) (247B)   ;(0010010101000000) (22500) (9536) (2540)   ;
;48;(0010011000000101) (23005) (9733) (2605)    ;(0010011011001001) (23311) (9929) (26C9)   ;(0010011110001101) (23615) (10125) (278D)   ;(0010100001010001) (24121) (10321) (2851)   ;(0010100100010100) (24424) (10516) (2914)   ;(0010100111010111) (24727) (10711) (29D7)   ;(0010101010011001) (25231) (10905) (2A99)   ;(0010101101011011) (25533) (11099) (2B5B)   ;
;56;(0010110000011100) (26034) (11292) (2C1C)    ;(0010110011011101) (26335) (11485) (2CDD)   ;(0010110110011110) (26636) (11678) (2D9E)   ;(0010111001011110) (27136) (11870) (2E5E)   ;(0010111100011110) (27436) (12062) (2F1E)   ;(0010111111011101) (27735) (12253) (2FDD)   ;(0011000010011100) (30234) (12444) (309C)   ;(0011000101011010) (30532) (12634) (315A)   ;
;64;(0011001000011000) (31030) (12824) (3218)    ;(0011001011010101) (31325) (13013) (32D5)   ;(0011001110010010) (31622) (13202) (3392)   ;(0011010001001110) (32116) (13390) (344E)   ;(0011010100001001) (32411) (13577) (3509)   ;(0011010111000100) (32704) (13764) (35C4)   ;(0011011001111111) (33177) (13951) (367F)   ;(0011011100111001) (33471) (14137) (3739)   ;
;72;(0011011111110010) (33762) (14322) (37F2)    ;(0011100010101011) (34253) (14507) (38AB)   ;(0011100101100100) (34544) (14692) (3964)   ;(0011101000011011) (35033) (14875) (3A1B)   ;(0011101011010011) (35323) (15059) (3AD3)   ;(0011101110001001) (35611) (15241) (3B89)   ;(0011110000111111) (36077) (15423) (3C3F)   ;(0011110011110100) (36364) (15604) (3CF4)   ;
;80;(0011110110101001) (36651) (15785) (3DA9)    ;(0011111001011101) (37135) (15965) (3E5D)   ;(0011111100010001) (37421) (16145) (3F11)   ;(0011111111000100) (37704) (16324) (3FC4)   ;(0100000001110110) (40166) (16502) (4076)   ;(0100000100100111) (40447) (16679) (4127)   ;(0100000111011000) (40730) (16856) (41D8)   ;(0100001010001000) (41210) (17032) (4288)   ;
;88;(0100001100111000) (41470) (17208) (4338)    ;(0100001111100111) (41747) (17383) (43E7)   ;(0100010010010101) (42225) (17557) (4495)   ;(0100010101000010) (42502) (17730) (4542)   ;(0100010111101111) (42757) (17903) (45EF)   ;(0100011010011011) (43233) (18075) (469B)   ;(0100011101000111) (43507) (18247) (4747)   ;(0100011111110001) (43761) (18417) (47F1)   ;
;96;(0100100010011011) (44233) (18587) (489B)    ;(0100100101000100) (44504) (18756) (4944)   ;(0100100111101101) (44755) (18925) (49ED)   ;(0100101010010101) (45225) (19093) (4A95)   ;(0100101100111011) (45473) (19259) (4B3B)   ;(0100101111100010) (45742) (19426) (4BE2)   ;(0100110010000111) (46207) (19591) (4C87)   ;(0100110100101100) (46454) (19756) (4D2C)   ;
;104;(0100110111010000) (46720) (19920) (4DD0)    ;(0100111001110011) (47163) (20083) (4E73)   ;(0100111100010101) (47425) (20245) (4F15)   ;(0100111110110110) (47666) (20406) (4FB6)   ;(0101000001010111) (50127) (20567) (5057)   ;(0101000011110111) (50367) (20727) (50F7)   ;(0101000110010110) (50626) (20886) (5196)   ;(0101001000110100) (51064) (21044) (5234)   ;
;112;(0101001011010010) (51322) (21202) (52D2)    ;(0101001101101110) (51556) (21358) (536E)   ;(0101010000001010) (52012) (21514) (540A)   ;(0101010010100101) (52245) (21669) (54A5)   ;(0101010100111111) (52477) (21823) (553F)   ;(0101010111011000) (52730) (21976) (55D8)   ;(0101011001110000) (53160) (22128) (5670)   ;(0101011100001000) (53410) (22280) (5708)   ;
;120;(0101011110011110) (53636) (22430) (579E)    ;(0101100000110100) (54064) (22580) (5834)   ;(0101100011001000) (54310) (22728) (58C8)   ;(0101100101011100) (54534) (22876) (595C)   ;(0101100111101111) (54757) (23023) (59EF)   ;(0101101010000001) (55201) (23169) (5A81)   ;(0101101100010010) (55422) (23314) (5B12)   ;(0101101110100011) (55643) (23459) (5BA3)   ;
;128;(0101110000110010) (56062) (23602) (5C32)    ;(0101110011000000) (56300) (23744) (5CC0)   ;(0101110101001110) (56516) (23886) (5D4E)   ;(0101110111011010) (56732) (24026) (5DDA)   ;(0101111001100110) (57146) (24166) (5E66)   ;(0101111011110000) (57360) (24304) (5EF0)   ;(0101111101111010) (57572) (24442) (5F7A)   ;(0110000000000010) (60002) (24578) (6002)   ;
;136;(0110000010001010) (60212) (24714) (608A)    ;(0110000100010001) (60421) (24849) (6111)   ;(0110000110010110) (60626) (24982) (6196)   ;(0110001000011011) (61033) (25115) (621B)   ;(0110001010011111) (61237) (25247) (629F)   ;(0110001100100010) (61442) (25378) (6322)   ;(0110001110100011) (61643) (25507) (63A3)   ;(0110010000100100) (62044) (25636) (6424)   ;
;144;(0110010010100100) (62244) (25764) (64A4)    ;(0110010100100011) (62443) (25891) (6523)   ;(0110010110100000) (62640) (26016) (65A0)   ;(0110011000011101) (63035) (26141) (661D)   ;(0110011010011000) (63230) (26264) (6698)   ;(0110011100010011) (63423) (26387) (6713)   ;(0110011110001101) (63615) (26509) (678D)   ;(0110100000000101) (64005) (26629) (6805)   ;
;152;(0110100001111100) (64174) (26748) (687C)    ;(0110100011110011) (64363) (26867) (68F3)   ;(0110100101101000) (64550) (26984) (6968)   ;(0110100111011100) (64734) (27100) (69DC)   ;(0110101001010000) (65120) (27216) (6A50)   ;(0110101011000010) (65302) (27330) (6AC2)   ;(0110101100110011) (65463) (27443) (6B33)   ;(0110101110100011) (65643) (27555) (6BA3)   ;
;160;(0110110000010010) (66022) (27666) (6C12)    ;(0110110001111111) (66177) (27775) (6C7F)   ;(0110110011101100) (66354) (27884) (6CEC)   ;(0110110101011000) (66530) (27992) (6D58)   ;(0110110111000010) (66702) (28098) (6DC2)   ;(0110111000101011) (67053) (28203) (6E2B)   ;(0110111010010100) (67224) (28308) (6E94)   ;(0110111011111011) (67373) (28411) (6EFB)   ;
;168;(0110111101100001) (67541) (28513) (6F61)    ;(0110111111000110) (67706) (28614) (6FC6)   ;(0111000000101001) (70051) (28713) (7029)   ;(0111000010001100) (70214) (28812) (708C)   ;(0111000011101110) (70356) (28910) (70EE)   ;(0111000101001110) (70516) (29006) (714E)   ;(0111000110101101) (70655) (29101) (71AD)   ;(0111001000001011) (71013) (29195) (720B)   ;
;176;(0111001001101000) (71150) (29288) (7268)    ;(0111001011000100) (71304) (29380) (72C4)   ;(0111001100011110) (71436) (29470) (731E)   ;(0111001101111000) (71570) (29560) (7378)   ;(0111001111010000) (71720) (29648) (73D0)   ;(0111010000100111) (72047) (29735) (7427)   ;(0111010001111101) (72175) (29821) (747D)   ;(0111010011010010) (72322) (29906) (74D2)   ;
;184;(0111010100100101) (72445) (29989) (7525)    ;(0111010101111000) (72570) (30072) (7578)   ;(0111010111001001) (72711) (30153) (75C9)   ;(0111011000011001) (73031) (30233) (7619)   ;(0111011001101000) (73150) (30312) (7668)   ;(0111011010110101) (73265) (30389) (76B5)   ;(0111011100000001) (73401) (30465) (7701)   ;(0111011101001101) (73515) (30541) (774D)   ;
;192;(0111011110010111) (73627) (30615) (7797)    ;(0111011111011111) (73737) (30687) (77DF)   ;(0111100000100111) (74047) (30759) (7827)   ;(0111100001101101) (74155) (30829) (786D)   ;(0111100010110010) (74262) (30898) (78B2)   ;(0111100011110110) (74366) (30966) (78F6)   ;(0111100100111001) (74471) (31033) (7939)   ;(0111100101111011) (74573) (31099) (797B)   ;
;200;(0111100110111011) (74673) (31163) (79BB)    ;(0111100111111010) (74772) (31226) (79FA)   ;(0111101000111000) (75070) (31288) (7A38)   ;(0111101001110100) (75164) (31348) (7A74)   ;(0111101010101111) (75257) (31407) (7AAF)   ;(0111101011101001) (75351) (31465) (7AE9)   ;(0111101100100010) (75442) (31522) (7B22)   ;(0111101101011010) (75532) (31578) (7B5A)   ;
;208;(0111101110010000) (75620) (31632) (7B90)    ;(0111101111000101) (75705) (31685) (7BC5)   ;(0111101111111001) (75771) (31737) (7BF9)   ;(0111110000101100) (76054) (31788) (7C2C)   ;(0111110001011101) (76135) (31837) (7C5D)   ;(0111110010001101) (76215) (31885) (7C8D)   ;(0111110010111100) (76274) (31932) (7CBC)   ;(0111110011101001) (76351) (31977) (7CE9)   ;
;216;(0111110100010110) (76426) (32022) (7D16)    ;(0111110101000001) (76501) (32065) (7D41)   ;(0111110101101010) (76552) (32106) (7D6A)   ;(0111110110010011) (76623) (32147) (7D93)   ;(0111110110111010) (76672) (32186) (7DBA)   ;(0111110111100000) (76740) (32224) (7DE0)   ;(0111111000000101) (77005) (32261) (7E05)   ;(0111111000101000) (77050) (32296) (7E28)   ;
;224;(0111111001001010) (77112) (32330) (7E4A)    ;(0111111001101011) (77153) (32363) (7E6B)   ;(0111111010001011) (77213) (32395) (7E8B)   ;(0111111010101001) (77251) (32425) (7EA9)   ;(0111111011000110) (77306) (32454) (7EC6)   ;(0111111011100010) (77342) (32482) (7EE2)   ;(0111111011111100) (77374) (32508) (7EFC)   ;(0111111100010101) (77425) (32533) (7F15)   ;
;232;(0111111100101101) (77455) (32557) (7F2D)    ;(0111111101000100) (77504) (32580) (7F44)   ;(0111111101011001) (77531) (32601) (7F59)   ;(0111111101101101) (77555) (32621) (7F6D)   ;(0111111110000000) (77600) (32640) (7F80)   ;(0111111110010001) (77621) (32657) (7F91)   ;(0111111110100001) (77641) (32673) (7FA1)   ;(0111111110110000) (77660) (32688) (7FB0)   ;
;240;(0111111110111110) (77676) (32702) (7FBE)    ;(0111111111001010) (77712) (32714) (7FCA)   ;(0111111111010101) (77725) (32725) (7FD5)   ;(0111111111011111) (77737) (32735) (7FDF)   ;(0111111111100111) (77747) (32743) (7FE7)   ;(0111111111101110) (77756) (32750) (7FEE)   ;(0111111111110100) (77764) (32756) (7FF4)   ;(0111111111111001) (77771) (32761) (7FF9)   ;
;248;(0111111111111100) (77774) (32764) (7FFC)    ;(0111111111111110) (77776) (32766) (7FFE)   ;(0111111111111111) (77777) (32767) (7FFF)   ;(0111111111111110) (77776) (32766) (7FFE)   ;(0111111111111100) (77774) (32764) (7FFC)   ;(0111111111111001) (77771) (32761) (7FF9)   ;(0111111111110100) (77764) (32756) (7FF4)   ;(0111111111101110) (77756) (32750) (7FEE)   ;
;256;(0111111111100111) (77747) (32743) (7FE7)    ;(0111111111011111) (77737) (32735) (7FDF)   ;(0111111111010101) (77725) (32725) (7FD5)   ;(0111111111001010) (77712) (32714) (7FCA)   ;(0111111110111110) (77676) (32702) (7FBE)   ;(0111111110110000) (77660) (32688) (7FB0)   ;(0111111110100001) (77641) (32673) (7FA1)   ;(0111111110010001) (77621) (32657) (7F91)   ;
;264;(0111111110000000) (77600) (32640) (7F80)    ;(0111111101101101) (77555) (32621) (7F6D)   ;(0111111101011001) (77531) (32601) (7F59)   ;(0111111101000100) (77504) (32580) (7F44)   ;(0111111100101101) (77455) (32557) (7F2D)   ;(0111111100010101) (77425) (32533) (7F15)   ;(0111111011111100) (77374) (32508) (7EFC)   ;(0111111011100010) (77342) (32482) (7EE2)   ;
;272;(0111111011000110) (77306) (32454) (7EC6)    ;(0111111010101001) (77251) (32425) (7EA9)   ;(0111111010001011) (77213) (32395) (7E8B)   ;(0111111001101011) (77153) (32363) (7E6B)   ;(0111111001001010) (77112) (32330) (7E4A)   ;(0111111000101000) (77050) (32296) (7E28)   ;(0111111000000101) (77005) (32261) (7E05)   ;(0111110111100000) (76740) (32224) (7DE0)   ;
;280;(0111110110111010) (76672) (32186) (7DBA)    ;(0111110110010011) (76623) (32147) (7D93)   ;(0111110101101010) (76552) (32106) (7D6A)   ;(0111110101000001) (76501) (32065) (7D41)   ;(0111110100010110) (76426) (32022) (7D16)   ;(0111110011101001) (76351) (31977) (7CE9)   ;(0111110010111100) (76274) (31932) (7CBC)   ;(0111110010001101) (76215) (31885) (7C8D)   ;
;288;(0111110001011101) (76135) (31837) (7C5D)    ;(0111110000101100) (76054) (31788) (7C2C)   ;(0111101111111001) (75771) (31737) (7BF9)   ;(0111101111000101) (75705) (31685) (7BC5)   ;(0111101110010000) (75620) (31632) (7B90)   ;(0111101101011010) (75532) (31578) (7B5A)   ;(0111101100100010) (75442) (31522) (7B22)   ;(0111101011101001) (75351) (31465) (7AE9)   ;
;296;(0111101010101111) (75257) (31407) (7AAF)    ;(0111101001110100) (75164) (31348) (7A74)   ;(0111101000111000) (75070) (31288) (7A38)   ;(0111100111111010) (74772) (31226) (79FA)   ;(0111100110111011) (74673) (31163) (79BB)   ;(0111100101111011) (74573) (31099) (797B)   ;(0111100100111001) (74471) (31033) (7939)   ;(0111100011110110) (74366) (30966) (78F6)   ;
;304;(0111100010110010) (74262) (30898) (78B2)    ;(0111100001101101) (74155) (30829) (786D)   ;(0111100000100111) (74047) (30759) (7827)   ;(0111011111011111) (73737) (30687) (77DF)   ;(0111011110010111) (73627) (30615) (7797)   ;(0111011101001101) (73515) (30541) (774D)   ;(0111011100000001) (73401) (30465) (7701)   ;(0111011010110101) (73265) (30389) (76B5)   ;
;312;(0111011001101000) (73150) (30312) (7668)    ;(0111011000011001) (73031) (30233) (7619)   ;(0111010111001001) (72711) (30153) (75C9)   ;(0111010101111000) (72570) (30072) (7578)   ;(0111010100100101) (72445) (29989) (7525)   ;(0111010011010010) (72322) (29906) (74D2)   ;(0111010001111101) (72175) (29821) (747D)   ;(0111010000100111) (72047) (29735) (7427)   ;
;320;(0111001111010000) (71720) (29648) (73D0)    ;(0111001101111000) (71570) (29560) (7378)   ;(0111001100011110) (71436) (29470) (731E)   ;(0111001011000100) (71304) (29380) (72C4)   ;(0111001001101000) (71150) (29288) (7268)   ;(0111001000001011) (71013) (29195) (720B)   ;(0111000110101101) (70655) (29101) (71AD)   ;(0111000101001110) (70516) (29006) (714E)   ;
;328;(0111000011101110) (70356) (28910) (70EE)    ;(0111000010001100) (70214) (28812) (708C)   ;(0111000000101001) (70051) (28713) (7029)   ;(0110111111000110) (67706) (28614) (6FC6)   ;(0110111101100001) (67541) (28513) (6F61)   ;(0110111011111011) (67373) (28411) (6EFB)   ;(0110111010010100) (67224) (28308) (6E94)   ;(0110111000101011) (67053) (28203) (6E2B)   ;
;336;(0110110111000010) (66702) (28098) (6DC2)    ;(0110110101011000) (66530) (27992) (6D58)   ;(0110110011101100) (66354) (27884) (6CEC)   ;(0110110001111111) (66177) (27775) (6C7F)   ;(0110110000010010) (66022) (27666) (6C12)   ;(0110101110100011) (65643) (27555) (6BA3)   ;(0110101100110011) (65463) (27443) (6B33)   ;(0110101011000010) (65302) (27330) (6AC2)   ;
;344;(0110101001010000) (65120) (27216) (6A50)    ;(0110100111011100) (64734) (27100) (69DC)   ;(0110100101101000) (64550) (26984) (6968)   ;(0110100011110011) (64363) (26867) (68F3)   ;(0110100001111100) (64174) (26748) (687C)   ;(0110100000000101) (64005) (26629) (6805)   ;(0110011110001101) (63615) (26509) (678D)   ;(0110011100010011) (63423) (26387) (6713)   ;
;352;(0110011010011000) (63230) (26264) (6698)    ;(0110011000011101) (63035) (26141) (661D)   ;(0110010110100000) (62640) (26016) (65A0)   ;(0110010100100011) (62443) (25891) (6523)   ;(0110010010100100) (62244) (25764) (64A4)   ;(0110010000100100) (62044) (25636) (6424)   ;(0110001110100011) (61643) (25507) (63A3)   ;(0110001100100010) (61442) (25378) (6322)   ;
;360;(0110001010011111) (61237) (25247) (629F)    ;(0110001000011011) (61033) (25115) (621B)   ;(0110000110010110) (60626) (24982) (6196)   ;(0110000100010001) (60421) (24849) (6111)   ;(0110000010001010) (60212) (24714) (608A)   ;(0110000000000010) (60002) (24578) (6002)   ;(0101111101111010) (57572) (24442) (5F7A)   ;(0101111011110000) (57360) (24304) (5EF0)   ;
;368;(0101111001100110) (57146) (24166) (5E66)    ;(0101110111011010) (56732) (24026) (5DDA)   ;(0101110101001110) (56516) (23886) (5D4E)   ;(0101110011000000) (56300) (23744) (5CC0)   ;(0101110000110010) (56062) (23602) (5C32)   ;(0101101110100011) (55643) (23459) (5BA3)   ;(0101101100010010) (55422) (23314) (5B12)   ;(0101101010000001) (55201) (23169) (5A81)   ;
;376;(0101100111101111) (54757) (23023) (59EF)    ;(0101100101011100) (54534) (22876) (595C)   ;(0101100011001000) (54310) (22728) (58C8)   ;(0101100000110100) (54064) (22580) (5834)   ;(0101011110011110) (53636) (22430) (579E)   ;(0101011100001000) (53410) (22280) (5708)   ;(0101011001110000) (53160) (22128) (5670)   ;(0101010111011000) (52730) (21976) (55D8)   ;
;384;(0101010100111111) (52477) (21823) (553F)    ;(0101010010100101) (52245) (21669) (54A5)   ;(0101010000001010) (52012) (21514) (540A)   ;(0101001101101110) (51556) (21358) (536E)   ;(0101001011010010) (51322) (21202) (52D2)   ;(0101001000110100) (51064) (21044) (5234)   ;(0101000110010110) (50626) (20886) (5196)   ;(0101000011110111) (50367) (20727) (50F7)   ;
;392;(0101000001010111) (50127) (20567) (5057)    ;(0100111110110110) (47666) (20406) (4FB6)   ;(0100111100010101) (47425) (20245) (4F15)   ;(0100111001110011) (47163) (20083) (4E73)   ;(0100110111010000) (46720) (19920) (4DD0)   ;(0100110100101100) (46454) (19756) (4D2C)   ;(0100110010000111) (46207) (19591) (4C87)   ;(0100101111100010) (45742) (19426) (4BE2)   ;
;400;(0100101100111011) (45473) (19259) (4B3B)    ;(0100101010010101) (45225) (19093) (4A95)   ;(0100100111101101) (44755) (18925) (49ED)   ;(0100100101000100) (44504) (18756) (4944)   ;(0100100010011011) (44233) (18587) (489B)   ;(0100011111110001) (43761) (18417) (47F1)   ;(0100011101000111) (43507) (18247) (4747)   ;(0100011010011011) (43233) (18075) (469B)   ;
;408;(0100010111101111) (42757) (17903) (45EF)    ;(0100010101000010) (42502) (17730) (4542)   ;(0100010010010101) (42225) (17557) (4495)   ;(0100001111100111) (41747) (17383) (43E7)   ;(0100001100111000) (41470) (17208) (4338)   ;(0100001010001000) (41210) (17032) (4288)   ;(0100000111011000) (40730) (16856) (41D8)   ;(0100000100100111) (40447) (16679) (4127)   ;
;416;(0100000001110110) (40166) (16502) (4076)    ;(0011111111000100) (37704) (16324) (3FC4)   ;(0011111100010001) (37421) (16145) (3F11)   ;(0011111001011101) (37135) (15965) (3E5D)   ;(0011110110101001) (36651) (15785) (3DA9)   ;(0011110011110100) (36364) (15604) (3CF4)   ;(0011110000111111) (36077) (15423) (3C3F)   ;(0011101110001001) (35611) (15241) (3B89)   ;
;424;(0011101011010011) (35323) (15059) (3AD3)    ;(0011101000011011) (35033) (14875) (3A1B)   ;(0011100101100100) (34544) (14692) (3964)   ;(0011100010101011) (34253) (14507) (38AB)   ;(0011011111110010) (33762) (14322) (37F2)   ;(0011011100111001) (33471) (14137) (3739)   ;(0011011001111111) (33177) (13951) (367F)   ;(0011010111000100) (32704) (13764) (35C4)   ;
;432;(0011010100001001) (32411) (13577) (3509)    ;(0011010001001110) (32116) (13390) (344E)   ;(0011001110010010) (31622) (13202) (3392)   ;(0011001011010101) (31325) (13013) (32D5)   ;(0011001000011000) (31030) (12824) (3218)   ;(0011000101011010) (30532) (12634) (315A)   ;(0011000010011100) (30234) (12444) (309C)   ;(0010111111011101) (27735) (12253) (2FDD)   ;
;440;(0010111100011110) (27436) (12062) (2F1E)    ;(0010111001011110) (27136) (11870) (2E5E)   ;(0010110110011110) (26636) (11678) (2D9E)   ;(0010110011011101) (26335) (11485) (2CDD)   ;(0010110000011100) (26034) (11292) (2C1C)   ;(0010101101011011) (25533) (11099) (2B5B)   ;(0010101010011001) (25231) (10905) (2A99)   ;(0010100111010111) (24727) (10711) (29D7)   ;
;448;(0010100100010100) (24424) (10516) (2914)    ;(0010100001010001) (24121) (10321) (2851)   ;(0010011110001101) (23615) (10125) (278D)   ;(0010011011001001) (23311) (9929) (26C9)   ;(0010011000000101) (23005) (9733) (2605)   ;(0010010101000000) (22500) (9536) (2540)   ;(0010010001111011) (22173) (9339) (247B)   ;(0010001110110101) (21665) (9141) (23B5)   ;
;456;(0010001011101111) (21357) (8943) (22EF)    ;(0010001000101001) (21051) (8745) (2229)   ;(0010000101100010) (20542) (8546) (2162)   ;(0010000010011100) (20234) (8348) (209C)   ;(0001111111010100) (17724) (8148) (1FD4)   ;(0001111100001101) (17415) (7949) (1F0D)   ;(0001111001000101) (17105) (7749) (1E45)   ;(0001110101111101) (16575) (7549) (1D7D)   ;
;464;(0001110010110100) (16264) (7348) (1CB4)    ;(0001101111101011) (15753) (7147) (1BEB)   ;(0001101100100010) (15442) (6946) (1B22)   ;(0001101001011001) (15131) (6745) (1A59)   ;(0001100110001111) (14617) (6543) (198F)   ;(0001100011000110) (14306) (6342) (18C6)   ;(0001011111111011) (13773) (6139) (17FB)   ;(0001011100110001) (13461) (5937) (1731)   ;
;472;(0001011001100110) (13146) (5734) (1666)    ;(0001010110011100) (12634) (5532) (159C)   ;(0001010011010001) (12321) (5329) (14D1)   ;(0001010000000101) (12005) (5125) (1405)   ;(0001001100111010) (11472) (4922) (133A)   ;(0001001001101110) (11156) (4718) (126E)   ;(0001000110100010) (10642) (4514) (11A2)   ;(0001000011010110) (10326) (4310) (10D6)   ;
;480;(0001000000001010) (10012) (4106) (100A)    ;(0000111100111110) (7476) (3902) (F3E)   ;(0000111001110001) (7161) (3697) (E71)   ;(0000110110100101) (6645) (3493) (DA5)   ;(0000110011011000) (6330) (3288) (CD8)   ;(0000110000001011) (6013) (3083) (C0B)   ;(0000101100111110) (5476) (2878) (B3E)   ;(0000101001110001) (5161) (2673) (A71)   ;
;488;(0000100110100100) (4644) (2468) (9A4)    ;(0000100011010110) (4326) (2262) (8D6)   ;(0000100000001001) (4011) (2057) (809)   ;(0000011100111011) (3473) (1851) (73B)   ;(0000011001101110) (3156) (1646) (66E)   ;(0000010110100000) (2640) (1440) (5A0)   ;(0000010011010010) (2322) (1234) (4D2)   ;(0000010000000101) (2005) (1029) (405)   ;
;496;(0000001100110111) (1467) (823) (337)    ;(0000001001101001) (1151) (617) (269)   ;(0000000110011011) (633) (411) (19B)   ;(0000000011001101) (315) (205) (CD)   ;(1111111111111111) (177777) (65535) (FFFF)   ;(1111111100110010) (177462) (65330) (FF32)   ;(1111111001100100) (177144) (65124) (FE64)   ;(1111110110010110) (176626) (64918) (FD96)   ;
;504;(1111110011001000) (176310) (64712) (FCC8)    ;(1111101111111010) (175772) (64506) (FBFA)   ;(1111101100101101) (175455) (64301) (FB2D)   ;(1111101001011111) (175137) (64095) (FA5F)   ;(1111100110010001) (174621) (63889) (F991)   ;(1111100011000100) (174304) (63684) (F8C4)   ;(1111011111110110) (173766) (63478) (F7F6)   ;(1111011100101001) (173451) (63273) (F729)   ;
;512;(1111011001011011) (173133) (63067) (F65B)    ;(1111010110001110) (172616) (62862) (F58E)   ;(1111010011000001) (172301) (62657) (F4C1)   ;(1111001111110100) (171764) (62452) (F3F4)   ;(1111001100100111) (171447) (62247) (F327)   ;(1111001001011010) (171132) (62042) (F25A)   ;(1111000110001110) (170616) (61838) (F18E)   ;(1111000011000001) (170301) (61633) (F0C1)   ;
;520;(1110111111110101) (167765) (61429) (EFF5)    ;(1110111100101001) (167451) (61225) (EF29)   ;(1110111001011101) (167135) (61021) (EE5D)   ;(1110110110010001) (166621) (60817) (ED91)   ;(1110110011000101) (166305) (60613) (ECC5)   ;(1110101111111010) (165772) (60410) (EBFA)   ;(1110101100101110) (165456) (60206) (EB2E)   ;(1110101001100011) (165143) (60003) (EA63)   ;
;528;(1110100110011001) (164631) (59801) (E999)    ;(1110100011001110) (164316) (59598) (E8CE)   ;(1110100000000100) (164004) (59396) (E804)   ;(1110011100111001) (163471) (59193) (E739)   ;(1110011001110000) (163160) (58992) (E670)   ;(1110010110100110) (162646) (58790) (E5A6)   ;(1110010011011101) (162335) (58589) (E4DD)   ;(1110010000010100) (162024) (58388) (E414)   ;
;536;(1110001101001011) (161513) (58187) (E34B)    ;(1110001010000010) (161202) (57986) (E282)   ;(1110000110111010) (160672) (57786) (E1BA)   ;(1110000011110010) (160362) (57586) (E0F2)   ;(1110000000101011) (160053) (57387) (E02B)   ;(1101111101100011) (157543) (57187) (DF63)   ;(1101111010011101) (157235) (56989) (DE9D)   ;(1101110111010110) (156726) (56790) (DDD6)   ;
;544;(1101110100010000) (156420) (56592) (DD10)    ;(1101110001001010) (156112) (56394) (DC4A)   ;(1101101110000100) (155604) (56196) (DB84)   ;(1101101010111111) (155277) (55999) (DABF)   ;(1101100111111010) (154772) (55802) (D9FA)   ;(1101100100110110) (154466) (55606) (D936)   ;(1101100001110010) (154162) (55410) (D872)   ;(1101011110101110) (153656) (55214) (D7AE)   ;
;552;(1101011011101011) (153353) (55019) (D6EB)    ;(1101011000101000) (153050) (54824) (D628)   ;(1101010101100110) (152546) (54630) (D566)   ;(1101010010100100) (152244) (54436) (D4A4)   ;(1101001111100011) (151743) (54243) (D3E3)   ;(1101001100100010) (151442) (54050) (D322)   ;(1101001001100001) (151141) (53857) (D261)   ;(1101000110100001) (150641) (53665) (D1A1)   ;
;560;(1101000011100001) (150341) (53473) (D0E1)    ;(1101000000100010) (150042) (53282) (D022)   ;(1100111101100011) (147543) (53091) (CF63)   ;(1100111010100101) (147245) (52901) (CEA5)   ;(1100110111100111) (146747) (52711) (CDE7)   ;(1100110100101010) (146452) (52522) (CD2A)   ;(1100110001101101) (146155) (52333) (CC6D)   ;(1100101110110001) (145661) (52145) (CBB1)   ;
;568;(1100101011110110) (145366) (51958) (CAF6)    ;(1100101000111011) (145073) (51771) (CA3B)   ;(1100100110000000) (144600) (51584) (C980)   ;(1100100011000110) (144306) (51398) (C8C6)   ;(1100100000001101) (144015) (51213) (C80D)   ;(1100011101010100) (143524) (51028) (C754)   ;(1100011010011011) (143233) (50843) (C69B)   ;(1100010111100100) (142744) (50660) (C5E4)   ;
;576;(1100010100101100) (142454) (50476) (C52C)    ;(1100010001110110) (142166) (50294) (C476)   ;(1100001111000000) (141700) (50112) (C3C0)   ;(1100001100001011) (141413) (49931) (C30B)   ;(1100001001010110) (141126) (49750) (C256)   ;(1100000110100010) (140642) (49570) (C1A2)   ;(1100000011101110) (140356) (49390) (C0EE)   ;(1100000000111011) (140073) (49211) (C03B)   ;
;584;(1011111110001001) (137611) (49033) (BF89)    ;(1011111011011000) (137330) (48856) (BED8)   ;(1011111000100111) (137047) (48679) (BE27)   ;(1011110101110111) (136567) (48503) (BD77)   ;(1011110011000111) (136307) (48327) (BCC7)   ;(1011110000011000) (136030) (48152) (BC18)   ;(1011101101101010) (135552) (47978) (BB6A)   ;(1011101010111101) (135275) (47805) (BABD)   ;
;592;(1011101000010000) (135020) (47632) (BA10)    ;(1011100101100100) (134544) (47460) (B964)   ;(1011100010111000) (134270) (47288) (B8B8)   ;(1011100000001110) (134016) (47118) (B80E)   ;(1011011101100100) (133544) (46948) (B764)   ;(1011011010111011) (133273) (46779) (B6BB)   ;(1011011000010010) (133022) (46610) (B612)   ;(1011010101101010) (132552) (46442) (B56A)   ;
;600;(1011010011000100) (132304) (46276) (B4C4)    ;(1011010000011101) (132035) (46109) (B41D)   ;(1011001101111000) (131570) (45944) (B378)   ;(1011001011010011) (131323) (45779) (B2D3)   ;(1011001000101111) (131057) (45615) (B22F)   ;(1011000110001100) (130614) (45452) (B18C)   ;(1011000011101010) (130352) (45290) (B0EA)   ;(1011000001001001) (130111) (45129) (B049)   ;
;608;(1010111110101000) (127650) (44968) (AFA8)    ;(1010111100001000) (127410) (44808) (AF08)   ;(1010111001101001) (127151) (44649) (AE69)   ;(1010110111001011) (126713) (44491) (ADCB)   ;(1010110100101101) (126455) (44333) (AD2D)   ;(1010110010010001) (126221) (44177) (AC91)   ;(1010101111110101) (125765) (44021) (ABF5)   ;(1010101101011010) (125532) (43866) (AB5A)   ;
;616;(1010101011000000) (125300) (43712) (AAC0)    ;(1010101000100111) (125047) (43559) (AA27)   ;(1010100110001111) (124617) (43407) (A98F)   ;(1010100011110111) (124367) (43255) (A8F7)   ;(1010100001100001) (124141) (43105) (A861)   ;(1010011111001011) (123713) (42955) (A7CB)   ;(1010011100110111) (123467) (42807) (A737)   ;(1010011010100011) (123243) (42659) (A6A3)   ;
;624;(1010011000010000) (123020) (42512) (A610)    ;(1010010101111110) (122576) (42366) (A57E)   ;(1010010011101101) (122355) (42221) (A4ED)   ;(1010010001011100) (122134) (42076) (A45C)   ;(1010001111001101) (121715) (41933) (A3CD)   ;(1010001100111111) (121477) (41791) (A33F)   ;(1010001010110001) (121261) (41649) (A2B1)   ;(1010001000100101) (121045) (41509) (A225)   ;
;632;(1010000110011001) (120631) (41369) (A199)    ;(1010000100001111) (120417) (41231) (A10F)   ;(1010000010000101) (120205) (41093) (A085)   ;(1001111111111101) (117775) (40957) (9FFD)   ;(1001111101110101) (117565) (40821) (9F75)   ;(1001111011101110) (117356) (40686) (9EEE)   ;(1001111001101001) (117151) (40553) (9E69)   ;(1001110111100100) (116744) (40420) (9DE4)   ;
;640;(1001110101100000) (116540) (40288) (9D60)    ;(1001110011011101) (116335) (40157) (9CDD)   ;(1001110001011100) (116134) (40028) (9C5C)   ;(1001101111011011) (115733) (39899) (9BDB)   ;(1001101101011011) (115533) (39771) (9B5B)   ;(1001101011011100) (115334) (39644) (9ADC)   ;(1001101001011111) (115137) (39519) (9A5F)   ;(1001100111100010) (114742) (39394) (99E2)   ;
;648;(1001100101100111) (114547) (39271) (9967)    ;(1001100011101100) (114354) (39148) (98EC)   ;(1001100001110010) (114162) (39026) (9872)   ;(1001011111111010) (113772) (38906) (97FA)   ;(1001011110000011) (113603) (38787) (9783)   ;(1001011100001100) (113414) (38668) (970C)   ;(1001011010010111) (113227) (38551) (9697)   ;(1001011000100011) (113043) (38435) (9623)   ;
;656;(1001010110101111) (112657) (38319) (95AF)    ;(1001010100111101) (112475) (38205) (953D)   ;(1001010011001100) (112314) (38092) (94CC)   ;(1001010001011100) (112134) (37980) (945C)   ;(1001001111101101) (111755) (37869) (93ED)   ;(1001001110000000) (111600) (37760) (9380)   ;(1001001100010011) (111423) (37651) (9313)   ;(1001001010100111) (111247) (37543) (92A7)   ;
;664;(1001001000111101) (111075) (37437) (923D)    ;(1001000111010100) (110724) (37332) (91D4)   ;(1001000101101011) (110553) (37227) (916B)   ;(1001000100000100) (110404) (37124) (9104)   ;(1001000010011110) (110236) (37022) (909E)   ;(1001000000111001) (110071) (36921) (9039)   ;(1000111111010110) (107726) (36822) (8FD6)   ;(1000111101110011) (107563) (36723) (8F73)   ;
;672;(1000111100010001) (107421) (36625) (8F11)    ;(1000111010110001) (107261) (36529) (8EB1)   ;(1000111001010010) (107122) (36434) (8E52)   ;(1000110111110100) (106764) (36340) (8DF4)   ;(1000110110010111) (106627) (36247) (8D97)   ;(1000110100111011) (106473) (36155) (8D3B)   ;(1000110011100001) (106341) (36065) (8CE1)   ;(1000110010000111) (106207) (35975) (8C87)   ;
;680;(1000110000101111) (106057) (35887) (8C2F)    ;(1000101111011000) (105730) (35800) (8BD8)   ;(1000101110000010) (105602) (35714) (8B82)   ;(1000101100101101) (105455) (35629) (8B2D)   ;(1000101011011010) (105332) (35546) (8ADA)   ;(1000101010000111) (105207) (35463) (8A87)   ;(1000101000110110) (105066) (35382) (8A36)   ;(1000100111100110) (104746) (35302) (89E6)   ;
;688;(1000100110010111) (104627) (35223) (8997)    ;(1000100101001010) (104512) (35146) (894A)   ;(1000100011111110) (104376) (35070) (88FE)   ;(1000100010110010) (104262) (34994) (88B2)   ;(1000100001101000) (104150) (34920) (8868)   ;(1000100000100000) (104040) (34848) (8820)   ;(1000011111011000) (103730) (34776) (87D8)   ;(1000011110010010) (103622) (34706) (8792)   ;
;696;(1000011101001101) (103515) (34637) (874D)    ;(1000011100001001) (103411) (34569) (8709)   ;(1000011011000110) (103306) (34502) (86C6)   ;(1000011010000100) (103204) (34436) (8684)   ;(1000011001000100) (103104) (34372) (8644)   ;(1000011000000101) (103005) (34309) (8605)   ;(1000010111000111) (102707) (34247) (85C7)   ;(1000010110001011) (102613) (34187) (858B)   ;
;704;(1000010101010000) (102520) (34128) (8550)    ;(1000010100010110) (102426) (34070) (8516)   ;(1000010011011101) (102335) (34013) (84DD)   ;(1000010010100101) (102245) (33957) (84A5)   ;(1000010001101111) (102157) (33903) (846F)   ;(1000010000111010) (102072) (33850) (843A)   ;(1000010000000110) (102006) (33798) (8406)   ;(1000001111010011) (101723) (33747) (83D3)   ;
;712;(1000001110100010) (101642) (33698) (83A2)    ;(1000001101110010) (101562) (33650) (8372)   ;(1000001101000011) (101503) (33603) (8343)   ;(1000001100010110) (101426) (33558) (8316)   ;(1000001011101001) (101351) (33513) (82E9)   ;(1000001010111110) (101276) (33470) (82BE)   ;(1000001010010101) (101225) (33429) (8295)   ;(1000001001101100) (101154) (33388) (826C)   ;
;720;(1000001001000101) (101105) (33349) (8245)    ;(1000001000011111) (101037) (33311) (821F)   ;(1000000111111010) (100772) (33274) (81FA)   ;(1000000111010111) (100727) (33239) (81D7)   ;(1000000110110101) (100665) (33205) (81B5)   ;(1000000110010100) (100624) (33172) (8194)   ;(1000000101110100) (100564) (33140) (8174)   ;(1000000101010110) (100526) (33110) (8156)   ;
;728;(1000000100111001) (100471) (33081) (8139)    ;(1000000100011101) (100435) (33053) (811D)   ;(1000000100000011) (100403) (33027) (8103)   ;(1000000011101010) (100352) (33002) (80EA)   ;(1000000011010010) (100322) (32978) (80D2)   ;(1000000010111011) (100273) (32955) (80BB)   ;(1000000010100110) (100246) (32934) (80A6)   ;(1000000010010010) (100222) (32914) (8092)   ;
;736;(1000000001111111) (100177) (32895) (807F)    ;(1000000001101110) (100156) (32878) (806E)   ;(1000000001011110) (100136) (32862) (805E)   ;(1000000001001111) (100117) (32847) (804F)   ;(1000000001000001) (100101) (32833) (8041)   ;(1000000000110101) (100065) (32821) (8035)   ;(1000000000101010) (100052) (32810) (802A)   ;(1000000000100000) (100040) (32800) (8020)   ;
;744;(1000000000011000) (100030) (32792) (8018)    ;(1000000000010001) (100021) (32785) (8011)   ;(1000000000001011) (100013) (32779) (800B)   ;(1000000000000110) (100006) (32774) (8006)   ;(1000000000000011) (100003) (32771) (8003)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;(1000000000000001) (100001) (32769) (8001)   ;
;752;(1000000000000011) (100003) (32771) (8003)    ;(1000000000000110) (100006) (32774) (8006)   ;(1000000000001011) (100013) (32779) (800B)   ;(1000000000010001) (100021) (32785) (8011)   ;(1000000000011000) (100030) (32792) (8018)   ;(1000000000100000) (100040) (32800) (8020)   ;(1000000000101010) (100052) (32810) (802A)   ;(1000000000110101) (100065) (32821) (8035)   ;
;760;(1000000001000001) (100101) (32833) (8041)    ;(1000000001001111) (100117) (32847) (804F)   ;(1000000001011110) (100136) (32862) (805E)   ;(1000000001101110) (100156) (32878) (806E)   ;(1000000001111111) (100177) (32895) (807F)   ;(1000000010010010) (100222) (32914) (8092)   ;(1000000010100110) (100246) (32934) (80A6)   ;(1000000010111011) (100273) (32955) (80BB)   ;
;768;(1000000011010010) (100322) (32978) (80D2)    ;(1000000011101010) (100352) (33002) (80EA)   ;(1000000100000011) (100403) (33027) (8103)   ;(1000000100011101) (100435) (33053) (811D)   ;(1000000100111001) (100471) (33081) (8139)   ;(1000000101010110) (100526) (33110) (8156)   ;(1000000101110100) (100564) (33140) (8174)   ;(1000000110010100) (100624) (33172) (8194)   ;
;776;(1000000110110101) (100665) (33205) (81B5)    ;(1000000111010111) (100727) (33239) (81D7)   ;(1000000111111010) (100772) (33274) (81FA)   ;(1000001000011111) (101037) (33311) (821F)   ;(1000001001000101) (101105) (33349) (8245)   ;(1000001001101100) (101154) (33388) (826C)   ;(1000001010010101) (101225) (33429) (8295)   ;(1000001010111110) (101276) (33470) (82BE)   ;
;784;(1000001011101001) (101351) (33513) (82E9)    ;(1000001100010110) (101426) (33558) (8316)   ;(1000001101000011) (101503) (33603) (8343)   ;(1000001101110010) (101562) (33650) (8372)   ;(1000001110100010) (101642) (33698) (83A2)   ;(1000001111010011) (101723) (33747) (83D3)   ;(1000010000000110) (102006) (33798) (8406)   ;(1000010000111010) (102072) (33850) (843A)   ;
;792;(1000010001101111) (102157) (33903) (846F)    ;(1000010010100101) (102245) (33957) (84A5)   ;(1000010011011101) (102335) (34013) (84DD)   ;(1000010100010110) (102426) (34070) (8516)   ;(1000010101010000) (102520) (34128) (8550)   ;(1000010110001011) (102613) (34187) (858B)   ;(1000010111000111) (102707) (34247) (85C7)   ;(1000011000000101) (103005) (34309) (8605)   ;
;800;(1000011001000100) (103104) (34372) (8644)    ;(1000011010000100) (103204) (34436) (8684)   ;(1000011011000110) (103306) (34502) (86C6)   ;(1000011100001001) (103411) (34569) (8709)   ;(1000011101001101) (103515) (34637) (874D)   ;(1000011110010010) (103622) (34706) (8792)   ;(1000011111011000) (103730) (34776) (87D8)   ;(1000100000100000) (104040) (34848) (8820)   ;
;808;(1000100001101000) (104150) (34920) (8868)    ;(1000100010110010) (104262) (34994) (88B2)   ;(1000100011111110) (104376) (35070) (88FE)   ;(1000100101001010) (104512) (35146) (894A)   ;(1000100110010111) (104627) (35223) (8997)   ;(1000100111100110) (104746) (35302) (89E6)   ;(1000101000110110) (105066) (35382) (8A36)   ;(1000101010000111) (105207) (35463) (8A87)   ;
;816;(1000101011011010) (105332) (35546) (8ADA)    ;(1000101100101101) (105455) (35629) (8B2D)   ;(1000101110000010) (105602) (35714) (8B82)   ;(1000101111011000) (105730) (35800) (8BD8)   ;(1000110000101111) (106057) (35887) (8C2F)   ;(1000110010000111) (106207) (35975) (8C87)   ;(1000110011100001) (106341) (36065) (8CE1)   ;(1000110100111011) (106473) (36155) (8D3B)   ;
;824;(1000110110010111) (106627) (36247) (8D97)    ;(1000110111110100) (106764) (36340) (8DF4)   ;(1000111001010010) (107122) (36434) (8E52)   ;(1000111010110001) (107261) (36529) (8EB1)   ;(1000111100010001) (107421) (36625) (8F11)   ;(1000111101110011) (107563) (36723) (8F73)   ;(1000111111010110) (107726) (36822) (8FD6)   ;(1001000000111001) (110071) (36921) (9039)   ;
;832;(1001000010011110) (110236) (37022) (909E)    ;(1001000100000100) (110404) (37124) (9104)   ;(1001000101101011) (110553) (37227) (916B)   ;(1001000111010100) (110724) (37332) (91D4)   ;(1001001000111101) (111075) (37437) (923D)   ;(1001001010100111) (111247) (37543) (92A7)   ;(1001001100010011) (111423) (37651) (9313)   ;(1001001110000000) (111600) (37760) (9380)   ;
;840;(1001001111101101) (111755) (37869) (93ED)    ;(1001010001011100) (112134) (37980) (945C)   ;(1001010011001100) (112314) (38092) (94CC)   ;(1001010100111101) (112475) (38205) (953D)   ;(1001010110101111) (112657) (38319) (95AF)   ;(1001011000100011) (113043) (38435) (9623)   ;(1001011010010111) (113227) (38551) (9697)   ;(1001011100001100) (113414) (38668) (970C)   ;
;848;(1001011110000011) (113603) (38787) (9783)    ;(1001011111111010) (113772) (38906) (97FA)   ;(1001100001110010) (114162) (39026) (9872)   ;(1001100011101100) (114354) (39148) (98EC)   ;(1001100101100111) (114547) (39271) (9967)   ;(1001100111100010) (114742) (39394) (99E2)   ;(1001101001011111) (115137) (39519) (9A5F)   ;(1001101011011100) (115334) (39644) (9ADC)   ;
;856;(1001101101011011) (115533) (39771) (9B5B)    ;(1001101111011011) (115733) (39899) (9BDB)   ;(1001110001011100) (116134) (40028) (9C5C)   ;(1001110011011101) (116335) (40157) (9CDD)   ;(1001110101100000) (116540) (40288) (9D60)   ;(1001110111100100) (116744) (40420) (9DE4)   ;(1001111001101001) (117151) (40553) (9E69)   ;(1001111011101110) (117356) (40686) (9EEE)   ;
;864;(1001111101110101) (117565) (40821) (9F75)    ;(1001111111111101) (117775) (40957) (9FFD)   ;(1010000010000101) (120205) (41093) (A085)   ;(1010000100001111) (120417) (41231) (A10F)   ;(1010000110011001) (120631) (41369) (A199)   ;(1010001000100101) (121045) (41509) (A225)   ;(1010001010110001) (121261) (41649) (A2B1)   ;(1010001100111111) (121477) (41791) (A33F)   ;
;872;(1010001111001101) (121715) (41933) (A3CD)    ;(1010010001011100) (122134) (42076) (A45C)   ;(1010010011101101) (122355) (42221) (A4ED)   ;(1010010101111110) (122576) (42366) (A57E)   ;(1010011000010000) (123020) (42512) (A610)   ;(1010011010100011) (123243) (42659) (A6A3)   ;(1010011100110111) (123467) (42807) (A737)   ;(1010011111001011) (123713) (42955) (A7CB)   ;
;880;(1010100001100001) (124141) (43105) (A861)    ;(1010100011110111) (124367) (43255) (A8F7)   ;(1010100110001111) (124617) (43407) (A98F)   ;(1010101000100111) (125047) (43559) (AA27)   ;(1010101011000000) (125300) (43712) (AAC0)   ;(1010101101011010) (125532) (43866) (AB5A)   ;(1010101111110101) (125765) (44021) (ABF5)   ;(1010110010010001) (126221) (44177) (AC91)   ;
;888;(1010110100101101) (126455) (44333) (AD2D)    ;(1010110111001011) (126713) (44491) (ADCB)   ;(1010111001101001) (127151) (44649) (AE69)   ;(1010111100001000) (127410) (44808) (AF08)   ;(1010111110101000) (127650) (44968) (AFA8)   ;(1011000001001001) (130111) (45129) (B049)   ;(1011000011101010) (130352) (45290) (B0EA)   ;(1011000110001100) (130614) (45452) (B18C)   ;
;896;(1011001000101111) (131057) (45615) (B22F)    ;(1011001011010011) (131323) (45779) (B2D3)   ;(1011001101111000) (131570) (45944) (B378)   ;(1011010000011101) (132035) (46109) (B41D)   ;(1011010011000100) (132304) (46276) (B4C4)   ;(1011010101101010) (132552) (46442) (B56A)   ;(1011011000010010) (133022) (46610) (B612)   ;(1011011010111011) (133273) (46779) (B6BB)   ;
;904;(1011011101100100) (133544) (46948) (B764)    ;(1011100000001110) (134016) (47118) (B80E)   ;(1011100010111000) (134270) (47288) (B8B8)   ;(1011100101100100) (134544) (47460) (B964)   ;(1011101000010000) (135020) (47632) (BA10)   ;(1011101010111101) (135275) (47805) (BABD)   ;(1011101101101010) (135552) (47978) (BB6A)   ;(1011110000011000) (136030) (48152) (BC18)   ;
;912;(1011110011000111) (136307) (48327) (BCC7)    ;(1011110101110111) (136567) (48503) (BD77)   ;(1011111000100111) (137047) (48679) (BE27)   ;(1011111011011000) (137330) (48856) (BED8)   ;(1011111110001001) (137611) (49033) (BF89)   ;(1100000000111011) (140073) (49211) (C03B)   ;(1100000011101110) (140356) (49390) (C0EE)   ;(1100000110100010) (140642) (49570) (C1A2)   ;
;920;(1100001001010110) (141126) (49750) (C256)    ;(1100001100001011) (141413) (49931) (C30B)   ;(1100001111000000) (141700) (50112) (C3C0)   ;(1100010001110110) (142166) (50294) (C476)   ;(1100010100101100) (142454) (50476) (C52C)   ;(1100010111100100) (142744) (50660) (C5E4)   ;(1100011010011011) (143233) (50843) (C69B)   ;(1100011101010100) (143524) (51028) (C754)   ;
;928;(1100100000001101) (144015) (51213) (C80D)    ;(1100100011000110) (144306) (51398) (C8C6)   ;(1100100110000000) (144600) (51584) (C980)   ;(1100101000111011) (145073) (51771) (CA3B)   ;(1100101011110110) (145366) (51958) (CAF6)   ;(1100101110110001) (145661) (52145) (CBB1)   ;(1100110001101101) (146155) (52333) (CC6D)   ;(1100110100101010) (146452) (52522) (CD2A)   ;
;936;(1100110111100111) (146747) (52711) (CDE7)    ;(1100111010100101) (147245) (52901) (CEA5)   ;(1100111101100011) (147543) (53091) (CF63)   ;(1101000000100010) (150042) (53282) (D022)   ;(1101000011100001) (150341) (53473) (D0E1)   ;(1101000110100001) (150641) (53665) (D1A1)   ;(1101001001100001) (151141) (53857) (D261)   ;(1101001100100010) (151442) (54050) (D322)   ;
;944;(1101001111100011) (151743) (54243) (D3E3)    ;(1101010010100100) (152244) (54436) (D4A4)   ;(1101010101100110) (152546) (54630) (D566)   ;(1101011000101000) (153050) (54824) (D628)   ;(1101011011101011) (153353) (55019) (D6EB)   ;(1101011110101110) (153656) (55214) (D7AE)   ;(1101100001110010) (154162) (55410) (D872)   ;(1101100100110110) (154466) (55606) (D936)   ;
;952;(1101100111111010) (154772) (55802) (D9FA)    ;(1101101010111111) (155277) (55999) (DABF)   ;(1101101110000100) (155604) (56196) (DB84)   ;(1101110001001010) (156112) (56394) (DC4A)   ;(1101110100010000) (156420) (56592) (DD10)   ;(1101110111010110) (156726) (56790) (DDD6)   ;(1101111010011101) (157235) (56989) (DE9D)   ;(1101111101100011) (157543) (57187) (DF63)   ;
;960;(1110000000101011) (160053) (57387) (E02B)    ;(1110000011110010) (160362) (57586) (E0F2)   ;(1110000110111010) (160672) (57786) (E1BA)   ;(1110001010000010) (161202) (57986) (E282)   ;(1110001101001011) (161513) (58187) (E34B)   ;(1110010000010100) (162024) (58388) (E414)   ;(1110010011011101) (162335) (58589) (E4DD)   ;(1110010110100110) (162646) (58790) (E5A6)   ;
;968;(1110011001110000) (163160) (58992) (E670)    ;(1110011100111001) (163471) (59193) (E739)   ;(1110100000000100) (164004) (59396) (E804)   ;(1110100011001110) (164316) (59598) (E8CE)   ;(1110100110011001) (164631) (59801) (E999)   ;(1110101001100011) (165143) (60003) (EA63)   ;(1110101100101110) (165456) (60206) (EB2E)   ;(1110101111111010) (165772) (60410) (EBFA)   ;
;976;(1110110011000101) (166305) (60613) (ECC5)    ;(1110110110010001) (166621) (60817) (ED91)   ;(1110111001011101) (167135) (61021) (EE5D)   ;(1110111100101001) (167451) (61225) (EF29)   ;(1110111111110101) (167765) (61429) (EFF5)   ;(1111000011000001) (170301) (61633) (F0C1)   ;(1111000110001110) (170616) (61838) (F18E)   ;(1111001001011010) (171132) (62042) (F25A)   ;
;984;(1111001100100111) (171447) (62247) (F327)    ;(1111001111110100) (171764) (62452) (F3F4)   ;(1111010011000001) (172301) (62657) (F4C1)   ;(1111010110001110) (172616) (62862) (F58E)   ;(1111011001011011) (173133) (63067) (F65B)   ;(1111011100101001) (173451) (63273) (F729)   ;(1111011111110110) (173766) (63478) (F7F6)   ;(1111100011000100) (174304) (63684) (F8C4)   ;
;992;(1111100110010001) (174621) (63889) (F991)    ;(1111101001011111) (175137) (64095) (FA5F)   ;(1111101100101101) (175455) (64301) (FB2D)   ;(1111101111111010) (175772) (64506) (FBFA)   ;(1111110011001000) (176310) (64712) (FCC8)   ;(1111110110010110) (176626) (64918) (FD96)   ;(1111111001100100) (177144) (65124) (FE64)   ;(1111111100110010) (177462) (65330) (FF32)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ALTSYNCRAM                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000010) (2) (2) (02)   ;
;8;(0000000000000010) (2) (2) (02)    ;(0000000000000011) (3) (3) (03)   ;(0000000000000100) (4) (4) (04)   ;(0000000000000101) (5) (5) (05)   ;(0000000000000110) (6) (6) (06)   ;(0000000000000111) (7) (7) (07)   ;(0000000000001001) (11) (9) (09)   ;(0000000000001010) (12) (10) (0A)   ;
;16;(0000000000001011) (13) (11) (0B)    ;(0000000000001101) (15) (13) (0D)   ;(0000000000001110) (16) (14) (0E)   ;(0000000000010000) (20) (16) (10)   ;(0000000000010010) (22) (18) (12)   ;(0000000000010100) (24) (20) (14)   ;(0000000000010110) (26) (22) (16)   ;(0000000000011000) (30) (24) (18)   ;
;24;(0000000000011010) (32) (26) (1A)    ;(0000000000011100) (34) (28) (1C)   ;(0000000000011111) (37) (31) (1F)   ;(0000000000100001) (41) (33) (21)   ;(0000000000100100) (44) (36) (24)   ;(0000000000100110) (46) (38) (26)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101100) (54) (44) (2C)   ;
;32;(0000000000101111) (57) (47) (2F)    ;(0000000000110010) (62) (50) (32)   ;(0000000000110101) (65) (53) (35)   ;(0000000000111000) (70) (56) (38)   ;(0000000000111011) (73) (59) (3B)   ;(0000000000111110) (76) (62) (3E)   ;(0000000001000010) (102) (66) (42)   ;(0000000001000101) (105) (69) (45)   ;
;40;(0000000001001001) (111) (73) (49)    ;(0000000001001101) (115) (77) (4D)   ;(0000000001010001) (121) (81) (51)   ;(0000000001010100) (124) (84) (54)   ;(0000000001011000) (130) (88) (58)   ;(0000000001011100) (134) (92) (5C)   ;(0000000001100001) (141) (97) (61)   ;(0000000001100101) (145) (101) (65)   ;
;48;(0000000001101001) (151) (105) (69)    ;(0000000001101110) (156) (110) (6E)   ;(0000000001110010) (162) (114) (72)   ;(0000000001110111) (167) (119) (77)   ;(0000000001111100) (174) (124) (7C)   ;(0000000010000000) (200) (128) (80)   ;(0000000010000101) (205) (133) (85)   ;(0000000010001010) (212) (138) (8A)   ;
;56;(0000000010001111) (217) (143) (8F)    ;(0000000010010101) (225) (149) (95)   ;(0000000010011010) (232) (154) (9A)   ;(0000000010011111) (237) (159) (9F)   ;(0000000010100101) (245) (165) (A5)   ;(0000000010101010) (252) (170) (AA)   ;(0000000010110000) (260) (176) (B0)   ;(0000000010110101) (265) (181) (B5)   ;
;64;(0000000010111011) (273) (187) (BB)    ;(0000000011000001) (301) (193) (C1)   ;(0000000011000111) (307) (199) (C7)   ;(0000000011001101) (315) (205) (CD)   ;(0000000011010011) (323) (211) (D3)   ;(0000000011011010) (332) (218) (DA)   ;(0000000011100000) (340) (224) (E0)   ;(0000000011100110) (346) (230) (E6)   ;
;72;(0000000011101101) (355) (237) (ED)    ;(0000000011110011) (363) (243) (F3)   ;(0000000011111010) (372) (250) (FA)   ;(0000000100000001) (401) (257) (101)   ;(0000000100001000) (410) (264) (108)   ;(0000000100001111) (417) (271) (10F)   ;(0000000100010110) (426) (278) (116)   ;(0000000100011101) (435) (285) (11D)   ;
;80;(0000000100100100) (444) (292) (124)    ;(0000000100101100) (454) (300) (12C)   ;(0000000100110011) (463) (307) (133)   ;(0000000100111011) (473) (315) (13B)   ;(0000000101000010) (502) (322) (142)   ;(0000000101001010) (512) (330) (14A)   ;(0000000101010010) (522) (338) (152)   ;(0000000101011001) (531) (345) (159)   ;
;88;(0000000101100001) (541) (353) (161)    ;(0000000101101001) (551) (361) (169)   ;(0000000101110010) (562) (370) (172)   ;(0000000101111010) (572) (378) (17A)   ;(0000000110000010) (602) (386) (182)   ;(0000000110001010) (612) (394) (18A)   ;(0000000110010011) (623) (403) (193)   ;(0000000110011011) (633) (411) (19B)   ;
;96;(0000000110100100) (644) (420) (1A4)    ;(0000000110101101) (655) (429) (1AD)   ;(0000000110110110) (666) (438) (1B6)   ;(0000000110111111) (677) (447) (1BF)   ;(0000000111001000) (710) (456) (1C8)   ;(0000000111010001) (721) (465) (1D1)   ;(0000000111011010) (732) (474) (1DA)   ;(0000000111100011) (743) (483) (1E3)   ;
;104;(0000000111101100) (754) (492) (1EC)    ;(0000000111110110) (766) (502) (1F6)   ;(0000000111111111) (777) (511) (1FF)   ;(0000001000001001) (1011) (521) (209)   ;(0000001000010011) (1023) (531) (213)   ;(0000001000011101) (1035) (541) (21D)   ;(0000001000100110) (1046) (550) (226)   ;(0000001000110000) (1060) (560) (230)   ;
;112;(0000001000111010) (1072) (570) (23A)    ;(0000001001000101) (1105) (581) (245)   ;(0000001001001111) (1117) (591) (24F)   ;(0000001001011001) (1131) (601) (259)   ;(0000001001100011) (1143) (611) (263)   ;(0000001001101110) (1156) (622) (26E)   ;(0000001001111000) (1170) (632) (278)   ;(0000001010000011) (1203) (643) (283)   ;
;120;(0000001010001110) (1216) (654) (28E)    ;(0000001010011001) (1231) (665) (299)   ;(0000001010100100) (1244) (676) (2A4)   ;(0000001010101111) (1257) (687) (2AF)   ;(0000001010111010) (1272) (698) (2BA)   ;(0000001011000101) (1305) (709) (2C5)   ;(0000001011010000) (1320) (720) (2D0)   ;(0000001011011011) (1333) (731) (2DB)   ;
;128;(0000001011100111) (1347) (743) (2E7)    ;(0000001011110010) (1362) (754) (2F2)   ;(0000001011111110) (1376) (766) (2FE)   ;(0000001100001010) (1412) (778) (30A)   ;(0000001100010101) (1425) (789) (315)   ;(0000001100100001) (1441) (801) (321)   ;(0000001100101101) (1455) (813) (32D)   ;(0000001100111001) (1471) (825) (339)   ;
;136;(0000001101000101) (1505) (837) (345)    ;(0000001101010001) (1521) (849) (351)   ;(0000001101011110) (1536) (862) (35E)   ;(0000001101101010) (1552) (874) (36A)   ;(0000001101110110) (1566) (886) (376)   ;(0000001110000011) (1603) (899) (383)   ;(0000001110001111) (1617) (911) (38F)   ;(0000001110011100) (1634) (924) (39C)   ;
;144;(0000001110101001) (1651) (937) (3A9)    ;(0000001110110110) (1666) (950) (3B6)   ;(0000001111000011) (1703) (963) (3C3)   ;(0000001111010000) (1720) (976) (3D0)   ;(0000001111011101) (1735) (989) (3DD)   ;(0000001111101010) (1752) (1002) (3EA)   ;(0000001111110111) (1767) (1015) (3F7)   ;(0000010000000100) (2004) (1028) (404)   ;
;152;(0000010000010010) (2022) (1042) (412)    ;(0000010000011111) (2037) (1055) (41F)   ;(0000010000101101) (2055) (1069) (42D)   ;(0000010000111011) (2073) (1083) (43B)   ;(0000010001001000) (2110) (1096) (448)   ;(0000010001010110) (2126) (1110) (456)   ;(0000010001100100) (2144) (1124) (464)   ;(0000010001110010) (2162) (1138) (472)   ;
;160;(0000010010000000) (2200) (1152) (480)    ;(0000010010001110) (2216) (1166) (48E)   ;(0000010010011100) (2234) (1180) (49C)   ;(0000010010101011) (2253) (1195) (4AB)   ;(0000010010111001) (2271) (1209) (4B9)   ;(0000010011001000) (2310) (1224) (4C8)   ;(0000010011010110) (2326) (1238) (4D6)   ;(0000010011100101) (2345) (1253) (4E5)   ;
;168;(0000010011110011) (2363) (1267) (4F3)    ;(0000010100000010) (2402) (1282) (502)   ;(0000010100010001) (2421) (1297) (511)   ;(0000010100100000) (2440) (1312) (520)   ;(0000010100101111) (2457) (1327) (52F)   ;(0000010100111110) (2476) (1342) (53E)   ;(0000010101001101) (2515) (1357) (54D)   ;(0000010101011101) (2535) (1373) (55D)   ;
;176;(0000010101101100) (2554) (1388) (56C)    ;(0000010101111011) (2573) (1403) (57B)   ;(0000010110001011) (2613) (1419) (58B)   ;(0000010110011010) (2632) (1434) (59A)   ;(0000010110101010) (2652) (1450) (5AA)   ;(0000010110111010) (2672) (1466) (5BA)   ;(0000010111001010) (2712) (1482) (5CA)   ;(0000010111011001) (2731) (1497) (5D9)   ;
;184;(0000010111101001) (2751) (1513) (5E9)    ;(0000010111111001) (2771) (1529) (5F9)   ;(0000011000001010) (3012) (1546) (60A)   ;(0000011000011010) (3032) (1562) (61A)   ;(0000011000101010) (3052) (1578) (62A)   ;(0000011000111010) (3072) (1594) (63A)   ;(0000011001001011) (3113) (1611) (64B)   ;(0000011001011011) (3133) (1627) (65B)   ;
;192;(0000011001101100) (3154) (1644) (66C)    ;(0000011001111100) (3174) (1660) (67C)   ;(0000011010001101) (3215) (1677) (68D)   ;(0000011010011110) (3236) (1694) (69E)   ;(0000011010101111) (3257) (1711) (6AF)   ;(0000011011000000) (3300) (1728) (6C0)   ;(0000011011010001) (3321) (1745) (6D1)   ;(0000011011100010) (3342) (1762) (6E2)   ;
;200;(0000011011110011) (3363) (1779) (6F3)    ;(0000011100000100) (3404) (1796) (704)   ;(0000011100010110) (3426) (1814) (716)   ;(0000011100100111) (3447) (1831) (727)   ;(0000011100111000) (3470) (1848) (738)   ;(0000011101001010) (3512) (1866) (74A)   ;(0000011101011100) (3534) (1884) (75C)   ;(0000011101101101) (3555) (1901) (76D)   ;
;208;(0000011101111111) (3577) (1919) (77F)    ;(0000011110010001) (3621) (1937) (791)   ;(0000011110100011) (3643) (1955) (7A3)   ;(0000011110110101) (3665) (1973) (7B5)   ;(0000011111000111) (3707) (1991) (7C7)   ;(0000011111011001) (3731) (2009) (7D9)   ;(0000011111101011) (3753) (2027) (7EB)   ;(0000011111111101) (3775) (2045) (7FD)   ;
;216;(0000100000010000) (4020) (2064) (810)    ;(0000100000100010) (4042) (2082) (822)   ;(0000100000110101) (4065) (2101) (835)   ;(0000100001000111) (4107) (2119) (847)   ;(0000100001011010) (4132) (2138) (85A)   ;(0000100001101101) (4155) (2157) (86D)   ;(0000100001111111) (4177) (2175) (87F)   ;(0000100010010010) (4222) (2194) (892)   ;
;224;(0000100010100101) (4245) (2213) (8A5)    ;(0000100010111000) (4270) (2232) (8B8)   ;(0000100011001011) (4313) (2251) (8CB)   ;(0000100011011110) (4336) (2270) (8DE)   ;(0000100011110001) (4361) (2289) (8F1)   ;(0000100100000101) (4405) (2309) (905)   ;(0000100100011000) (4430) (2328) (918)   ;(0000100100101011) (4453) (2347) (92B)   ;
;232;(0000100100111111) (4477) (2367) (93F)    ;(0000100101010010) (4522) (2386) (952)   ;(0000100101100110) (4546) (2406) (966)   ;(0000100101111010) (4572) (2426) (97A)   ;(0000100110001101) (4615) (2445) (98D)   ;(0000100110100001) (4641) (2465) (9A1)   ;(0000100110110101) (4665) (2485) (9B5)   ;(0000100111001001) (4711) (2505) (9C9)   ;
;240;(0000100111011101) (4735) (2525) (9DD)    ;(0000100111110001) (4761) (2545) (9F1)   ;(0000101000000101) (5005) (2565) (A05)   ;(0000101000011001) (5031) (2585) (A19)   ;(0000101000101110) (5056) (2606) (A2E)   ;(0000101001000010) (5102) (2626) (A42)   ;(0000101001010110) (5126) (2646) (A56)   ;(0000101001101011) (5153) (2667) (A6B)   ;
;248;(0000101001111111) (5177) (2687) (A7F)    ;(0000101010010100) (5224) (2708) (A94)   ;(0000101010101001) (5251) (2729) (AA9)   ;(0000101010111101) (5275) (2749) (ABD)   ;(0000101011010010) (5322) (2770) (AD2)   ;(0000101011100111) (5347) (2791) (AE7)   ;(0000101011111100) (5374) (2812) (AFC)   ;(0000101100010001) (5421) (2833) (B11)   ;
;256;(0000101100100110) (5446) (2854) (B26)    ;(0000101100111011) (5473) (2875) (B3B)   ;(0000101101010000) (5520) (2896) (B50)   ;(0000101101100101) (5545) (2917) (B65)   ;(0000101101111011) (5573) (2939) (B7B)   ;(0000101110010000) (5620) (2960) (B90)   ;(0000101110100110) (5646) (2982) (BA6)   ;(0000101110111011) (5673) (3003) (BBB)   ;
;264;(0000101111010001) (5721) (3025) (BD1)    ;(0000101111100110) (5746) (3046) (BE6)   ;(0000101111111100) (5774) (3068) (BFC)   ;(0000110000010010) (6022) (3090) (C12)   ;(0000110000100111) (6047) (3111) (C27)   ;(0000110000111101) (6075) (3133) (C3D)   ;(0000110001010011) (6123) (3155) (C53)   ;(0000110001101001) (6151) (3177) (C69)   ;
;272;(0000110001111111) (6177) (3199) (C7F)    ;(0000110010010101) (6225) (3221) (C95)   ;(0000110010101100) (6254) (3244) (CAC)   ;(0000110011000010) (6302) (3266) (CC2)   ;(0000110011011000) (6330) (3288) (CD8)   ;(0000110011101110) (6356) (3310) (CEE)   ;(0000110100000101) (6405) (3333) (D05)   ;(0000110100011011) (6433) (3355) (D1B)   ;
;280;(0000110100110010) (6462) (3378) (D32)    ;(0000110101001000) (6510) (3400) (D48)   ;(0000110101011111) (6537) (3423) (D5F)   ;(0000110101110110) (6566) (3446) (D76)   ;(0000110110001100) (6614) (3468) (D8C)   ;(0000110110100011) (6643) (3491) (DA3)   ;(0000110110111010) (6672) (3514) (DBA)   ;(0000110111010001) (6721) (3537) (DD1)   ;
;288;(0000110111101000) (6750) (3560) (DE8)    ;(0000110111111111) (6777) (3583) (DFF)   ;(0000111000010110) (7026) (3606) (E16)   ;(0000111000101101) (7055) (3629) (E2D)   ;(0000111001000101) (7105) (3653) (E45)   ;(0000111001011100) (7134) (3676) (E5C)   ;(0000111001110011) (7163) (3699) (E73)   ;(0000111010001010) (7212) (3722) (E8A)   ;
;296;(0000111010100010) (7242) (3746) (EA2)    ;(0000111010111001) (7271) (3769) (EB9)   ;(0000111011010001) (7321) (3793) (ED1)   ;(0000111011101001) (7351) (3817) (EE9)   ;(0000111100000000) (7400) (3840) (F00)   ;(0000111100011000) (7430) (3864) (F18)   ;(0000111100110000) (7460) (3888) (F30)   ;(0000111101000111) (7507) (3911) (F47)   ;
;304;(0000111101011111) (7537) (3935) (F5F)    ;(0000111101110111) (7567) (3959) (F77)   ;(0000111110001111) (7617) (3983) (F8F)   ;(0000111110100111) (7647) (4007) (FA7)   ;(0000111110111111) (7677) (4031) (FBF)   ;(0000111111010111) (7727) (4055) (FD7)   ;(0000111111110000) (7760) (4080) (FF0)   ;(0001000000001000) (10010) (4104) (1008)   ;
;312;(0001000000100000) (10040) (4128) (1020)    ;(0001000000111000) (10070) (4152) (1038)   ;(0001000001010001) (10121) (4177) (1051)   ;(0001000001101001) (10151) (4201) (1069)   ;(0001000010000010) (10202) (4226) (1082)   ;(0001000010011010) (10232) (4250) (109A)   ;(0001000010110011) (10263) (4275) (10B3)   ;(0001000011001100) (10314) (4300) (10CC)   ;
;320;(0001000011100100) (10344) (4324) (10E4)    ;(0001000011111101) (10375) (4349) (10FD)   ;(0001000100010110) (10426) (4374) (1116)   ;(0001000100101111) (10457) (4399) (112F)   ;(0001000101000111) (10507) (4423) (1147)   ;(0001000101100000) (10540) (4448) (1160)   ;(0001000101111001) (10571) (4473) (1179)   ;(0001000110010010) (10622) (4498) (1192)   ;
;328;(0001000110101011) (10653) (4523) (11AB)    ;(0001000111000101) (10705) (4549) (11C5)   ;(0001000111011110) (10736) (4574) (11DE)   ;(0001000111110111) (10767) (4599) (11F7)   ;(0001001000010000) (11020) (4624) (1210)   ;(0001001000101010) (11052) (4650) (122A)   ;(0001001001000011) (11103) (4675) (1243)   ;(0001001001011100) (11134) (4700) (125C)   ;
;336;(0001001001110110) (11166) (4726) (1276)    ;(0001001010001111) (11217) (4751) (128F)   ;(0001001010101001) (11251) (4777) (12A9)   ;(0001001011000010) (11302) (4802) (12C2)   ;(0001001011011100) (11334) (4828) (12DC)   ;(0001001011110110) (11366) (4854) (12F6)   ;(0001001100001111) (11417) (4879) (130F)   ;(0001001100101001) (11451) (4905) (1329)   ;
;344;(0001001101000011) (11503) (4931) (1343)    ;(0001001101011101) (11535) (4957) (135D)   ;(0001001101110111) (11567) (4983) (1377)   ;(0001001110010000) (11620) (5008) (1390)   ;(0001001110101010) (11652) (5034) (13AA)   ;(0001001111000100) (11704) (5060) (13C4)   ;(0001001111011111) (11737) (5087) (13DF)   ;(0001001111111001) (11771) (5113) (13F9)   ;
;352;(0001010000010011) (12023) (5139) (1413)    ;(0001010000101101) (12055) (5165) (142D)   ;(0001010001000111) (12107) (5191) (1447)   ;(0001010001100001) (12141) (5217) (1461)   ;(0001010001111100) (12174) (5244) (147C)   ;(0001010010010110) (12226) (5270) (1496)   ;(0001010010110000) (12260) (5296) (14B0)   ;(0001010011001011) (12313) (5323) (14CB)   ;
;360;(0001010011100101) (12345) (5349) (14E5)    ;(0001010100000000) (12400) (5376) (1500)   ;(0001010100011010) (12432) (5402) (151A)   ;(0001010100110101) (12465) (5429) (1535)   ;(0001010101001111) (12517) (5455) (154F)   ;(0001010101101010) (12552) (5482) (156A)   ;(0001010110000101) (12605) (5509) (1585)   ;(0001010110100000) (12640) (5536) (15A0)   ;
;368;(0001010110111010) (12672) (5562) (15BA)    ;(0001010111010101) (12725) (5589) (15D5)   ;(0001010111110000) (12760) (5616) (15F0)   ;(0001011000001011) (13013) (5643) (160B)   ;(0001011000100110) (13046) (5670) (1626)   ;(0001011001000001) (13101) (5697) (1641)   ;(0001011001011100) (13134) (5724) (165C)   ;(0001011001110111) (13167) (5751) (1677)   ;
;376;(0001011010010010) (13222) (5778) (1692)    ;(0001011010101101) (13255) (5805) (16AD)   ;(0001011011001000) (13310) (5832) (16C8)   ;(0001011011100011) (13343) (5859) (16E3)   ;(0001011011111110) (13376) (5886) (16FE)   ;(0001011100011001) (13431) (5913) (1719)   ;(0001011100110101) (13465) (5941) (1735)   ;(0001011101010000) (13520) (5968) (1750)   ;
;384;(0001011101101011) (13553) (5995) (176B)    ;(0001011110000111) (13607) (6023) (1787)   ;(0001011110100010) (13642) (6050) (17A2)   ;(0001011110111110) (13676) (6078) (17BE)   ;(0001011111011001) (13731) (6105) (17D9)   ;(0001011111110100) (13764) (6132) (17F4)   ;(0001100000010000) (14020) (6160) (1810)   ;(0001100000101100) (14054) (6188) (182C)   ;
;392;(0001100001000111) (14107) (6215) (1847)    ;(0001100001100011) (14143) (6243) (1863)   ;(0001100001111110) (14176) (6270) (187E)   ;(0001100010011010) (14232) (6298) (189A)   ;(0001100010110110) (14266) (6326) (18B6)   ;(0001100011010001) (14321) (6353) (18D1)   ;(0001100011101101) (14355) (6381) (18ED)   ;(0001100100001001) (14411) (6409) (1909)   ;
;400;(0001100100100101) (14445) (6437) (1925)    ;(0001100101000001) (14501) (6465) (1941)   ;(0001100101011100) (14534) (6492) (195C)   ;(0001100101111000) (14570) (6520) (1978)   ;(0001100110010100) (14624) (6548) (1994)   ;(0001100110110000) (14660) (6576) (19B0)   ;(0001100111001100) (14714) (6604) (19CC)   ;(0001100111101000) (14750) (6632) (19E8)   ;
;408;(0001101000000100) (15004) (6660) (1A04)    ;(0001101000100000) (15040) (6688) (1A20)   ;(0001101000111100) (15074) (6716) (1A3C)   ;(0001101001011001) (15131) (6745) (1A59)   ;(0001101001110101) (15165) (6773) (1A75)   ;(0001101010010001) (15221) (6801) (1A91)   ;(0001101010101101) (15255) (6829) (1AAD)   ;(0001101011001001) (15311) (6857) (1AC9)   ;
;416;(0001101011100101) (15345) (6885) (1AE5)    ;(0001101100000010) (15402) (6914) (1B02)   ;(0001101100011110) (15436) (6942) (1B1E)   ;(0001101100111010) (15472) (6970) (1B3A)   ;(0001101101010111) (15527) (6999) (1B57)   ;(0001101101110011) (15563) (7027) (1B73)   ;(0001101110001111) (15617) (7055) (1B8F)   ;(0001101110101100) (15654) (7084) (1BAC)   ;
;424;(0001101111001000) (15710) (7112) (1BC8)    ;(0001101111100101) (15745) (7141) (1BE5)   ;(0001110000000001) (16001) (7169) (1C01)   ;(0001110000011101) (16035) (7197) (1C1D)   ;(0001110000111010) (16072) (7226) (1C3A)   ;(0001110001010111) (16127) (7255) (1C57)   ;(0001110001110011) (16163) (7283) (1C73)   ;(0001110010010000) (16220) (7312) (1C90)   ;
;432;(0001110010101100) (16254) (7340) (1CAC)    ;(0001110011001001) (16311) (7369) (1CC9)   ;(0001110011100101) (16345) (7397) (1CE5)   ;(0001110100000010) (16402) (7426) (1D02)   ;(0001110100011111) (16437) (7455) (1D1F)   ;(0001110100111011) (16473) (7483) (1D3B)   ;(0001110101011000) (16530) (7512) (1D58)   ;(0001110101110101) (16565) (7541) (1D75)   ;
;440;(0001110110010001) (16621) (7569) (1D91)    ;(0001110110101110) (16656) (7598) (1DAE)   ;(0001110111001011) (16713) (7627) (1DCB)   ;(0001110111101000) (16750) (7656) (1DE8)   ;(0001111000000101) (17005) (7685) (1E05)   ;(0001111000100001) (17041) (7713) (1E21)   ;(0001111000111110) (17076) (7742) (1E3E)   ;(0001111001011011) (17133) (7771) (1E5B)   ;
;448;(0001111001111000) (17170) (7800) (1E78)    ;(0001111010010101) (17225) (7829) (1E95)   ;(0001111010110010) (17262) (7858) (1EB2)   ;(0001111011001111) (17317) (7887) (1ECF)   ;(0001111011101011) (17353) (7915) (1EEB)   ;(0001111100001000) (17410) (7944) (1F08)   ;(0001111100100101) (17445) (7973) (1F25)   ;(0001111101000010) (17502) (8002) (1F42)   ;
;456;(0001111101011111) (17537) (8031) (1F5F)    ;(0001111101111100) (17574) (8060) (1F7C)   ;(0001111110011001) (17631) (8089) (1F99)   ;(0001111110110110) (17666) (8118) (1FB6)   ;(0001111111010011) (17723) (8147) (1FD3)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0010000000001101) (20015) (8205) (200D)   ;(0010000000101010) (20052) (8234) (202A)   ;
;464;(0010000001000111) (20107) (8263) (2047)    ;(0010000001100100) (20144) (8292) (2064)   ;(0010000010000010) (20202) (8322) (2082)   ;(0010000010011111) (20237) (8351) (209F)   ;(0010000010111100) (20274) (8380) (20BC)   ;(0010000011011001) (20331) (8409) (20D9)   ;(0010000011110110) (20366) (8438) (20F6)   ;(0010000100010011) (20423) (8467) (2113)   ;
;472;(0010000100110000) (20460) (8496) (2130)    ;(0010000101001101) (20515) (8525) (214D)   ;(0010000101101011) (20553) (8555) (216B)   ;(0010000110001000) (20610) (8584) (2188)   ;(0010000110100101) (20645) (8613) (21A5)   ;(0010000111000010) (20702) (8642) (21C2)   ;(0010000111011111) (20737) (8671) (21DF)   ;(0010000111111100) (20774) (8700) (21FC)   ;
;480;(0010001000011010) (21032) (8730) (221A)    ;(0010001000110111) (21067) (8759) (2237)   ;(0010001001010100) (21124) (8788) (2254)   ;(0010001001110001) (21161) (8817) (2271)   ;(0010001010001110) (21216) (8846) (228E)   ;(0010001010101100) (21254) (8876) (22AC)   ;(0010001011001001) (21311) (8905) (22C9)   ;(0010001011100110) (21346) (8934) (22E6)   ;
;488;(0010001100000011) (21403) (8963) (2303)    ;(0010001100100000) (21440) (8992) (2320)   ;(0010001100111110) (21476) (9022) (233E)   ;(0010001101011011) (21533) (9051) (235B)   ;(0010001101111000) (21570) (9080) (2378)   ;(0010001110010101) (21625) (9109) (2395)   ;(0010001110110011) (21663) (9139) (23B3)   ;(0010001111010000) (21720) (9168) (23D0)   ;
;496;(0010001111101101) (21755) (9197) (23ED)    ;(0010010000001010) (22012) (9226) (240A)   ;(0010010000101000) (22050) (9256) (2428)   ;(0010010001000101) (22105) (9285) (2445)   ;(0010010001100010) (22142) (9314) (2462)   ;(0010010001111111) (22177) (9343) (247F)   ;(0010010010011101) (22235) (9373) (249D)   ;(0010010010111010) (22272) (9402) (24BA)   ;
;504;(0010010011010111) (22327) (9431) (24D7)    ;(0010010011110100) (22364) (9460) (24F4)   ;(0010010100010010) (22422) (9490) (2512)   ;(0010010100101111) (22457) (9519) (252F)   ;(0010010101001100) (22514) (9548) (254C)   ;(0010010101101001) (22551) (9577) (2569)   ;(0010010110000111) (22607) (9607) (2587)   ;(0010010110100100) (22644) (9636) (25A4)   ;
;512;(0010010111000001) (22701) (9665) (25C1)    ;(0010010111011110) (22736) (9694) (25DE)   ;(0010010111111011) (22773) (9723) (25FB)   ;(0010011000011001) (23031) (9753) (2619)   ;(0010011000110110) (23066) (9782) (2636)   ;(0010011001010011) (23123) (9811) (2653)   ;(0010011001110000) (23160) (9840) (2670)   ;(0010011010001101) (23215) (9869) (268D)   ;
;520;(0010011010101011) (23253) (9899) (26AB)    ;(0010011011001000) (23310) (9928) (26C8)   ;(0010011011100101) (23345) (9957) (26E5)   ;(0010011100000010) (23402) (9986) (2702)   ;(0010011100011111) (23437) (10015) (271F)   ;(0010011100111100) (23474) (10044) (273C)   ;(0010011101011010) (23532) (10074) (275A)   ;(0010011101110111) (23567) (10103) (2777)   ;
;528;(0010011110010100) (23624) (10132) (2794)    ;(0010011110110001) (23661) (10161) (27B1)   ;(0010011111001110) (23716) (10190) (27CE)   ;(0010011111101011) (23753) (10219) (27EB)   ;(0010100000001000) (24010) (10248) (2808)   ;(0010100000100101) (24045) (10277) (2825)   ;(0010100001000011) (24103) (10307) (2843)   ;(0010100001100000) (24140) (10336) (2860)   ;
;536;(0010100001111101) (24175) (10365) (287D)    ;(0010100010011010) (24232) (10394) (289A)   ;(0010100010110111) (24267) (10423) (28B7)   ;(0010100011010100) (24324) (10452) (28D4)   ;(0010100011110001) (24361) (10481) (28F1)   ;(0010100100001110) (24416) (10510) (290E)   ;(0010100100101011) (24453) (10539) (292B)   ;(0010100101001000) (24510) (10568) (2948)   ;
;544;(0010100101100101) (24545) (10597) (2965)    ;(0010100110000010) (24602) (10626) (2982)   ;(0010100110011111) (24637) (10655) (299F)   ;(0010100110111100) (24674) (10684) (29BC)   ;(0010100111011000) (24730) (10712) (29D8)   ;(0010100111110101) (24765) (10741) (29F5)   ;(0010101000010010) (25022) (10770) (2A12)   ;(0010101000101111) (25057) (10799) (2A2F)   ;
;552;(0010101001001100) (25114) (10828) (2A4C)    ;(0010101001101001) (25151) (10857) (2A69)   ;(0010101010000110) (25206) (10886) (2A86)   ;(0010101010100010) (25242) (10914) (2AA2)   ;(0010101010111111) (25277) (10943) (2ABF)   ;(0010101011011100) (25334) (10972) (2ADC)   ;(0010101011111001) (25371) (11001) (2AF9)   ;(0010101100010110) (25426) (11030) (2B16)   ;
;560;(0010101100110010) (25462) (11058) (2B32)    ;(0010101101001111) (25517) (11087) (2B4F)   ;(0010101101101100) (25554) (11116) (2B6C)   ;(0010101110001000) (25610) (11144) (2B88)   ;(0010101110100101) (25645) (11173) (2BA5)   ;(0010101111000010) (25702) (11202) (2BC2)   ;(0010101111011110) (25736) (11230) (2BDE)   ;(0010101111111011) (25773) (11259) (2BFB)   ;
;568;(0010110000010111) (26027) (11287) (2C17)    ;(0010110000110100) (26064) (11316) (2C34)   ;(0010110001010000) (26120) (11344) (2C50)   ;(0010110001101101) (26155) (11373) (2C6D)   ;(0010110010001010) (26212) (11402) (2C8A)   ;(0010110010100110) (26246) (11430) (2CA6)   ;(0010110011000010) (26302) (11458) (2CC2)   ;(0010110011011111) (26337) (11487) (2CDF)   ;
;576;(0010110011111011) (26373) (11515) (2CFB)    ;(0010110100011000) (26430) (11544) (2D18)   ;(0010110100110100) (26464) (11572) (2D34)   ;(0010110101010000) (26520) (11600) (2D50)   ;(0010110101101101) (26555) (11629) (2D6D)   ;(0010110110001001) (26611) (11657) (2D89)   ;(0010110110100101) (26645) (11685) (2DA5)   ;(0010110111000010) (26702) (11714) (2DC2)   ;
;584;(0010110111011110) (26736) (11742) (2DDE)    ;(0010110111111010) (26772) (11770) (2DFA)   ;(0010111000010110) (27026) (11798) (2E16)   ;(0010111000110010) (27062) (11826) (2E32)   ;(0010111001001110) (27116) (11854) (2E4E)   ;(0010111001101011) (27153) (11883) (2E6B)   ;(0010111010000111) (27207) (11911) (2E87)   ;(0010111010100011) (27243) (11939) (2EA3)   ;
;592;(0010111010111111) (27277) (11967) (2EBF)    ;(0010111011011011) (27333) (11995) (2EDB)   ;(0010111011110111) (27367) (12023) (2EF7)   ;(0010111100010011) (27423) (12051) (2F13)   ;(0010111100101111) (27457) (12079) (2F2F)   ;(0010111101001011) (27513) (12107) (2F4B)   ;(0010111101100110) (27546) (12134) (2F66)   ;(0010111110000010) (27602) (12162) (2F82)   ;
;600;(0010111110011110) (27636) (12190) (2F9E)    ;(0010111110111010) (27672) (12218) (2FBA)   ;(0010111111010110) (27726) (12246) (2FD6)   ;(0010111111110001) (27761) (12273) (2FF1)   ;(0011000000001101) (30015) (12301) (300D)   ;(0011000000101001) (30051) (12329) (3029)   ;(0011000001000100) (30104) (12356) (3044)   ;(0011000001100000) (30140) (12384) (3060)   ;
;608;(0011000001111011) (30173) (12411) (307B)    ;(0011000010010111) (30227) (12439) (3097)   ;(0011000010110011) (30263) (12467) (30B3)   ;(0011000011001110) (30316) (12494) (30CE)   ;(0011000011101001) (30351) (12521) (30E9)   ;(0011000100000101) (30405) (12549) (3105)   ;(0011000100100000) (30440) (12576) (3120)   ;(0011000100111100) (30474) (12604) (313C)   ;
;616;(0011000101010111) (30527) (12631) (3157)    ;(0011000101110010) (30562) (12658) (3172)   ;(0011000110001110) (30616) (12686) (318E)   ;(0011000110101001) (30651) (12713) (31A9)   ;(0011000111000100) (30704) (12740) (31C4)   ;(0011000111011111) (30737) (12767) (31DF)   ;(0011000111111010) (30772) (12794) (31FA)   ;(0011001000010101) (31025) (12821) (3215)   ;
;624;(0011001000110000) (31060) (12848) (3230)    ;(0011001001001011) (31113) (12875) (324B)   ;(0011001001100110) (31146) (12902) (3266)   ;(0011001010000001) (31201) (12929) (3281)   ;(0011001010011100) (31234) (12956) (329C)   ;(0011001010110111) (31267) (12983) (32B7)   ;(0011001011010010) (31322) (13010) (32D2)   ;(0011001011101101) (31355) (13037) (32ED)   ;
;632;(0011001100000111) (31407) (13063) (3307)    ;(0011001100100010) (31442) (13090) (3322)   ;(0011001100111101) (31475) (13117) (333D)   ;(0011001101011000) (31530) (13144) (3358)   ;(0011001101110010) (31562) (13170) (3372)   ;(0011001110001101) (31615) (13197) (338D)   ;(0011001110100111) (31647) (13223) (33A7)   ;(0011001111000010) (31702) (13250) (33C2)   ;
;640;(0011001111011100) (31734) (13276) (33DC)    ;(0011001111110111) (31767) (13303) (33F7)   ;(0011010000010001) (32021) (13329) (3411)   ;(0011010000101011) (32053) (13355) (342B)   ;(0011010001000110) (32106) (13382) (3446)   ;(0011010001100000) (32140) (13408) (3460)   ;(0011010001111010) (32172) (13434) (347A)   ;(0011010010010100) (32224) (13460) (3494)   ;
;648;(0011010010101110) (32256) (13486) (34AE)    ;(0011010011001000) (32310) (13512) (34C8)   ;(0011010011100011) (32343) (13539) (34E3)   ;(0011010011111101) (32375) (13565) (34FD)   ;(0011010100010111) (32427) (13591) (3517)   ;(0011010100110000) (32460) (13616) (3530)   ;(0011010101001010) (32512) (13642) (354A)   ;(0011010101100100) (32544) (13668) (3564)   ;
;656;(0011010101111110) (32576) (13694) (357E)    ;(0011010110011000) (32630) (13720) (3598)   ;(0011010110110001) (32661) (13745) (35B1)   ;(0011010111001011) (32713) (13771) (35CB)   ;(0011010111100101) (32745) (13797) (35E5)   ;(0011010111111110) (32776) (13822) (35FE)   ;(0011011000011000) (33030) (13848) (3618)   ;(0011011000110001) (33061) (13873) (3631)   ;
;664;(0011011001001011) (33113) (13899) (364B)    ;(0011011001100100) (33144) (13924) (3664)   ;(0011011001111110) (33176) (13950) (367E)   ;(0011011010010111) (33227) (13975) (3697)   ;(0011011010110000) (33260) (14000) (36B0)   ;(0011011011001001) (33311) (14025) (36C9)   ;(0011011011100010) (33342) (14050) (36E2)   ;(0011011011111100) (33374) (14076) (36FC)   ;
;672;(0011011100010101) (33425) (14101) (3715)    ;(0011011100101110) (33456) (14126) (372E)   ;(0011011101000111) (33507) (14151) (3747)   ;(0011011101100000) (33540) (14176) (3760)   ;(0011011101111000) (33570) (14200) (3778)   ;(0011011110010001) (33621) (14225) (3791)   ;(0011011110101010) (33652) (14250) (37AA)   ;(0011011111000011) (33703) (14275) (37C3)   ;
;680;(0011011111011011) (33733) (14299) (37DB)    ;(0011011111110100) (33764) (14324) (37F4)   ;(0011100000001101) (34015) (14349) (380D)   ;(0011100000100101) (34045) (14373) (3825)   ;(0011100000111110) (34076) (14398) (383E)   ;(0011100001010110) (34126) (14422) (3856)   ;(0011100001101111) (34157) (14447) (386F)   ;(0011100010000111) (34207) (14471) (3887)   ;
;688;(0011100010011111) (34237) (14495) (389F)    ;(0011100010110111) (34267) (14519) (38B7)   ;(0011100011010000) (34320) (14544) (38D0)   ;(0011100011101000) (34350) (14568) (38E8)   ;(0011100100000000) (34400) (14592) (3900)   ;(0011100100011000) (34430) (14616) (3918)   ;(0011100100110000) (34460) (14640) (3930)   ;(0011100101001000) (34510) (14664) (3948)   ;
;696;(0011100101100000) (34540) (14688) (3960)    ;(0011100101110111) (34567) (14711) (3977)   ;(0011100110001111) (34617) (14735) (398F)   ;(0011100110100111) (34647) (14759) (39A7)   ;(0011100110111110) (34676) (14782) (39BE)   ;(0011100111010110) (34726) (14806) (39D6)   ;(0011100111101110) (34756) (14830) (39EE)   ;(0011101000000101) (35005) (14853) (3A05)   ;
;704;(0011101000011101) (35035) (14877) (3A1D)    ;(0011101000110100) (35064) (14900) (3A34)   ;(0011101001001011) (35113) (14923) (3A4B)   ;(0011101001100010) (35142) (14946) (3A62)   ;(0011101001111010) (35172) (14970) (3A7A)   ;(0011101010010001) (35221) (14993) (3A91)   ;(0011101010101000) (35250) (15016) (3AA8)   ;(0011101010111111) (35277) (15039) (3ABF)   ;
;712;(0011101011010110) (35326) (15062) (3AD6)    ;(0011101011101101) (35355) (15085) (3AED)   ;(0011101100000100) (35404) (15108) (3B04)   ;(0011101100011011) (35433) (15131) (3B1B)   ;(0011101100110001) (35461) (15153) (3B31)   ;(0011101101001000) (35510) (15176) (3B48)   ;(0011101101011111) (35537) (15199) (3B5F)   ;(0011101101110101) (35565) (15221) (3B75)   ;
;720;(0011101110001100) (35614) (15244) (3B8C)    ;(0011101110100010) (35642) (15266) (3BA2)   ;(0011101110111001) (35671) (15289) (3BB9)   ;(0011101111001111) (35717) (15311) (3BCF)   ;(0011101111100101) (35745) (15333) (3BE5)   ;(0011101111111011) (35773) (15355) (3BFB)   ;(0011110000010010) (36022) (15378) (3C12)   ;(0011110000101000) (36050) (15400) (3C28)   ;
;728;(0011110000111110) (36076) (15422) (3C3E)    ;(0011110001010100) (36124) (15444) (3C54)   ;(0011110001101010) (36152) (15466) (3C6A)   ;(0011110010000000) (36200) (15488) (3C80)   ;(0011110010010101) (36225) (15509) (3C95)   ;(0011110010101011) (36253) (15531) (3CAB)   ;(0011110011000001) (36301) (15553) (3CC1)   ;(0011110011010110) (36326) (15574) (3CD6)   ;
;736;(0011110011101100) (36354) (15596) (3CEC)    ;(0011110100000001) (36401) (15617) (3D01)   ;(0011110100010111) (36427) (15639) (3D17)   ;(0011110100101100) (36454) (15660) (3D2C)   ;(0011110101000010) (36502) (15682) (3D42)   ;(0011110101010111) (36527) (15703) (3D57)   ;(0011110101101100) (36554) (15724) (3D6C)   ;(0011110110000001) (36601) (15745) (3D81)   ;
;744;(0011110110010110) (36626) (15766) (3D96)    ;(0011110110101011) (36653) (15787) (3DAB)   ;(0011110111000000) (36700) (15808) (3DC0)   ;(0011110111010101) (36725) (15829) (3DD5)   ;(0011110111101010) (36752) (15850) (3DEA)   ;(0011110111111110) (36776) (15870) (3DFE)   ;(0011111000010011) (37023) (15891) (3E13)   ;(0011111000101000) (37050) (15912) (3E28)   ;
;752;(0011111000111100) (37074) (15932) (3E3C)    ;(0011111001010001) (37121) (15953) (3E51)   ;(0011111001100101) (37145) (15973) (3E65)   ;(0011111001111001) (37171) (15993) (3E79)   ;(0011111010001110) (37216) (16014) (3E8E)   ;(0011111010100010) (37242) (16034) (3EA2)   ;(0011111010110110) (37266) (16054) (3EB6)   ;(0011111011001010) (37312) (16074) (3ECA)   ;
;760;(0011111011011110) (37336) (16094) (3EDE)    ;(0011111011110010) (37362) (16114) (3EF2)   ;(0011111100000110) (37406) (16134) (3F06)   ;(0011111100011010) (37432) (16154) (3F1A)   ;(0011111100101101) (37455) (16173) (3F2D)   ;(0011111101000001) (37501) (16193) (3F41)   ;(0011111101010101) (37525) (16213) (3F55)   ;(0011111101101000) (37550) (16232) (3F68)   ;
;768;(0011111101111100) (37574) (16252) (3F7C)    ;(0011111110001111) (37617) (16271) (3F8F)   ;(0011111110100010) (37642) (16290) (3FA2)   ;(0011111110110110) (37666) (16310) (3FB6)   ;(0011111111001001) (37711) (16329) (3FC9)   ;(0011111111011100) (37734) (16348) (3FDC)   ;(0011111111101111) (37757) (16367) (3FEF)   ;(0100000000000010) (40002) (16386) (4002)   ;
;776;(0100000000010101) (40025) (16405) (4015)    ;(0100000000101000) (40050) (16424) (4028)   ;(0100000000111010) (40072) (16442) (403A)   ;(0100000001001101) (40115) (16461) (404D)   ;(0100000001100000) (40140) (16480) (4060)   ;(0100000001110010) (40162) (16498) (4072)   ;(0100000010000101) (40205) (16517) (4085)   ;(0100000010010111) (40227) (16535) (4097)   ;
;784;(0100000010101010) (40252) (16554) (40AA)    ;(0100000010111100) (40274) (16572) (40BC)   ;(0100000011001110) (40316) (16590) (40CE)   ;(0100000011100000) (40340) (16608) (40E0)   ;(0100000011110010) (40362) (16626) (40F2)   ;(0100000100000100) (40404) (16644) (4104)   ;(0100000100010110) (40426) (16662) (4116)   ;(0100000100101000) (40450) (16680) (4128)   ;
;792;(0100000100111010) (40472) (16698) (413A)    ;(0100000101001011) (40513) (16715) (414B)   ;(0100000101011101) (40535) (16733) (415D)   ;(0100000101101111) (40557) (16751) (416F)   ;(0100000110000000) (40600) (16768) (4180)   ;(0100000110010001) (40621) (16785) (4191)   ;(0100000110100011) (40643) (16803) (41A3)   ;(0100000110110100) (40664) (16820) (41B4)   ;
;800;(0100000111000101) (40705) (16837) (41C5)    ;(0100000111010110) (40726) (16854) (41D6)   ;(0100000111100111) (40747) (16871) (41E7)   ;(0100000111111000) (40770) (16888) (41F8)   ;(0100001000001001) (41011) (16905) (4209)   ;(0100001000011010) (41032) (16922) (421A)   ;(0100001000101011) (41053) (16939) (422B)   ;(0100001000111011) (41073) (16955) (423B)   ;
;808;(0100001001001100) (41114) (16972) (424C)    ;(0100001001011100) (41134) (16988) (425C)   ;(0100001001101101) (41155) (17005) (426D)   ;(0100001001111101) (41175) (17021) (427D)   ;(0100001010001101) (41215) (17037) (428D)   ;(0100001010011101) (41235) (17053) (429D)   ;(0100001010101110) (41256) (17070) (42AE)   ;(0100001010111110) (41276) (17086) (42BE)   ;
;816;(0100001011001110) (41316) (17102) (42CE)    ;(0100001011011101) (41335) (17117) (42DD)   ;(0100001011101101) (41355) (17133) (42ED)   ;(0100001011111101) (41375) (17149) (42FD)   ;(0100001100001101) (41415) (17165) (430D)   ;(0100001100011100) (41434) (17180) (431C)   ;(0100001100101100) (41454) (17196) (432C)   ;(0100001100111011) (41473) (17211) (433B)   ;
;824;(0100001101001010) (41512) (17226) (434A)    ;(0100001101011010) (41532) (17242) (435A)   ;(0100001101101001) (41551) (17257) (4369)   ;(0100001101111000) (41570) (17272) (4378)   ;(0100001110000111) (41607) (17287) (4387)   ;(0100001110010110) (41626) (17302) (4396)   ;(0100001110100101) (41645) (17317) (43A5)   ;(0100001110110100) (41664) (17332) (43B4)   ;
;832;(0100001111000010) (41702) (17346) (43C2)    ;(0100001111010001) (41721) (17361) (43D1)   ;(0100001111011111) (41737) (17375) (43DF)   ;(0100001111101110) (41756) (17390) (43EE)   ;(0100001111111100) (41774) (17404) (43FC)   ;(0100010000001011) (42013) (17419) (440B)   ;(0100010000011001) (42031) (17433) (4419)   ;(0100010000100111) (42047) (17447) (4427)   ;
;840;(0100010000110101) (42065) (17461) (4435)    ;(0100010001000011) (42103) (17475) (4443)   ;(0100010001010001) (42121) (17489) (4451)   ;(0100010001011111) (42137) (17503) (445F)   ;(0100010001101100) (42154) (17516) (446C)   ;(0100010001111010) (42172) (17530) (447A)   ;(0100010010001000) (42210) (17544) (4488)   ;(0100010010010101) (42225) (17557) (4495)   ;
;848;(0100010010100011) (42243) (17571) (44A3)    ;(0100010010110000) (42260) (17584) (44B0)   ;(0100010010111101) (42275) (17597) (44BD)   ;(0100010011001010) (42312) (17610) (44CA)   ;(0100010011010111) (42327) (17623) (44D7)   ;(0100010011100100) (42344) (17636) (44E4)   ;(0100010011110001) (42361) (17649) (44F1)   ;(0100010011111110) (42376) (17662) (44FE)   ;
;856;(0100010100001011) (42413) (17675) (450B)    ;(0100010100011000) (42430) (17688) (4518)   ;(0100010100100100) (42444) (17700) (4524)   ;(0100010100110001) (42461) (17713) (4531)   ;(0100010100111101) (42475) (17725) (453D)   ;(0100010101001001) (42511) (17737) (4549)   ;(0100010101010110) (42526) (17750) (4556)   ;(0100010101100010) (42542) (17762) (4562)   ;
;864;(0100010101101110) (42556) (17774) (456E)    ;(0100010101111010) (42572) (17786) (457A)   ;(0100010110000110) (42606) (17798) (4586)   ;(0100010110010010) (42622) (17810) (4592)   ;(0100010110011101) (42635) (17821) (459D)   ;(0100010110101001) (42651) (17833) (45A9)   ;(0100010110110101) (42665) (17845) (45B5)   ;(0100010111000000) (42700) (17856) (45C0)   ;
;872;(0100010111001100) (42714) (17868) (45CC)    ;(0100010111010111) (42727) (17879) (45D7)   ;(0100010111100010) (42742) (17890) (45E2)   ;(0100010111101101) (42755) (17901) (45ED)   ;(0100010111111000) (42770) (17912) (45F8)   ;(0100011000000011) (43003) (17923) (4603)   ;(0100011000001110) (43016) (17934) (460E)   ;(0100011000011001) (43031) (17945) (4619)   ;
;880;(0100011000100100) (43044) (17956) (4624)    ;(0100011000101111) (43057) (17967) (462F)   ;(0100011000111001) (43071) (17977) (4639)   ;(0100011001000100) (43104) (17988) (4644)   ;(0100011001001110) (43116) (17998) (464E)   ;(0100011001011000) (43130) (18008) (4658)   ;(0100011001100010) (43142) (18018) (4662)   ;(0100011001101101) (43155) (18029) (466D)   ;
;888;(0100011001110111) (43167) (18039) (4677)    ;(0100011010000001) (43201) (18049) (4681)   ;(0100011010001010) (43212) (18058) (468A)   ;(0100011010010100) (43224) (18068) (4694)   ;(0100011010011110) (43236) (18078) (469E)   ;(0100011010101000) (43250) (18088) (46A8)   ;(0100011010110001) (43261) (18097) (46B1)   ;(0100011010111011) (43273) (18107) (46BB)   ;
;896;(0100011011000100) (43304) (18116) (46C4)    ;(0100011011001101) (43315) (18125) (46CD)   ;(0100011011010110) (43326) (18134) (46D6)   ;(0100011011011111) (43337) (18143) (46DF)   ;(0100011011101000) (43350) (18152) (46E8)   ;(0100011011110001) (43361) (18161) (46F1)   ;(0100011011111010) (43372) (18170) (46FA)   ;(0100011100000011) (43403) (18179) (4703)   ;
;904;(0100011100001100) (43414) (18188) (470C)    ;(0100011100010100) (43424) (18196) (4714)   ;(0100011100011101) (43435) (18205) (471D)   ;(0100011100100101) (43445) (18213) (4725)   ;(0100011100101101) (43455) (18221) (472D)   ;(0100011100110101) (43465) (18229) (4735)   ;(0100011100111110) (43476) (18238) (473E)   ;(0100011101000110) (43506) (18246) (4746)   ;
;912;(0100011101001110) (43516) (18254) (474E)    ;(0100011101010101) (43525) (18261) (4755)   ;(0100011101011101) (43535) (18269) (475D)   ;(0100011101100101) (43545) (18277) (4765)   ;(0100011101101100) (43554) (18284) (476C)   ;(0100011101110100) (43564) (18292) (4774)   ;(0100011101111011) (43573) (18299) (477B)   ;(0100011110000011) (43603) (18307) (4783)   ;
;920;(0100011110001010) (43612) (18314) (478A)    ;(0100011110010001) (43621) (18321) (4791)   ;(0100011110011000) (43630) (18328) (4798)   ;(0100011110011111) (43637) (18335) (479F)   ;(0100011110100110) (43646) (18342) (47A6)   ;(0100011110101101) (43655) (18349) (47AD)   ;(0100011110110100) (43664) (18356) (47B4)   ;(0100011110111010) (43672) (18362) (47BA)   ;
;928;(0100011111000001) (43701) (18369) (47C1)    ;(0100011111000111) (43707) (18375) (47C7)   ;(0100011111001101) (43715) (18381) (47CD)   ;(0100011111010100) (43724) (18388) (47D4)   ;(0100011111011010) (43732) (18394) (47DA)   ;(0100011111100000) (43740) (18400) (47E0)   ;(0100011111100110) (43746) (18406) (47E6)   ;(0100011111101100) (43754) (18412) (47EC)   ;
;936;(0100011111110010) (43762) (18418) (47F2)    ;(0100011111110111) (43767) (18423) (47F7)   ;(0100011111111101) (43775) (18429) (47FD)   ;(0100100000000010) (44002) (18434) (4802)   ;(0100100000001000) (44010) (18440) (4808)   ;(0100100000001101) (44015) (18445) (480D)   ;(0100100000010010) (44022) (18450) (4812)   ;(0100100000011000) (44030) (18456) (4818)   ;
;944;(0100100000011101) (44035) (18461) (481D)    ;(0100100000100010) (44042) (18466) (4822)   ;(0100100000100111) (44047) (18471) (4827)   ;(0100100000101011) (44053) (18475) (482B)   ;(0100100000110000) (44060) (18480) (4830)   ;(0100100000110101) (44065) (18485) (4835)   ;(0100100000111001) (44071) (18489) (4839)   ;(0100100000111110) (44076) (18494) (483E)   ;
;952;(0100100001000010) (44102) (18498) (4842)    ;(0100100001000110) (44106) (18502) (4846)   ;(0100100001001011) (44113) (18507) (484B)   ;(0100100001001111) (44117) (18511) (484F)   ;(0100100001010011) (44123) (18515) (4853)   ;(0100100001010110) (44126) (18518) (4856)   ;(0100100001011010) (44132) (18522) (485A)   ;(0100100001011110) (44136) (18526) (485E)   ;
;960;(0100100001100010) (44142) (18530) (4862)    ;(0100100001100101) (44145) (18533) (4865)   ;(0100100001101001) (44151) (18537) (4869)   ;(0100100001101100) (44154) (18540) (486C)   ;(0100100001101111) (44157) (18543) (486F)   ;(0100100001110010) (44162) (18546) (4872)   ;(0100100001110101) (44165) (18549) (4875)   ;(0100100001111000) (44170) (18552) (4878)   ;
;968;(0100100001111011) (44173) (18555) (487B)    ;(0100100001111110) (44176) (18558) (487E)   ;(0100100010000001) (44201) (18561) (4881)   ;(0100100010000011) (44203) (18563) (4883)   ;(0100100010000110) (44206) (18566) (4886)   ;(0100100010001000) (44210) (18568) (4888)   ;(0100100010001011) (44213) (18571) (488B)   ;(0100100010001101) (44215) (18573) (488D)   ;
;976;(0100100010001111) (44217) (18575) (488F)    ;(0100100010010001) (44221) (18577) (4891)   ;(0100100010010011) (44223) (18579) (4893)   ;(0100100010010101) (44225) (18581) (4895)   ;(0100100010010111) (44227) (18583) (4897)   ;(0100100010011001) (44231) (18585) (4899)   ;(0100100010011010) (44232) (18586) (489A)   ;(0100100010011100) (44234) (18588) (489C)   ;
;984;(0100100010011101) (44235) (18589) (489D)    ;(0100100010011110) (44236) (18590) (489E)   ;(0100100010100000) (44240) (18592) (48A0)   ;(0100100010100001) (44241) (18593) (48A1)   ;(0100100010100010) (44242) (18594) (48A2)   ;(0100100010100011) (44243) (18595) (48A3)   ;(0100100010100100) (44244) (18596) (48A4)   ;(0100100010100101) (44245) (18597) (48A5)   ;
;992;(0100100010100101) (44245) (18597) (48A5)    ;(0100100010100110) (44246) (18598) (48A6)   ;(0100100010100110) (44246) (18598) (48A6)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010101000) (44250) (18600) (48A8)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_b791:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000010000) (20) (16) (10)    ;(000000000000100100) (44) (36) (24)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001001) (11) (9) (09)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;16;(000000000000010010) (22) (18) (12)    ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011000) (30) (24) (18)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;
;24;(000000000000011010) (32) (26) (1A)    ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000011000) (30) (24) (18)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;
;32;(000000000000001101) (15) (13) (0D)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011111) (37) (31) (1F)   ;
;40;(111111111111011000) (777730) (262104) (3FFD8)    ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000101) (105) (69) (45)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(000000000001011011) (133) (91) (5B)   ;(111111111110011001) (777631) (262041) (3FF99)   ;(000000000001110011) (163) (115) (73)   ;
;48;(111111111110000010) (777602) (262018) (3FF82)    ;(000000000010001010) (212) (138) (8A)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000010100001) (241) (161) (A1)   ;(111111111101010100) (777524) (261972) (3FF54)   ;(000000000010110111) (267) (183) (B7)   ;(111111111100111111) (777477) (261951) (3FF3F)   ;(000000000011001010) (312) (202) (CA)   ;
;56;(111111111100101110) (777456) (261934) (3FF2E)    ;(000000000011011001) (331) (217) (D9)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011100011) (343) (227) (E3)   ;(111111111100011011) (777433) (261915) (3FF1B)   ;(000000000011100110) (346) (230) (E6)   ;(111111111100011011) (777433) (261915) (3FF1B)   ;(000000000011100010) (342) (226) (E2)   ;
;64;(111111111100100100) (777444) (261924) (3FF24)    ;(000000000011010100) (324) (212) (D4)   ;(111111111100110110) (777466) (261942) (3FF36)   ;(000000000010111101) (275) (189) (BD)   ;(111111111101010011) (777523) (261971) (3FF53)   ;(000000000010011010) (232) (154) (9A)   ;(111111111101111100) (777574) (262012) (3FF7C)   ;(000000000001101011) (153) (107) (6B)   ;
;72;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000110000) (60) (48) (30)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111111) (77) (63) (3F)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010011001) (231) (153) (99)   ;(111111111100110110) (777466) (261942) (3FF36)   ;
;80;(000000000011111110) (376) (254) (FE)    ;(111111111011001100) (777314) (261836) (3FECC)   ;(000000000101101101) (555) (365) (16D)   ;(111111111001011001) (777131) (261721) (3FE59)   ;(000000000111100100) (744) (484) (1E4)   ;(111111110111011110) (776736) (261598) (3FDDE)   ;(000000001001100010) (1142) (610) (262)   ;(111111110101011110) (776536) (261470) (3FD5E)   ;
;88;(000000001011100011) (1343) (739) (2E3)    ;(111111110011011100) (776334) (261340) (3FCDC)   ;(000000001101100101) (1545) (869) (365)   ;(111111110001011011) (776133) (261211) (3FC5B)   ;(000000001111100101) (1745) (997) (3E5)   ;(111111101111011110) (775736) (261086) (3FBDE)   ;(000000010001011101) (2135) (1117) (45D)   ;(111111101101101010) (775552) (260970) (3FB6A)   ;
;96;(000000010011001011) (2313) (1227) (4CB)    ;(111111101100000100) (775404) (260868) (3FB04)   ;(000000010100101001) (2451) (1321) (529)   ;(111111101010110000) (775260) (260784) (3FAB0)   ;(000000010101110010) (2562) (1394) (572)   ;(111111101001110100) (775164) (260724) (3FA74)   ;(000000010110011111) (2637) (1439) (59F)   ;(111111101001010110) (775126) (260694) (3FA56)   ;
;104;(000000010110101100) (2654) (1452) (5AC)    ;(111111101001011101) (775135) (260701) (3FA5D)   ;(000000010110001111) (2617) (1423) (58F)   ;(111111101010010010) (775222) (260754) (3FA92)   ;(000000010100111111) (2477) (1343) (53F)   ;(111111101011111111) (775377) (260863) (3FAFF)   ;(000000010010110001) (2261) (1201) (4B1)   ;(111111101110110011) (775663) (261043) (3FBB3)   ;
;112;(000000001111010010) (1722) (978) (3D2)    ;(111111110011000010) (776302) (261314) (3FCC2)   ;(000000001010001011) (1213) (651) (28B)   ;(111111111001001100) (777114) (261708) (3FE4C)   ;(000000000010110001) (261) (177) (B1)   ;(000000000010001001) (211) (137) (89)   ;(111111110111110111) (776767) (261623) (3FDF7)   ;(000000001111100110) (1746) (998) (3E6)   ;
;120;(111111100110111101) (774675) (260541) (3F9BD)    ;(000000100101011010) (4532) (2394) (95A)   ;(111111001001110000) (771160) (258672) (3F270)   ;(000001001110101101) (11655) (5037) (13AD)   ;(111110001010010111) (761227) (254615) (3E297)   ;(000010111110010000) (27620) (12176) (2F90)   ;(111010000110111001) (720671) (238009) (3A1B9)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|firromH:roma|altsyncram:altsyncram_component|altsyncram_c791:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(001011011100110110) (133466) (46902) (B736)    ;(111010110010010001) (726221) (240785) (3AC91)   ;(000011011111101000) (33750) (14312) (37E8)   ;(111101010100101111) (752457) (251183) (3D52F)   ;(000010001100001010) (21412) (8970) (230A)   ;(111110001000110101) (761065) (254517) (3E235)   ;(000001100111110011) (14763) (6643) (19F3)   ;(111110100100001010) (764412) (256266) (3E90A)   ;
;8;(000001010010001010) (12212) (5258) (148A)    ;(111110110101111111) (766577) (257407) (3ED7F)   ;(000001000010111111) (10277) (4287) (10BF)   ;(111111000011001101) (770315) (258253) (3F0CD)   ;(000000110111010001) (6721) (3537) (DD1)   ;(111111001101110001) (771561) (258929) (3F371)   ;(000000101101101000) (5550) (2920) (B68)   ;(111111010110101000) (772650) (259496) (3F5A8)   ;
;16;(000000100101011010) (4532) (2394) (95A)    ;(111111011110010011) (773623) (259987) (3F793)   ;(000000011110001111) (3617) (1935) (78F)   ;(111111100101000010) (774502) (260418) (3F942)   ;(000000010111111001) (2771) (1529) (5F9)   ;(111111101011000001) (775301) (260801) (3FAC1)   ;(000000010010010000) (2220) (1168) (490)   ;(111111110000010101) (776025) (261141) (3FC15)   ;
;24;(000000001101010000) (1520) (848) (350)    ;(111111110101000001) (776501) (261441) (3FD41)   ;(000000001000110110) (1066) (566) (236)   ;(111111111001001001) (777111) (261705) (3FE49)   ;(000000000101000000) (500) (320) (140)   ;(111111111100101111) (777457) (261935) (3FF2F)   ;(000000000001101011) (153) (107) (6B)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;32;(111111111110111000) (777670) (262072) (3FFB8)    ;(000000000010010111) (227) (151) (97)   ;(111111111100100011) (777443) (261923) (3FF23)   ;(000000000100011100) (434) (284) (11C)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(000000000110000101) (605) (389) (185)   ;(111111111001010000) (777120) (261712) (3FE50)   ;(000000000111010100) (724) (468) (1D4)   ;
;40;(111111111000001110) (777016) (261646) (3FE0E)    ;(000000001000001010) (1012) (522) (20A)   ;(111111110111100100) (776744) (261604) (3FDE4)   ;(000000001000101010) (1052) (554) (22A)   ;(111111110111001110) (776716) (261582) (3FDCE)   ;(000000001000110110) (1066) (566) (236)   ;(111111110111001011) (776713) (261579) (3FDCB)   ;(000000001000110000) (1060) (560) (230)   ;
;48;(111111110111011000) (776730) (261592) (3FDD8)    ;(000000001000011101) (1035) (541) (21D)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111111101) (775) (509) (1FD)   ;(111111111000010111) (777027) (261655) (3FE17)   ;(000000000111010100) (724) (468) (1D4)   ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000110100100) (644) (420) (1A4)   ;
;56;(111111111001110110) (777166) (261750) (3FE76)    ;(000000000101101111) (557) (367) (16F)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(000000000100111000) (470) (312) (138)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(000000000100000001) (401) (257) (101)   ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011001011) (313) (203) (CB)   ;
;64;(111111111101001111) (777517) (261967) (3FF4F)    ;(000000000010011000) (230) (152) (98)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001101000) (150) (104) (68)   ;(111111111110101110) (777656) (262062) (3FFAE)   ;(000000000000111110) (76) (62) (3E)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000011000) (30) (24) (18)   ;
;72;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000010101) (25) (21) (15)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(000000000000101100) (54) (44) (2C)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111110) (76) (62) (3E)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;
;80;(000000000001001010) (112) (74) (4A)    ;(111111111110110010) (777662) (262066) (3FFB2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010100) (124) (84) (54)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001010011) (123) (83) (53)   ;(111111111110101110) (777656) (262062) (3FFAE)   ;
;88;(000000000001010000) (120) (80) (50)    ;(111111111110110011) (777663) (262067) (3FFB3)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000010) (102) (66) (42)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;
;96;(000000000000110000) (60) (48) (30)    ;(111111111111010100) (777724) (262100) (3FFD4)   ;(000000000000100111) (47) (39) (27)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000011110) (36) (30) (1E)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000010110) (26) (22) (16)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;104;(000000000000001111) (17) (15) (0F)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000011) (3) (3) (03)   ;
;112;(111111111111111100) (777774) (262140) (3FFFC)    ;(000000000000000101) (5) (5) (05)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000000111) (7) (7) (07)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001000) (10) (8) (08)   ;
;120;(111111111111110111) (777767) (262135) (3FFF7)    ;(000000000000001010) (12) (10) (0A)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000001101) (15) (13) (0D)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000100001) (41) (33) (21)   ;(000000000000010000) (20) (16) (10)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_d791:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(000000000000100001) (41) (33) (21)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000001101) (15) (13) (0D)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;
;8;(000000000000001000) (10) (8) (08)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000111) (7) (7) (07)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;16;(000000000000000011) (3) (3) (03)    ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000001000) (10) (8) (08)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000001111) (17) (15) (0F)   ;
;24;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010110) (26) (22) (16)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000011110) (36) (30) (1E)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(000000000000110000) (60) (48) (30)   ;
;32;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000001000010) (102) (66) (42)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110110011) (777663) (262067) (3FFB3)   ;(000000000001010000) (120) (80) (50)   ;
;40;(111111111110101110) (777656) (262062) (3FFAE)    ;(000000000001010011) (123) (83) (53)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001010100) (124) (84) (54)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110110010) (777662) (262066) (3FFB2)   ;(000000000001001010) (112) (74) (4A)   ;
;48;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000111110) (76) (62) (3E)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000101100) (54) (44) (2C)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;56;(000000000000011000) (30) (24) (18)    ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000111110) (76) (62) (3E)   ;(111111111110101110) (777656) (262062) (3FFAE)   ;(000000000001101000) (150) (104) (68)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000010011000) (230) (152) (98)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;64;(000000000011001011) (313) (203) (CB)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000100000001) (401) (257) (101)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(000000000100111000) (470) (312) (138)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(000000000101101111) (557) (367) (16F)   ;(111111111001110110) (777166) (261750) (3FE76)   ;
;72;(000000000110100100) (644) (420) (1A4)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111010100) (724) (468) (1D4)   ;(111111111000010111) (777027) (261655) (3FE17)   ;(000000000111111101) (775) (509) (1FD)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000011101) (1035) (541) (21D)   ;(111111110111011000) (776730) (261592) (3FDD8)   ;
;80;(000000001000110000) (1060) (560) (230)    ;(111111110111001011) (776713) (261579) (3FDCB)   ;(000000001000110110) (1066) (566) (236)   ;(111111110111001110) (776716) (261582) (3FDCE)   ;(000000001000101010) (1052) (554) (22A)   ;(111111110111100100) (776744) (261604) (3FDE4)   ;(000000001000001010) (1012) (522) (20A)   ;(111111111000001110) (777016) (261646) (3FE0E)   ;
;88;(000000000111010100) (724) (468) (1D4)    ;(111111111001010000) (777120) (261712) (3FE50)   ;(000000000110000101) (605) (389) (185)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(000000000100011100) (434) (284) (11C)   ;(111111111100100011) (777443) (261923) (3FF23)   ;(000000000010010111) (227) (151) (97)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;96;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000001101011) (153) (107) (6B)   ;(111111111100101111) (777457) (261935) (3FF2F)   ;(000000000101000000) (500) (320) (140)   ;(111111111001001001) (777111) (261705) (3FE49)   ;(000000001000110110) (1066) (566) (236)   ;(111111110101000001) (776501) (261441) (3FD41)   ;(000000001101010000) (1520) (848) (350)   ;
;104;(111111110000010101) (776025) (261141) (3FC15)    ;(000000010010010000) (2220) (1168) (490)   ;(111111101011000001) (775301) (260801) (3FAC1)   ;(000000010111111001) (2771) (1529) (5F9)   ;(111111100101000010) (774502) (260418) (3F942)   ;(000000011110001111) (3617) (1935) (78F)   ;(111111011110010011) (773623) (259987) (3F793)   ;(000000100101011010) (4532) (2394) (95A)   ;
;112;(111111010110101000) (772650) (259496) (3F5A8)    ;(000000101101101000) (5550) (2920) (B68)   ;(111111001101110001) (771561) (258929) (3F371)   ;(000000110111010001) (6721) (3537) (DD1)   ;(111111000011001101) (770315) (258253) (3F0CD)   ;(000001000010111111) (10277) (4287) (10BF)   ;(111110110101111111) (766577) (257407) (3ED7F)   ;(000001010010001010) (12212) (5258) (148A)   ;
;120;(111110100100001010) (764412) (256266) (3E90A)    ;(000001100111110011) (14763) (6643) (19F3)   ;(111110001000110101) (761065) (254517) (3E235)   ;(000010001100001010) (21412) (8970) (230A)   ;(111101010100101111) (752457) (251183) (3D52F)   ;(000011011111101000) (33750) (14312) (37E8)   ;(111010110010010001) (726221) (240785) (3AC91)   ;(001011011100110110) (133466) (46902) (B736)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|firromH:roma|altsyncram:altsyncram_component|altsyncram_e791:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(111010000110111001) (720671) (238009) (3A1B9)   ;(000010111110010000) (27620) (12176) (2F90)   ;(111110001010010111) (761227) (254615) (3E297)   ;(000001001110101101) (11655) (5037) (13AD)   ;(111111001001110000) (771160) (258672) (3F270)   ;(000000100101011010) (4532) (2394) (95A)   ;(111111100110111101) (774675) (260541) (3F9BD)   ;
;8;(000000001111100110) (1746) (998) (3E6)    ;(111111110111110111) (776767) (261623) (3FDF7)   ;(000000000010001001) (211) (137) (89)   ;(000000000010110001) (261) (177) (B1)   ;(111111111001001100) (777114) (261708) (3FE4C)   ;(000000001010001011) (1213) (651) (28B)   ;(111111110011000010) (776302) (261314) (3FCC2)   ;(000000001111010010) (1722) (978) (3D2)   ;
;16;(111111101110110011) (775663) (261043) (3FBB3)    ;(000000010010110001) (2261) (1201) (4B1)   ;(111111101011111111) (775377) (260863) (3FAFF)   ;(000000010100111111) (2477) (1343) (53F)   ;(111111101010010010) (775222) (260754) (3FA92)   ;(000000010110001111) (2617) (1423) (58F)   ;(111111101001011101) (775135) (260701) (3FA5D)   ;(000000010110101100) (2654) (1452) (5AC)   ;
;24;(111111101001010110) (775126) (260694) (3FA56)    ;(000000010110011111) (2637) (1439) (59F)   ;(111111101001110100) (775164) (260724) (3FA74)   ;(000000010101110010) (2562) (1394) (572)   ;(111111101010110000) (775260) (260784) (3FAB0)   ;(000000010100101001) (2451) (1321) (529)   ;(111111101100000100) (775404) (260868) (3FB04)   ;(000000010011001011) (2313) (1227) (4CB)   ;
;32;(111111101101101010) (775552) (260970) (3FB6A)    ;(000000010001011101) (2135) (1117) (45D)   ;(111111101111011110) (775736) (261086) (3FBDE)   ;(000000001111100101) (1745) (997) (3E5)   ;(111111110001011011) (776133) (261211) (3FC5B)   ;(000000001101100101) (1545) (869) (365)   ;(111111110011011100) (776334) (261340) (3FCDC)   ;(000000001011100011) (1343) (739) (2E3)   ;
;40;(111111110101011110) (776536) (261470) (3FD5E)    ;(000000001001100010) (1142) (610) (262)   ;(111111110111011110) (776736) (261598) (3FDDE)   ;(000000000111100100) (744) (484) (1E4)   ;(111111111001011001) (777131) (261721) (3FE59)   ;(000000000101101101) (555) (365) (16D)   ;(111111111011001100) (777314) (261836) (3FECC)   ;(000000000011111110) (376) (254) (FE)   ;
;48;(111111111100110110) (777466) (261942) (3FF36)    ;(000000000010011001) (231) (153) (99)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000000111111) (77) (63) (3F)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000110000) (60) (48) (30)   ;(111111111110110001) (777661) (262065) (3FFB1)   ;
;56;(000000000001101011) (153) (107) (6B)    ;(111111111101111100) (777574) (262012) (3FF7C)   ;(000000000010011010) (232) (154) (9A)   ;(111111111101010011) (777523) (261971) (3FF53)   ;(000000000010111101) (275) (189) (BD)   ;(111111111100110110) (777466) (261942) (3FF36)   ;(000000000011010100) (324) (212) (D4)   ;(111111111100100100) (777444) (261924) (3FF24)   ;
;64;(000000000011100010) (342) (226) (E2)    ;(111111111100011011) (777433) (261915) (3FF1B)   ;(000000000011100110) (346) (230) (E6)   ;(111111111100011011) (777433) (261915) (3FF1B)   ;(000000000011100011) (343) (227) (E3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100101110) (777456) (261934) (3FF2E)   ;
;72;(000000000011001010) (312) (202) (CA)    ;(111111111100111111) (777477) (261951) (3FF3F)   ;(000000000010110111) (267) (183) (B7)   ;(111111111101010100) (777524) (261972) (3FF54)   ;(000000000010100001) (241) (161) (A1)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000010001010) (212) (138) (8A)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;80;(000000000001110011) (163) (115) (73)    ;(111111111110011001) (777631) (262041) (3FF99)   ;(000000000001011011) (133) (91) (5B)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(000000000001000101) (105) (69) (45)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011000) (777730) (262104) (3FFD8)   ;
;88;(000000000000011111) (37) (31) (1F)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000001101) (15) (13) (0D)   ;
;96;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000010011) (23) (19) (13)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000011000) (30) (24) (18)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000000011010) (32) (26) (1A)   ;
;104;(111111111111100110) (777746) (262118) (3FFE6)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(000000000000011000) (30) (24) (18)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111101111) (777757) (262127) (3FFEF)    ;(000000000000001111) (17) (15) (0F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000001001) (11) (9) (09)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000111) (7) (7) (07)   ;
;120;(111111111111111010) (777772) (262138) (3FFFA)    ;(000000000000000101) (5) (5) (05)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000010) (2) (2) (02)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100100) (44) (36) (24)   ;(000000000000000011) (3) (3) (03)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_c991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_f991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;8;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;16;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;24;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;32;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;40;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;48;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;56;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;64;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;72;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;80;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;88;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;96;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;104;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;112;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;120;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_g991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;8;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;16;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;24;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;32;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;40;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;48;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;56;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;64;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;72;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;80;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;88;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;96;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;104;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;112;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;120;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_e991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;8;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;16;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;24;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;32;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;40;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;48;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;56;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;64;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;72;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;80;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;88;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;96;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;104;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;112;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;120;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_h991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;8;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;16;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;24;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;32;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;40;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;48;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;56;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;64;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;72;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;80;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;88;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;96;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;104;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;112;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;120;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_b991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_d991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100010) (5242) (2722) (AA2)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_a991:auto_generated|ALTSYNCRAM                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_7491:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000) (0) (0) (00)    ;(000000000000000010) (2) (2) (02)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000101001) (51) (41) (29)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000011001000) (310) (200) (C8)   ;(000000000001100000) (140) (96) (60)   ;
;8;(111111110011001111) (776317) (261327) (3FCCF)    ;(000000010110001111) (2617) (1423) (58F)   ;(111111110011111010) (776372) (261370) (3FCFA)   ;(111111100001111010) (774172) (260218) (3F87A)   ;(000001011001011111) (13137) (5727) (165F)   ;(111110001111100101) (761745) (254949) (3E3E5)   ;(000000000001110110) (166) (118) (76)   ;(001100011101110001) (143561) (51057) (C771)   ;
;16;(001001110000000010) (116002) (39938) (9C02)    ;(111110000100111110) (760476) (254270) (3E13E)   ;(111111011001110100) (773164) (259700) (3F674)   ;(000001001010011100) (11234) (4764) (129C)   ;(111111010001001000) (772110) (259144) (3F448)   ;(000000001000000001) (1001) (513) (201)   ;(000000001100100011) (1443) (803) (323)   ;(111111110011001011) (776313) (261323) (3FCCB)   ;
;24;(000000000101000001) (501) (321) (141)    ;(000000000000101001) (51) (41) (29)   ;(111111111110001100) (777614) (262028) (3FF8C)   ;(000000000000111000) (70) (56) (38)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_8491:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000) (0) (0) (00)    ;(000000000000000010) (2) (2) (02)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000111000) (70) (56) (38)   ;(111111111110001100) (777614) (262028) (3FF8C)   ;(000000000000101001) (51) (41) (29)   ;(000000000101000001) (501) (321) (141)   ;
;8;(111111110011001011) (776313) (261323) (3FCCB)    ;(000000001100100011) (1443) (803) (323)   ;(000000001000000001) (1001) (513) (201)   ;(111111010001001000) (772110) (259144) (3F448)   ;(000001001010011100) (11234) (4764) (129C)   ;(111111011001110100) (773164) (259700) (3F674)   ;(111110000100111110) (760476) (254270) (3E13E)   ;(001001110000000010) (116002) (39938) (9C02)   ;
;16;(001100011101110001) (143561) (51057) (C771)    ;(000000000001110110) (166) (118) (76)   ;(111110001111100101) (761745) (254949) (3E3E5)   ;(000001011001011111) (13137) (5727) (165F)   ;(111111100001111010) (774172) (260218) (3F87A)   ;(111111110011111010) (776372) (261370) (3FCFA)   ;(000000010110001111) (2617) (1423) (58F)   ;(111111110011001111) (776317) (261327) (3FCCF)   ;
;24;(000000000001100000) (140) (96) (60)    ;(000000000011001000) (310) (200) (C8)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000000101001) (51) (41) (29)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_6491:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000001) (1) (1) (01)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000100000) (40) (32) (20)   ;(000000000000000011) (3) (3) (03)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000101010100) (524) (340) (154)   ;(111111111100010010) (777422) (261906) (3FF12)   ;
;8;(111111111000000110) (777006) (261638) (3FE06)    ;(000000011010010010) (3222) (1682) (692)   ;(111111011111001101) (773715) (260045) (3F7CD)   ;(000000000001101110) (156) (110) (6E)   ;(000001001011101010) (11352) (4842) (12EA)   ;(111101011000101011) (753053) (251435) (3D62B)   ;(000010111011010000) (27320) (11984) (2ED0)   ;(001101111110010100) (157624) (57236) (DF94)   ;
;16;(000110010111000101) (62705) (26053) (65C5)    ;(111101001110101110) (751656) (250798) (3D3AE)   ;(000000011110100000) (3640) (1952) (7A0)   ;(000000101000101100) (5054) (2604) (A2C)   ;(111111010001010111) (772127) (259159) (3F457)   ;(000000010101101110) (2556) (1390) (56E)   ;(000000000001010010) (122) (82) (52)   ;(111111110110110101) (776665) (261557) (3FDB5)   ;
;24;(000000000110001101) (615) (397) (18D)    ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110001) (61) (49) (31)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000000) (0) (0) (00)   ;
;32;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_9491:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000000000) (0) (0) (00)    ;(000000000000000010) (2) (2) (02)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000110001) (61) (49) (31)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000110001101) (615) (397) (18D)   ;
;8;(111111110110110101) (776665) (261557) (3FDB5)    ;(000000000001010010) (122) (82) (52)   ;(000000010101101110) (2556) (1390) (56E)   ;(111111010001010111) (772127) (259159) (3F457)   ;(000000101000101100) (5054) (2604) (A2C)   ;(000000011110100000) (3640) (1952) (7A0)   ;(111101001110101110) (751656) (250798) (3D3AE)   ;(000110010111000101) (62705) (26053) (65C5)   ;
;16;(001101111110010100) (157624) (57236) (DF94)    ;(000010111011010000) (27320) (11984) (2ED0)   ;(111101011000101011) (753053) (251435) (3D62B)   ;(000001001011101010) (11352) (4842) (12EA)   ;(000000000001101110) (156) (110) (6E)   ;(111111011111001101) (773715) (260045) (3F7CD)   ;(000000011010010010) (3222) (1682) (692)   ;(111111111000000110) (777006) (261638) (3FE06)   ;
;24;(111111111100010010) (777422) (261906) (3FF12)    ;(000000000101010100) (524) (340) (154)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000000011) (3) (3) (03)   ;(000000000000100000) (40) (32) (20)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000001) (1) (1) (01)   ;
;32;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;40;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;56;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;136;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;144;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;152;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;160;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;168;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;176;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;184;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;192;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;200;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;208;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;216;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;224;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;232;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;240;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;248;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000001) (1) (1) (01)   ;(0000000000000010) (2) (2) (02)   ;
;8;(0000000000000010) (2) (2) (02)    ;(0000000000000011) (3) (3) (03)   ;(0000000000000100) (4) (4) (04)   ;(0000000000000101) (5) (5) (05)   ;(0000000000000110) (6) (6) (06)   ;(0000000000000111) (7) (7) (07)   ;(0000000000001001) (11) (9) (09)   ;(0000000000001010) (12) (10) (0A)   ;
;16;(0000000000001011) (13) (11) (0B)    ;(0000000000001101) (15) (13) (0D)   ;(0000000000001110) (16) (14) (0E)   ;(0000000000010000) (20) (16) (10)   ;(0000000000010010) (22) (18) (12)   ;(0000000000010100) (24) (20) (14)   ;(0000000000010110) (26) (22) (16)   ;(0000000000011000) (30) (24) (18)   ;
;24;(0000000000011010) (32) (26) (1A)    ;(0000000000011100) (34) (28) (1C)   ;(0000000000011111) (37) (31) (1F)   ;(0000000000100001) (41) (33) (21)   ;(0000000000100100) (44) (36) (24)   ;(0000000000100110) (46) (38) (26)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101100) (54) (44) (2C)   ;
;32;(0000000000101111) (57) (47) (2F)    ;(0000000000110010) (62) (50) (32)   ;(0000000000110101) (65) (53) (35)   ;(0000000000111000) (70) (56) (38)   ;(0000000000111011) (73) (59) (3B)   ;(0000000000111110) (76) (62) (3E)   ;(0000000001000010) (102) (66) (42)   ;(0000000001000101) (105) (69) (45)   ;
;40;(0000000001001001) (111) (73) (49)    ;(0000000001001101) (115) (77) (4D)   ;(0000000001010001) (121) (81) (51)   ;(0000000001010100) (124) (84) (54)   ;(0000000001011000) (130) (88) (58)   ;(0000000001011100) (134) (92) (5C)   ;(0000000001100001) (141) (97) (61)   ;(0000000001100101) (145) (101) (65)   ;
;48;(0000000001101001) (151) (105) (69)    ;(0000000001101110) (156) (110) (6E)   ;(0000000001110010) (162) (114) (72)   ;(0000000001110111) (167) (119) (77)   ;(0000000001111100) (174) (124) (7C)   ;(0000000010000000) (200) (128) (80)   ;(0000000010000101) (205) (133) (85)   ;(0000000010001010) (212) (138) (8A)   ;
;56;(0000000010001111) (217) (143) (8F)    ;(0000000010010101) (225) (149) (95)   ;(0000000010011010) (232) (154) (9A)   ;(0000000010011111) (237) (159) (9F)   ;(0000000010100101) (245) (165) (A5)   ;(0000000010101010) (252) (170) (AA)   ;(0000000010110000) (260) (176) (B0)   ;(0000000010110101) (265) (181) (B5)   ;
;64;(0000000010111011) (273) (187) (BB)    ;(0000000011000001) (301) (193) (C1)   ;(0000000011000111) (307) (199) (C7)   ;(0000000011001101) (315) (205) (CD)   ;(0000000011010011) (323) (211) (D3)   ;(0000000011011010) (332) (218) (DA)   ;(0000000011100000) (340) (224) (E0)   ;(0000000011100110) (346) (230) (E6)   ;
;72;(0000000011101101) (355) (237) (ED)    ;(0000000011110011) (363) (243) (F3)   ;(0000000011111010) (372) (250) (FA)   ;(0000000100000001) (401) (257) (101)   ;(0000000100001000) (410) (264) (108)   ;(0000000100001111) (417) (271) (10F)   ;(0000000100010110) (426) (278) (116)   ;(0000000100011101) (435) (285) (11D)   ;
;80;(0000000100100100) (444) (292) (124)    ;(0000000100101100) (454) (300) (12C)   ;(0000000100110011) (463) (307) (133)   ;(0000000100111011) (473) (315) (13B)   ;(0000000101000010) (502) (322) (142)   ;(0000000101001010) (512) (330) (14A)   ;(0000000101010010) (522) (338) (152)   ;(0000000101011001) (531) (345) (159)   ;
;88;(0000000101100001) (541) (353) (161)    ;(0000000101101001) (551) (361) (169)   ;(0000000101110010) (562) (370) (172)   ;(0000000101111010) (572) (378) (17A)   ;(0000000110000010) (602) (386) (182)   ;(0000000110001010) (612) (394) (18A)   ;(0000000110010011) (623) (403) (193)   ;(0000000110011011) (633) (411) (19B)   ;
;96;(0000000110100100) (644) (420) (1A4)    ;(0000000110101101) (655) (429) (1AD)   ;(0000000110110110) (666) (438) (1B6)   ;(0000000110111111) (677) (447) (1BF)   ;(0000000111001000) (710) (456) (1C8)   ;(0000000111010001) (721) (465) (1D1)   ;(0000000111011010) (732) (474) (1DA)   ;(0000000111100011) (743) (483) (1E3)   ;
;104;(0000000111101100) (754) (492) (1EC)    ;(0000000111110110) (766) (502) (1F6)   ;(0000000111111111) (777) (511) (1FF)   ;(0000001000001001) (1011) (521) (209)   ;(0000001000010011) (1023) (531) (213)   ;(0000001000011101) (1035) (541) (21D)   ;(0000001000100110) (1046) (550) (226)   ;(0000001000110000) (1060) (560) (230)   ;
;112;(0000001000111010) (1072) (570) (23A)    ;(0000001001000101) (1105) (581) (245)   ;(0000001001001111) (1117) (591) (24F)   ;(0000001001011001) (1131) (601) (259)   ;(0000001001100011) (1143) (611) (263)   ;(0000001001101110) (1156) (622) (26E)   ;(0000001001111000) (1170) (632) (278)   ;(0000001010000011) (1203) (643) (283)   ;
;120;(0000001010001110) (1216) (654) (28E)    ;(0000001010011001) (1231) (665) (299)   ;(0000001010100100) (1244) (676) (2A4)   ;(0000001010101111) (1257) (687) (2AF)   ;(0000001010111010) (1272) (698) (2BA)   ;(0000001011000101) (1305) (709) (2C5)   ;(0000001011010000) (1320) (720) (2D0)   ;(0000001011011011) (1333) (731) (2DB)   ;
;128;(0000001011100111) (1347) (743) (2E7)    ;(0000001011110010) (1362) (754) (2F2)   ;(0000001011111110) (1376) (766) (2FE)   ;(0000001100001010) (1412) (778) (30A)   ;(0000001100010101) (1425) (789) (315)   ;(0000001100100001) (1441) (801) (321)   ;(0000001100101101) (1455) (813) (32D)   ;(0000001100111001) (1471) (825) (339)   ;
;136;(0000001101000101) (1505) (837) (345)    ;(0000001101010001) (1521) (849) (351)   ;(0000001101011110) (1536) (862) (35E)   ;(0000001101101010) (1552) (874) (36A)   ;(0000001101110110) (1566) (886) (376)   ;(0000001110000011) (1603) (899) (383)   ;(0000001110001111) (1617) (911) (38F)   ;(0000001110011100) (1634) (924) (39C)   ;
;144;(0000001110101001) (1651) (937) (3A9)    ;(0000001110110110) (1666) (950) (3B6)   ;(0000001111000011) (1703) (963) (3C3)   ;(0000001111010000) (1720) (976) (3D0)   ;(0000001111011101) (1735) (989) (3DD)   ;(0000001111101010) (1752) (1002) (3EA)   ;(0000001111110111) (1767) (1015) (3F7)   ;(0000010000000100) (2004) (1028) (404)   ;
;152;(0000010000010010) (2022) (1042) (412)    ;(0000010000011111) (2037) (1055) (41F)   ;(0000010000101101) (2055) (1069) (42D)   ;(0000010000111011) (2073) (1083) (43B)   ;(0000010001001000) (2110) (1096) (448)   ;(0000010001010110) (2126) (1110) (456)   ;(0000010001100100) (2144) (1124) (464)   ;(0000010001110010) (2162) (1138) (472)   ;
;160;(0000010010000000) (2200) (1152) (480)    ;(0000010010001110) (2216) (1166) (48E)   ;(0000010010011100) (2234) (1180) (49C)   ;(0000010010101011) (2253) (1195) (4AB)   ;(0000010010111001) (2271) (1209) (4B9)   ;(0000010011001000) (2310) (1224) (4C8)   ;(0000010011010110) (2326) (1238) (4D6)   ;(0000010011100101) (2345) (1253) (4E5)   ;
;168;(0000010011110011) (2363) (1267) (4F3)    ;(0000010100000010) (2402) (1282) (502)   ;(0000010100010001) (2421) (1297) (511)   ;(0000010100100000) (2440) (1312) (520)   ;(0000010100101111) (2457) (1327) (52F)   ;(0000010100111110) (2476) (1342) (53E)   ;(0000010101001101) (2515) (1357) (54D)   ;(0000010101011101) (2535) (1373) (55D)   ;
;176;(0000010101101100) (2554) (1388) (56C)    ;(0000010101111011) (2573) (1403) (57B)   ;(0000010110001011) (2613) (1419) (58B)   ;(0000010110011010) (2632) (1434) (59A)   ;(0000010110101010) (2652) (1450) (5AA)   ;(0000010110111010) (2672) (1466) (5BA)   ;(0000010111001010) (2712) (1482) (5CA)   ;(0000010111011001) (2731) (1497) (5D9)   ;
;184;(0000010111101001) (2751) (1513) (5E9)    ;(0000010111111001) (2771) (1529) (5F9)   ;(0000011000001010) (3012) (1546) (60A)   ;(0000011000011010) (3032) (1562) (61A)   ;(0000011000101010) (3052) (1578) (62A)   ;(0000011000111010) (3072) (1594) (63A)   ;(0000011001001011) (3113) (1611) (64B)   ;(0000011001011011) (3133) (1627) (65B)   ;
;192;(0000011001101100) (3154) (1644) (66C)    ;(0000011001111100) (3174) (1660) (67C)   ;(0000011010001101) (3215) (1677) (68D)   ;(0000011010011110) (3236) (1694) (69E)   ;(0000011010101111) (3257) (1711) (6AF)   ;(0000011011000000) (3300) (1728) (6C0)   ;(0000011011010001) (3321) (1745) (6D1)   ;(0000011011100010) (3342) (1762) (6E2)   ;
;200;(0000011011110011) (3363) (1779) (6F3)    ;(0000011100000100) (3404) (1796) (704)   ;(0000011100010110) (3426) (1814) (716)   ;(0000011100100111) (3447) (1831) (727)   ;(0000011100111000) (3470) (1848) (738)   ;(0000011101001010) (3512) (1866) (74A)   ;(0000011101011100) (3534) (1884) (75C)   ;(0000011101101101) (3555) (1901) (76D)   ;
;208;(0000011101111111) (3577) (1919) (77F)    ;(0000011110010001) (3621) (1937) (791)   ;(0000011110100011) (3643) (1955) (7A3)   ;(0000011110110101) (3665) (1973) (7B5)   ;(0000011111000111) (3707) (1991) (7C7)   ;(0000011111011001) (3731) (2009) (7D9)   ;(0000011111101011) (3753) (2027) (7EB)   ;(0000011111111101) (3775) (2045) (7FD)   ;
;216;(0000100000010000) (4020) (2064) (810)    ;(0000100000100010) (4042) (2082) (822)   ;(0000100000110101) (4065) (2101) (835)   ;(0000100001000111) (4107) (2119) (847)   ;(0000100001011010) (4132) (2138) (85A)   ;(0000100001101101) (4155) (2157) (86D)   ;(0000100001111111) (4177) (2175) (87F)   ;(0000100010010010) (4222) (2194) (892)   ;
;224;(0000100010100101) (4245) (2213) (8A5)    ;(0000100010111000) (4270) (2232) (8B8)   ;(0000100011001011) (4313) (2251) (8CB)   ;(0000100011011110) (4336) (2270) (8DE)   ;(0000100011110001) (4361) (2289) (8F1)   ;(0000100100000101) (4405) (2309) (905)   ;(0000100100011000) (4430) (2328) (918)   ;(0000100100101011) (4453) (2347) (92B)   ;
;232;(0000100100111111) (4477) (2367) (93F)    ;(0000100101010010) (4522) (2386) (952)   ;(0000100101100110) (4546) (2406) (966)   ;(0000100101111010) (4572) (2426) (97A)   ;(0000100110001101) (4615) (2445) (98D)   ;(0000100110100001) (4641) (2465) (9A1)   ;(0000100110110101) (4665) (2485) (9B5)   ;(0000100111001001) (4711) (2505) (9C9)   ;
;240;(0000100111011101) (4735) (2525) (9DD)    ;(0000100111110001) (4761) (2545) (9F1)   ;(0000101000000101) (5005) (2565) (A05)   ;(0000101000011001) (5031) (2585) (A19)   ;(0000101000101110) (5056) (2606) (A2E)   ;(0000101001000010) (5102) (2626) (A42)   ;(0000101001010110) (5126) (2646) (A56)   ;(0000101001101011) (5153) (2667) (A6B)   ;
;248;(0000101001111111) (5177) (2687) (A7F)    ;(0000101010010100) (5224) (2708) (A94)   ;(0000101010101001) (5251) (2729) (AA9)   ;(0000101010111101) (5275) (2749) (ABD)   ;(0000101011010010) (5322) (2770) (AD2)   ;(0000101011100111) (5347) (2791) (AE7)   ;(0000101011111100) (5374) (2812) (AFC)   ;(0000101100010001) (5421) (2833) (B11)   ;
;256;(0000101100100110) (5446) (2854) (B26)    ;(0000101100111011) (5473) (2875) (B3B)   ;(0000101101010000) (5520) (2896) (B50)   ;(0000101101100101) (5545) (2917) (B65)   ;(0000101101111011) (5573) (2939) (B7B)   ;(0000101110010000) (5620) (2960) (B90)   ;(0000101110100110) (5646) (2982) (BA6)   ;(0000101110111011) (5673) (3003) (BBB)   ;
;264;(0000101111010001) (5721) (3025) (BD1)    ;(0000101111100110) (5746) (3046) (BE6)   ;(0000101111111100) (5774) (3068) (BFC)   ;(0000110000010010) (6022) (3090) (C12)   ;(0000110000100111) (6047) (3111) (C27)   ;(0000110000111101) (6075) (3133) (C3D)   ;(0000110001010011) (6123) (3155) (C53)   ;(0000110001101001) (6151) (3177) (C69)   ;
;272;(0000110001111111) (6177) (3199) (C7F)    ;(0000110010010101) (6225) (3221) (C95)   ;(0000110010101100) (6254) (3244) (CAC)   ;(0000110011000010) (6302) (3266) (CC2)   ;(0000110011011000) (6330) (3288) (CD8)   ;(0000110011101110) (6356) (3310) (CEE)   ;(0000110100000101) (6405) (3333) (D05)   ;(0000110100011011) (6433) (3355) (D1B)   ;
;280;(0000110100110010) (6462) (3378) (D32)    ;(0000110101001000) (6510) (3400) (D48)   ;(0000110101011111) (6537) (3423) (D5F)   ;(0000110101110110) (6566) (3446) (D76)   ;(0000110110001100) (6614) (3468) (D8C)   ;(0000110110100011) (6643) (3491) (DA3)   ;(0000110110111010) (6672) (3514) (DBA)   ;(0000110111010001) (6721) (3537) (DD1)   ;
;288;(0000110111101000) (6750) (3560) (DE8)    ;(0000110111111111) (6777) (3583) (DFF)   ;(0000111000010110) (7026) (3606) (E16)   ;(0000111000101101) (7055) (3629) (E2D)   ;(0000111001000101) (7105) (3653) (E45)   ;(0000111001011100) (7134) (3676) (E5C)   ;(0000111001110011) (7163) (3699) (E73)   ;(0000111010001010) (7212) (3722) (E8A)   ;
;296;(0000111010100010) (7242) (3746) (EA2)    ;(0000111010111001) (7271) (3769) (EB9)   ;(0000111011010001) (7321) (3793) (ED1)   ;(0000111011101001) (7351) (3817) (EE9)   ;(0000111100000000) (7400) (3840) (F00)   ;(0000111100011000) (7430) (3864) (F18)   ;(0000111100110000) (7460) (3888) (F30)   ;(0000111101000111) (7507) (3911) (F47)   ;
;304;(0000111101011111) (7537) (3935) (F5F)    ;(0000111101110111) (7567) (3959) (F77)   ;(0000111110001111) (7617) (3983) (F8F)   ;(0000111110100111) (7647) (4007) (FA7)   ;(0000111110111111) (7677) (4031) (FBF)   ;(0000111111010111) (7727) (4055) (FD7)   ;(0000111111110000) (7760) (4080) (FF0)   ;(0001000000001000) (10010) (4104) (1008)   ;
;312;(0001000000100000) (10040) (4128) (1020)    ;(0001000000111000) (10070) (4152) (1038)   ;(0001000001010001) (10121) (4177) (1051)   ;(0001000001101001) (10151) (4201) (1069)   ;(0001000010000010) (10202) (4226) (1082)   ;(0001000010011010) (10232) (4250) (109A)   ;(0001000010110011) (10263) (4275) (10B3)   ;(0001000011001100) (10314) (4300) (10CC)   ;
;320;(0001000011100100) (10344) (4324) (10E4)    ;(0001000011111101) (10375) (4349) (10FD)   ;(0001000100010110) (10426) (4374) (1116)   ;(0001000100101111) (10457) (4399) (112F)   ;(0001000101000111) (10507) (4423) (1147)   ;(0001000101100000) (10540) (4448) (1160)   ;(0001000101111001) (10571) (4473) (1179)   ;(0001000110010010) (10622) (4498) (1192)   ;
;328;(0001000110101011) (10653) (4523) (11AB)    ;(0001000111000101) (10705) (4549) (11C5)   ;(0001000111011110) (10736) (4574) (11DE)   ;(0001000111110111) (10767) (4599) (11F7)   ;(0001001000010000) (11020) (4624) (1210)   ;(0001001000101010) (11052) (4650) (122A)   ;(0001001001000011) (11103) (4675) (1243)   ;(0001001001011100) (11134) (4700) (125C)   ;
;336;(0001001001110110) (11166) (4726) (1276)    ;(0001001010001111) (11217) (4751) (128F)   ;(0001001010101001) (11251) (4777) (12A9)   ;(0001001011000010) (11302) (4802) (12C2)   ;(0001001011011100) (11334) (4828) (12DC)   ;(0001001011110110) (11366) (4854) (12F6)   ;(0001001100001111) (11417) (4879) (130F)   ;(0001001100101001) (11451) (4905) (1329)   ;
;344;(0001001101000011) (11503) (4931) (1343)    ;(0001001101011101) (11535) (4957) (135D)   ;(0001001101110111) (11567) (4983) (1377)   ;(0001001110010000) (11620) (5008) (1390)   ;(0001001110101010) (11652) (5034) (13AA)   ;(0001001111000100) (11704) (5060) (13C4)   ;(0001001111011111) (11737) (5087) (13DF)   ;(0001001111111001) (11771) (5113) (13F9)   ;
;352;(0001010000010011) (12023) (5139) (1413)    ;(0001010000101101) (12055) (5165) (142D)   ;(0001010001000111) (12107) (5191) (1447)   ;(0001010001100001) (12141) (5217) (1461)   ;(0001010001111100) (12174) (5244) (147C)   ;(0001010010010110) (12226) (5270) (1496)   ;(0001010010110000) (12260) (5296) (14B0)   ;(0001010011001011) (12313) (5323) (14CB)   ;
;360;(0001010011100101) (12345) (5349) (14E5)    ;(0001010100000000) (12400) (5376) (1500)   ;(0001010100011010) (12432) (5402) (151A)   ;(0001010100110101) (12465) (5429) (1535)   ;(0001010101001111) (12517) (5455) (154F)   ;(0001010101101010) (12552) (5482) (156A)   ;(0001010110000101) (12605) (5509) (1585)   ;(0001010110100000) (12640) (5536) (15A0)   ;
;368;(0001010110111010) (12672) (5562) (15BA)    ;(0001010111010101) (12725) (5589) (15D5)   ;(0001010111110000) (12760) (5616) (15F0)   ;(0001011000001011) (13013) (5643) (160B)   ;(0001011000100110) (13046) (5670) (1626)   ;(0001011001000001) (13101) (5697) (1641)   ;(0001011001011100) (13134) (5724) (165C)   ;(0001011001110111) (13167) (5751) (1677)   ;
;376;(0001011010010010) (13222) (5778) (1692)    ;(0001011010101101) (13255) (5805) (16AD)   ;(0001011011001000) (13310) (5832) (16C8)   ;(0001011011100011) (13343) (5859) (16E3)   ;(0001011011111110) (13376) (5886) (16FE)   ;(0001011100011001) (13431) (5913) (1719)   ;(0001011100110101) (13465) (5941) (1735)   ;(0001011101010000) (13520) (5968) (1750)   ;
;384;(0001011101101011) (13553) (5995) (176B)    ;(0001011110000111) (13607) (6023) (1787)   ;(0001011110100010) (13642) (6050) (17A2)   ;(0001011110111110) (13676) (6078) (17BE)   ;(0001011111011001) (13731) (6105) (17D9)   ;(0001011111110100) (13764) (6132) (17F4)   ;(0001100000010000) (14020) (6160) (1810)   ;(0001100000101100) (14054) (6188) (182C)   ;
;392;(0001100001000111) (14107) (6215) (1847)    ;(0001100001100011) (14143) (6243) (1863)   ;(0001100001111110) (14176) (6270) (187E)   ;(0001100010011010) (14232) (6298) (189A)   ;(0001100010110110) (14266) (6326) (18B6)   ;(0001100011010001) (14321) (6353) (18D1)   ;(0001100011101101) (14355) (6381) (18ED)   ;(0001100100001001) (14411) (6409) (1909)   ;
;400;(0001100100100101) (14445) (6437) (1925)    ;(0001100101000001) (14501) (6465) (1941)   ;(0001100101011100) (14534) (6492) (195C)   ;(0001100101111000) (14570) (6520) (1978)   ;(0001100110010100) (14624) (6548) (1994)   ;(0001100110110000) (14660) (6576) (19B0)   ;(0001100111001100) (14714) (6604) (19CC)   ;(0001100111101000) (14750) (6632) (19E8)   ;
;408;(0001101000000100) (15004) (6660) (1A04)    ;(0001101000100000) (15040) (6688) (1A20)   ;(0001101000111100) (15074) (6716) (1A3C)   ;(0001101001011001) (15131) (6745) (1A59)   ;(0001101001110101) (15165) (6773) (1A75)   ;(0001101010010001) (15221) (6801) (1A91)   ;(0001101010101101) (15255) (6829) (1AAD)   ;(0001101011001001) (15311) (6857) (1AC9)   ;
;416;(0001101011100101) (15345) (6885) (1AE5)    ;(0001101100000010) (15402) (6914) (1B02)   ;(0001101100011110) (15436) (6942) (1B1E)   ;(0001101100111010) (15472) (6970) (1B3A)   ;(0001101101010111) (15527) (6999) (1B57)   ;(0001101101110011) (15563) (7027) (1B73)   ;(0001101110001111) (15617) (7055) (1B8F)   ;(0001101110101100) (15654) (7084) (1BAC)   ;
;424;(0001101111001000) (15710) (7112) (1BC8)    ;(0001101111100101) (15745) (7141) (1BE5)   ;(0001110000000001) (16001) (7169) (1C01)   ;(0001110000011101) (16035) (7197) (1C1D)   ;(0001110000111010) (16072) (7226) (1C3A)   ;(0001110001010111) (16127) (7255) (1C57)   ;(0001110001110011) (16163) (7283) (1C73)   ;(0001110010010000) (16220) (7312) (1C90)   ;
;432;(0001110010101100) (16254) (7340) (1CAC)    ;(0001110011001001) (16311) (7369) (1CC9)   ;(0001110011100101) (16345) (7397) (1CE5)   ;(0001110100000010) (16402) (7426) (1D02)   ;(0001110100011111) (16437) (7455) (1D1F)   ;(0001110100111011) (16473) (7483) (1D3B)   ;(0001110101011000) (16530) (7512) (1D58)   ;(0001110101110101) (16565) (7541) (1D75)   ;
;440;(0001110110010001) (16621) (7569) (1D91)    ;(0001110110101110) (16656) (7598) (1DAE)   ;(0001110111001011) (16713) (7627) (1DCB)   ;(0001110111101000) (16750) (7656) (1DE8)   ;(0001111000000101) (17005) (7685) (1E05)   ;(0001111000100001) (17041) (7713) (1E21)   ;(0001111000111110) (17076) (7742) (1E3E)   ;(0001111001011011) (17133) (7771) (1E5B)   ;
;448;(0001111001111000) (17170) (7800) (1E78)    ;(0001111010010101) (17225) (7829) (1E95)   ;(0001111010110010) (17262) (7858) (1EB2)   ;(0001111011001111) (17317) (7887) (1ECF)   ;(0001111011101011) (17353) (7915) (1EEB)   ;(0001111100001000) (17410) (7944) (1F08)   ;(0001111100100101) (17445) (7973) (1F25)   ;(0001111101000010) (17502) (8002) (1F42)   ;
;456;(0001111101011111) (17537) (8031) (1F5F)    ;(0001111101111100) (17574) (8060) (1F7C)   ;(0001111110011001) (17631) (8089) (1F99)   ;(0001111110110110) (17666) (8118) (1FB6)   ;(0001111111010011) (17723) (8147) (1FD3)   ;(0001111111110000) (17760) (8176) (1FF0)   ;(0010000000001101) (20015) (8205) (200D)   ;(0010000000101010) (20052) (8234) (202A)   ;
;464;(0010000001000111) (20107) (8263) (2047)    ;(0010000001100100) (20144) (8292) (2064)   ;(0010000010000010) (20202) (8322) (2082)   ;(0010000010011111) (20237) (8351) (209F)   ;(0010000010111100) (20274) (8380) (20BC)   ;(0010000011011001) (20331) (8409) (20D9)   ;(0010000011110110) (20366) (8438) (20F6)   ;(0010000100010011) (20423) (8467) (2113)   ;
;472;(0010000100110000) (20460) (8496) (2130)    ;(0010000101001101) (20515) (8525) (214D)   ;(0010000101101011) (20553) (8555) (216B)   ;(0010000110001000) (20610) (8584) (2188)   ;(0010000110100101) (20645) (8613) (21A5)   ;(0010000111000010) (20702) (8642) (21C2)   ;(0010000111011111) (20737) (8671) (21DF)   ;(0010000111111100) (20774) (8700) (21FC)   ;
;480;(0010001000011010) (21032) (8730) (221A)    ;(0010001000110111) (21067) (8759) (2237)   ;(0010001001010100) (21124) (8788) (2254)   ;(0010001001110001) (21161) (8817) (2271)   ;(0010001010001110) (21216) (8846) (228E)   ;(0010001010101100) (21254) (8876) (22AC)   ;(0010001011001001) (21311) (8905) (22C9)   ;(0010001011100110) (21346) (8934) (22E6)   ;
;488;(0010001100000011) (21403) (8963) (2303)    ;(0010001100100000) (21440) (8992) (2320)   ;(0010001100111110) (21476) (9022) (233E)   ;(0010001101011011) (21533) (9051) (235B)   ;(0010001101111000) (21570) (9080) (2378)   ;(0010001110010101) (21625) (9109) (2395)   ;(0010001110110011) (21663) (9139) (23B3)   ;(0010001111010000) (21720) (9168) (23D0)   ;
;496;(0010001111101101) (21755) (9197) (23ED)    ;(0010010000001010) (22012) (9226) (240A)   ;(0010010000101000) (22050) (9256) (2428)   ;(0010010001000101) (22105) (9285) (2445)   ;(0010010001100010) (22142) (9314) (2462)   ;(0010010001111111) (22177) (9343) (247F)   ;(0010010010011101) (22235) (9373) (249D)   ;(0010010010111010) (22272) (9402) (24BA)   ;
;504;(0010010011010111) (22327) (9431) (24D7)    ;(0010010011110100) (22364) (9460) (24F4)   ;(0010010100010010) (22422) (9490) (2512)   ;(0010010100101111) (22457) (9519) (252F)   ;(0010010101001100) (22514) (9548) (254C)   ;(0010010101101001) (22551) (9577) (2569)   ;(0010010110000111) (22607) (9607) (2587)   ;(0010010110100100) (22644) (9636) (25A4)   ;
;512;(0010010111000001) (22701) (9665) (25C1)    ;(0010010111011110) (22736) (9694) (25DE)   ;(0010010111111011) (22773) (9723) (25FB)   ;(0010011000011001) (23031) (9753) (2619)   ;(0010011000110110) (23066) (9782) (2636)   ;(0010011001010011) (23123) (9811) (2653)   ;(0010011001110000) (23160) (9840) (2670)   ;(0010011010001101) (23215) (9869) (268D)   ;
;520;(0010011010101011) (23253) (9899) (26AB)    ;(0010011011001000) (23310) (9928) (26C8)   ;(0010011011100101) (23345) (9957) (26E5)   ;(0010011100000010) (23402) (9986) (2702)   ;(0010011100011111) (23437) (10015) (271F)   ;(0010011100111100) (23474) (10044) (273C)   ;(0010011101011010) (23532) (10074) (275A)   ;(0010011101110111) (23567) (10103) (2777)   ;
;528;(0010011110010100) (23624) (10132) (2794)    ;(0010011110110001) (23661) (10161) (27B1)   ;(0010011111001110) (23716) (10190) (27CE)   ;(0010011111101011) (23753) (10219) (27EB)   ;(0010100000001000) (24010) (10248) (2808)   ;(0010100000100101) (24045) (10277) (2825)   ;(0010100001000011) (24103) (10307) (2843)   ;(0010100001100000) (24140) (10336) (2860)   ;
;536;(0010100001111101) (24175) (10365) (287D)    ;(0010100010011010) (24232) (10394) (289A)   ;(0010100010110111) (24267) (10423) (28B7)   ;(0010100011010100) (24324) (10452) (28D4)   ;(0010100011110001) (24361) (10481) (28F1)   ;(0010100100001110) (24416) (10510) (290E)   ;(0010100100101011) (24453) (10539) (292B)   ;(0010100101001000) (24510) (10568) (2948)   ;
;544;(0010100101100101) (24545) (10597) (2965)    ;(0010100110000010) (24602) (10626) (2982)   ;(0010100110011111) (24637) (10655) (299F)   ;(0010100110111100) (24674) (10684) (29BC)   ;(0010100111011000) (24730) (10712) (29D8)   ;(0010100111110101) (24765) (10741) (29F5)   ;(0010101000010010) (25022) (10770) (2A12)   ;(0010101000101111) (25057) (10799) (2A2F)   ;
;552;(0010101001001100) (25114) (10828) (2A4C)    ;(0010101001101001) (25151) (10857) (2A69)   ;(0010101010000110) (25206) (10886) (2A86)   ;(0010101010100010) (25242) (10914) (2AA2)   ;(0010101010111111) (25277) (10943) (2ABF)   ;(0010101011011100) (25334) (10972) (2ADC)   ;(0010101011111001) (25371) (11001) (2AF9)   ;(0010101100010110) (25426) (11030) (2B16)   ;
;560;(0010101100110010) (25462) (11058) (2B32)    ;(0010101101001111) (25517) (11087) (2B4F)   ;(0010101101101100) (25554) (11116) (2B6C)   ;(0010101110001000) (25610) (11144) (2B88)   ;(0010101110100101) (25645) (11173) (2BA5)   ;(0010101111000010) (25702) (11202) (2BC2)   ;(0010101111011110) (25736) (11230) (2BDE)   ;(0010101111111011) (25773) (11259) (2BFB)   ;
;568;(0010110000010111) (26027) (11287) (2C17)    ;(0010110000110100) (26064) (11316) (2C34)   ;(0010110001010000) (26120) (11344) (2C50)   ;(0010110001101101) (26155) (11373) (2C6D)   ;(0010110010001010) (26212) (11402) (2C8A)   ;(0010110010100110) (26246) (11430) (2CA6)   ;(0010110011000010) (26302) (11458) (2CC2)   ;(0010110011011111) (26337) (11487) (2CDF)   ;
;576;(0010110011111011) (26373) (11515) (2CFB)    ;(0010110100011000) (26430) (11544) (2D18)   ;(0010110100110100) (26464) (11572) (2D34)   ;(0010110101010000) (26520) (11600) (2D50)   ;(0010110101101101) (26555) (11629) (2D6D)   ;(0010110110001001) (26611) (11657) (2D89)   ;(0010110110100101) (26645) (11685) (2DA5)   ;(0010110111000010) (26702) (11714) (2DC2)   ;
;584;(0010110111011110) (26736) (11742) (2DDE)    ;(0010110111111010) (26772) (11770) (2DFA)   ;(0010111000010110) (27026) (11798) (2E16)   ;(0010111000110010) (27062) (11826) (2E32)   ;(0010111001001110) (27116) (11854) (2E4E)   ;(0010111001101011) (27153) (11883) (2E6B)   ;(0010111010000111) (27207) (11911) (2E87)   ;(0010111010100011) (27243) (11939) (2EA3)   ;
;592;(0010111010111111) (27277) (11967) (2EBF)    ;(0010111011011011) (27333) (11995) (2EDB)   ;(0010111011110111) (27367) (12023) (2EF7)   ;(0010111100010011) (27423) (12051) (2F13)   ;(0010111100101111) (27457) (12079) (2F2F)   ;(0010111101001011) (27513) (12107) (2F4B)   ;(0010111101100110) (27546) (12134) (2F66)   ;(0010111110000010) (27602) (12162) (2F82)   ;
;600;(0010111110011110) (27636) (12190) (2F9E)    ;(0010111110111010) (27672) (12218) (2FBA)   ;(0010111111010110) (27726) (12246) (2FD6)   ;(0010111111110001) (27761) (12273) (2FF1)   ;(0011000000001101) (30015) (12301) (300D)   ;(0011000000101001) (30051) (12329) (3029)   ;(0011000001000100) (30104) (12356) (3044)   ;(0011000001100000) (30140) (12384) (3060)   ;
;608;(0011000001111011) (30173) (12411) (307B)    ;(0011000010010111) (30227) (12439) (3097)   ;(0011000010110011) (30263) (12467) (30B3)   ;(0011000011001110) (30316) (12494) (30CE)   ;(0011000011101001) (30351) (12521) (30E9)   ;(0011000100000101) (30405) (12549) (3105)   ;(0011000100100000) (30440) (12576) (3120)   ;(0011000100111100) (30474) (12604) (313C)   ;
;616;(0011000101010111) (30527) (12631) (3157)    ;(0011000101110010) (30562) (12658) (3172)   ;(0011000110001110) (30616) (12686) (318E)   ;(0011000110101001) (30651) (12713) (31A9)   ;(0011000111000100) (30704) (12740) (31C4)   ;(0011000111011111) (30737) (12767) (31DF)   ;(0011000111111010) (30772) (12794) (31FA)   ;(0011001000010101) (31025) (12821) (3215)   ;
;624;(0011001000110000) (31060) (12848) (3230)    ;(0011001001001011) (31113) (12875) (324B)   ;(0011001001100110) (31146) (12902) (3266)   ;(0011001010000001) (31201) (12929) (3281)   ;(0011001010011100) (31234) (12956) (329C)   ;(0011001010110111) (31267) (12983) (32B7)   ;(0011001011010010) (31322) (13010) (32D2)   ;(0011001011101101) (31355) (13037) (32ED)   ;
;632;(0011001100000111) (31407) (13063) (3307)    ;(0011001100100010) (31442) (13090) (3322)   ;(0011001100111101) (31475) (13117) (333D)   ;(0011001101011000) (31530) (13144) (3358)   ;(0011001101110010) (31562) (13170) (3372)   ;(0011001110001101) (31615) (13197) (338D)   ;(0011001110100111) (31647) (13223) (33A7)   ;(0011001111000010) (31702) (13250) (33C2)   ;
;640;(0011001111011100) (31734) (13276) (33DC)    ;(0011001111110111) (31767) (13303) (33F7)   ;(0011010000010001) (32021) (13329) (3411)   ;(0011010000101011) (32053) (13355) (342B)   ;(0011010001000110) (32106) (13382) (3446)   ;(0011010001100000) (32140) (13408) (3460)   ;(0011010001111010) (32172) (13434) (347A)   ;(0011010010010100) (32224) (13460) (3494)   ;
;648;(0011010010101110) (32256) (13486) (34AE)    ;(0011010011001000) (32310) (13512) (34C8)   ;(0011010011100011) (32343) (13539) (34E3)   ;(0011010011111101) (32375) (13565) (34FD)   ;(0011010100010111) (32427) (13591) (3517)   ;(0011010100110000) (32460) (13616) (3530)   ;(0011010101001010) (32512) (13642) (354A)   ;(0011010101100100) (32544) (13668) (3564)   ;
;656;(0011010101111110) (32576) (13694) (357E)    ;(0011010110011000) (32630) (13720) (3598)   ;(0011010110110001) (32661) (13745) (35B1)   ;(0011010111001011) (32713) (13771) (35CB)   ;(0011010111100101) (32745) (13797) (35E5)   ;(0011010111111110) (32776) (13822) (35FE)   ;(0011011000011000) (33030) (13848) (3618)   ;(0011011000110001) (33061) (13873) (3631)   ;
;664;(0011011001001011) (33113) (13899) (364B)    ;(0011011001100100) (33144) (13924) (3664)   ;(0011011001111110) (33176) (13950) (367E)   ;(0011011010010111) (33227) (13975) (3697)   ;(0011011010110000) (33260) (14000) (36B0)   ;(0011011011001001) (33311) (14025) (36C9)   ;(0011011011100010) (33342) (14050) (36E2)   ;(0011011011111100) (33374) (14076) (36FC)   ;
;672;(0011011100010101) (33425) (14101) (3715)    ;(0011011100101110) (33456) (14126) (372E)   ;(0011011101000111) (33507) (14151) (3747)   ;(0011011101100000) (33540) (14176) (3760)   ;(0011011101111000) (33570) (14200) (3778)   ;(0011011110010001) (33621) (14225) (3791)   ;(0011011110101010) (33652) (14250) (37AA)   ;(0011011111000011) (33703) (14275) (37C3)   ;
;680;(0011011111011011) (33733) (14299) (37DB)    ;(0011011111110100) (33764) (14324) (37F4)   ;(0011100000001101) (34015) (14349) (380D)   ;(0011100000100101) (34045) (14373) (3825)   ;(0011100000111110) (34076) (14398) (383E)   ;(0011100001010110) (34126) (14422) (3856)   ;(0011100001101111) (34157) (14447) (386F)   ;(0011100010000111) (34207) (14471) (3887)   ;
;688;(0011100010011111) (34237) (14495) (389F)    ;(0011100010110111) (34267) (14519) (38B7)   ;(0011100011010000) (34320) (14544) (38D0)   ;(0011100011101000) (34350) (14568) (38E8)   ;(0011100100000000) (34400) (14592) (3900)   ;(0011100100011000) (34430) (14616) (3918)   ;(0011100100110000) (34460) (14640) (3930)   ;(0011100101001000) (34510) (14664) (3948)   ;
;696;(0011100101100000) (34540) (14688) (3960)    ;(0011100101110111) (34567) (14711) (3977)   ;(0011100110001111) (34617) (14735) (398F)   ;(0011100110100111) (34647) (14759) (39A7)   ;(0011100110111110) (34676) (14782) (39BE)   ;(0011100111010110) (34726) (14806) (39D6)   ;(0011100111101110) (34756) (14830) (39EE)   ;(0011101000000101) (35005) (14853) (3A05)   ;
;704;(0011101000011101) (35035) (14877) (3A1D)    ;(0011101000110100) (35064) (14900) (3A34)   ;(0011101001001011) (35113) (14923) (3A4B)   ;(0011101001100010) (35142) (14946) (3A62)   ;(0011101001111010) (35172) (14970) (3A7A)   ;(0011101010010001) (35221) (14993) (3A91)   ;(0011101010101000) (35250) (15016) (3AA8)   ;(0011101010111111) (35277) (15039) (3ABF)   ;
;712;(0011101011010110) (35326) (15062) (3AD6)    ;(0011101011101101) (35355) (15085) (3AED)   ;(0011101100000100) (35404) (15108) (3B04)   ;(0011101100011011) (35433) (15131) (3B1B)   ;(0011101100110001) (35461) (15153) (3B31)   ;(0011101101001000) (35510) (15176) (3B48)   ;(0011101101011111) (35537) (15199) (3B5F)   ;(0011101101110101) (35565) (15221) (3B75)   ;
;720;(0011101110001100) (35614) (15244) (3B8C)    ;(0011101110100010) (35642) (15266) (3BA2)   ;(0011101110111001) (35671) (15289) (3BB9)   ;(0011101111001111) (35717) (15311) (3BCF)   ;(0011101111100101) (35745) (15333) (3BE5)   ;(0011101111111011) (35773) (15355) (3BFB)   ;(0011110000010010) (36022) (15378) (3C12)   ;(0011110000101000) (36050) (15400) (3C28)   ;
;728;(0011110000111110) (36076) (15422) (3C3E)    ;(0011110001010100) (36124) (15444) (3C54)   ;(0011110001101010) (36152) (15466) (3C6A)   ;(0011110010000000) (36200) (15488) (3C80)   ;(0011110010010101) (36225) (15509) (3C95)   ;(0011110010101011) (36253) (15531) (3CAB)   ;(0011110011000001) (36301) (15553) (3CC1)   ;(0011110011010110) (36326) (15574) (3CD6)   ;
;736;(0011110011101100) (36354) (15596) (3CEC)    ;(0011110100000001) (36401) (15617) (3D01)   ;(0011110100010111) (36427) (15639) (3D17)   ;(0011110100101100) (36454) (15660) (3D2C)   ;(0011110101000010) (36502) (15682) (3D42)   ;(0011110101010111) (36527) (15703) (3D57)   ;(0011110101101100) (36554) (15724) (3D6C)   ;(0011110110000001) (36601) (15745) (3D81)   ;
;744;(0011110110010110) (36626) (15766) (3D96)    ;(0011110110101011) (36653) (15787) (3DAB)   ;(0011110111000000) (36700) (15808) (3DC0)   ;(0011110111010101) (36725) (15829) (3DD5)   ;(0011110111101010) (36752) (15850) (3DEA)   ;(0011110111111110) (36776) (15870) (3DFE)   ;(0011111000010011) (37023) (15891) (3E13)   ;(0011111000101000) (37050) (15912) (3E28)   ;
;752;(0011111000111100) (37074) (15932) (3E3C)    ;(0011111001010001) (37121) (15953) (3E51)   ;(0011111001100101) (37145) (15973) (3E65)   ;(0011111001111001) (37171) (15993) (3E79)   ;(0011111010001110) (37216) (16014) (3E8E)   ;(0011111010100010) (37242) (16034) (3EA2)   ;(0011111010110110) (37266) (16054) (3EB6)   ;(0011111011001010) (37312) (16074) (3ECA)   ;
;760;(0011111011011110) (37336) (16094) (3EDE)    ;(0011111011110010) (37362) (16114) (3EF2)   ;(0011111100000110) (37406) (16134) (3F06)   ;(0011111100011010) (37432) (16154) (3F1A)   ;(0011111100101101) (37455) (16173) (3F2D)   ;(0011111101000001) (37501) (16193) (3F41)   ;(0011111101010101) (37525) (16213) (3F55)   ;(0011111101101000) (37550) (16232) (3F68)   ;
;768;(0011111101111100) (37574) (16252) (3F7C)    ;(0011111110001111) (37617) (16271) (3F8F)   ;(0011111110100010) (37642) (16290) (3FA2)   ;(0011111110110110) (37666) (16310) (3FB6)   ;(0011111111001001) (37711) (16329) (3FC9)   ;(0011111111011100) (37734) (16348) (3FDC)   ;(0011111111101111) (37757) (16367) (3FEF)   ;(0100000000000010) (40002) (16386) (4002)   ;
;776;(0100000000010101) (40025) (16405) (4015)    ;(0100000000101000) (40050) (16424) (4028)   ;(0100000000111010) (40072) (16442) (403A)   ;(0100000001001101) (40115) (16461) (404D)   ;(0100000001100000) (40140) (16480) (4060)   ;(0100000001110010) (40162) (16498) (4072)   ;(0100000010000101) (40205) (16517) (4085)   ;(0100000010010111) (40227) (16535) (4097)   ;
;784;(0100000010101010) (40252) (16554) (40AA)    ;(0100000010111100) (40274) (16572) (40BC)   ;(0100000011001110) (40316) (16590) (40CE)   ;(0100000011100000) (40340) (16608) (40E0)   ;(0100000011110010) (40362) (16626) (40F2)   ;(0100000100000100) (40404) (16644) (4104)   ;(0100000100010110) (40426) (16662) (4116)   ;(0100000100101000) (40450) (16680) (4128)   ;
;792;(0100000100111010) (40472) (16698) (413A)    ;(0100000101001011) (40513) (16715) (414B)   ;(0100000101011101) (40535) (16733) (415D)   ;(0100000101101111) (40557) (16751) (416F)   ;(0100000110000000) (40600) (16768) (4180)   ;(0100000110010001) (40621) (16785) (4191)   ;(0100000110100011) (40643) (16803) (41A3)   ;(0100000110110100) (40664) (16820) (41B4)   ;
;800;(0100000111000101) (40705) (16837) (41C5)    ;(0100000111010110) (40726) (16854) (41D6)   ;(0100000111100111) (40747) (16871) (41E7)   ;(0100000111111000) (40770) (16888) (41F8)   ;(0100001000001001) (41011) (16905) (4209)   ;(0100001000011010) (41032) (16922) (421A)   ;(0100001000101011) (41053) (16939) (422B)   ;(0100001000111011) (41073) (16955) (423B)   ;
;808;(0100001001001100) (41114) (16972) (424C)    ;(0100001001011100) (41134) (16988) (425C)   ;(0100001001101101) (41155) (17005) (426D)   ;(0100001001111101) (41175) (17021) (427D)   ;(0100001010001101) (41215) (17037) (428D)   ;(0100001010011101) (41235) (17053) (429D)   ;(0100001010101110) (41256) (17070) (42AE)   ;(0100001010111110) (41276) (17086) (42BE)   ;
;816;(0100001011001110) (41316) (17102) (42CE)    ;(0100001011011101) (41335) (17117) (42DD)   ;(0100001011101101) (41355) (17133) (42ED)   ;(0100001011111101) (41375) (17149) (42FD)   ;(0100001100001101) (41415) (17165) (430D)   ;(0100001100011100) (41434) (17180) (431C)   ;(0100001100101100) (41454) (17196) (432C)   ;(0100001100111011) (41473) (17211) (433B)   ;
;824;(0100001101001010) (41512) (17226) (434A)    ;(0100001101011010) (41532) (17242) (435A)   ;(0100001101101001) (41551) (17257) (4369)   ;(0100001101111000) (41570) (17272) (4378)   ;(0100001110000111) (41607) (17287) (4387)   ;(0100001110010110) (41626) (17302) (4396)   ;(0100001110100101) (41645) (17317) (43A5)   ;(0100001110110100) (41664) (17332) (43B4)   ;
;832;(0100001111000010) (41702) (17346) (43C2)    ;(0100001111010001) (41721) (17361) (43D1)   ;(0100001111011111) (41737) (17375) (43DF)   ;(0100001111101110) (41756) (17390) (43EE)   ;(0100001111111100) (41774) (17404) (43FC)   ;(0100010000001011) (42013) (17419) (440B)   ;(0100010000011001) (42031) (17433) (4419)   ;(0100010000100111) (42047) (17447) (4427)   ;
;840;(0100010000110101) (42065) (17461) (4435)    ;(0100010001000011) (42103) (17475) (4443)   ;(0100010001010001) (42121) (17489) (4451)   ;(0100010001011111) (42137) (17503) (445F)   ;(0100010001101100) (42154) (17516) (446C)   ;(0100010001111010) (42172) (17530) (447A)   ;(0100010010001000) (42210) (17544) (4488)   ;(0100010010010101) (42225) (17557) (4495)   ;
;848;(0100010010100011) (42243) (17571) (44A3)    ;(0100010010110000) (42260) (17584) (44B0)   ;(0100010010111101) (42275) (17597) (44BD)   ;(0100010011001010) (42312) (17610) (44CA)   ;(0100010011010111) (42327) (17623) (44D7)   ;(0100010011100100) (42344) (17636) (44E4)   ;(0100010011110001) (42361) (17649) (44F1)   ;(0100010011111110) (42376) (17662) (44FE)   ;
;856;(0100010100001011) (42413) (17675) (450B)    ;(0100010100011000) (42430) (17688) (4518)   ;(0100010100100100) (42444) (17700) (4524)   ;(0100010100110001) (42461) (17713) (4531)   ;(0100010100111101) (42475) (17725) (453D)   ;(0100010101001001) (42511) (17737) (4549)   ;(0100010101010110) (42526) (17750) (4556)   ;(0100010101100010) (42542) (17762) (4562)   ;
;864;(0100010101101110) (42556) (17774) (456E)    ;(0100010101111010) (42572) (17786) (457A)   ;(0100010110000110) (42606) (17798) (4586)   ;(0100010110010010) (42622) (17810) (4592)   ;(0100010110011101) (42635) (17821) (459D)   ;(0100010110101001) (42651) (17833) (45A9)   ;(0100010110110101) (42665) (17845) (45B5)   ;(0100010111000000) (42700) (17856) (45C0)   ;
;872;(0100010111001100) (42714) (17868) (45CC)    ;(0100010111010111) (42727) (17879) (45D7)   ;(0100010111100010) (42742) (17890) (45E2)   ;(0100010111101101) (42755) (17901) (45ED)   ;(0100010111111000) (42770) (17912) (45F8)   ;(0100011000000011) (43003) (17923) (4603)   ;(0100011000001110) (43016) (17934) (460E)   ;(0100011000011001) (43031) (17945) (4619)   ;
;880;(0100011000100100) (43044) (17956) (4624)    ;(0100011000101111) (43057) (17967) (462F)   ;(0100011000111001) (43071) (17977) (4639)   ;(0100011001000100) (43104) (17988) (4644)   ;(0100011001001110) (43116) (17998) (464E)   ;(0100011001011000) (43130) (18008) (4658)   ;(0100011001100010) (43142) (18018) (4662)   ;(0100011001101101) (43155) (18029) (466D)   ;
;888;(0100011001110111) (43167) (18039) (4677)    ;(0100011010000001) (43201) (18049) (4681)   ;(0100011010001010) (43212) (18058) (468A)   ;(0100011010010100) (43224) (18068) (4694)   ;(0100011010011110) (43236) (18078) (469E)   ;(0100011010101000) (43250) (18088) (46A8)   ;(0100011010110001) (43261) (18097) (46B1)   ;(0100011010111011) (43273) (18107) (46BB)   ;
;896;(0100011011000100) (43304) (18116) (46C4)    ;(0100011011001101) (43315) (18125) (46CD)   ;(0100011011010110) (43326) (18134) (46D6)   ;(0100011011011111) (43337) (18143) (46DF)   ;(0100011011101000) (43350) (18152) (46E8)   ;(0100011011110001) (43361) (18161) (46F1)   ;(0100011011111010) (43372) (18170) (46FA)   ;(0100011100000011) (43403) (18179) (4703)   ;
;904;(0100011100001100) (43414) (18188) (470C)    ;(0100011100010100) (43424) (18196) (4714)   ;(0100011100011101) (43435) (18205) (471D)   ;(0100011100100101) (43445) (18213) (4725)   ;(0100011100101101) (43455) (18221) (472D)   ;(0100011100110101) (43465) (18229) (4735)   ;(0100011100111110) (43476) (18238) (473E)   ;(0100011101000110) (43506) (18246) (4746)   ;
;912;(0100011101001110) (43516) (18254) (474E)    ;(0100011101010101) (43525) (18261) (4755)   ;(0100011101011101) (43535) (18269) (475D)   ;(0100011101100101) (43545) (18277) (4765)   ;(0100011101101100) (43554) (18284) (476C)   ;(0100011101110100) (43564) (18292) (4774)   ;(0100011101111011) (43573) (18299) (477B)   ;(0100011110000011) (43603) (18307) (4783)   ;
;920;(0100011110001010) (43612) (18314) (478A)    ;(0100011110010001) (43621) (18321) (4791)   ;(0100011110011000) (43630) (18328) (4798)   ;(0100011110011111) (43637) (18335) (479F)   ;(0100011110100110) (43646) (18342) (47A6)   ;(0100011110101101) (43655) (18349) (47AD)   ;(0100011110110100) (43664) (18356) (47B4)   ;(0100011110111010) (43672) (18362) (47BA)   ;
;928;(0100011111000001) (43701) (18369) (47C1)    ;(0100011111000111) (43707) (18375) (47C7)   ;(0100011111001101) (43715) (18381) (47CD)   ;(0100011111010100) (43724) (18388) (47D4)   ;(0100011111011010) (43732) (18394) (47DA)   ;(0100011111100000) (43740) (18400) (47E0)   ;(0100011111100110) (43746) (18406) (47E6)   ;(0100011111101100) (43754) (18412) (47EC)   ;
;936;(0100011111110010) (43762) (18418) (47F2)    ;(0100011111110111) (43767) (18423) (47F7)   ;(0100011111111101) (43775) (18429) (47FD)   ;(0100100000000010) (44002) (18434) (4802)   ;(0100100000001000) (44010) (18440) (4808)   ;(0100100000001101) (44015) (18445) (480D)   ;(0100100000010010) (44022) (18450) (4812)   ;(0100100000011000) (44030) (18456) (4818)   ;
;944;(0100100000011101) (44035) (18461) (481D)    ;(0100100000100010) (44042) (18466) (4822)   ;(0100100000100111) (44047) (18471) (4827)   ;(0100100000101011) (44053) (18475) (482B)   ;(0100100000110000) (44060) (18480) (4830)   ;(0100100000110101) (44065) (18485) (4835)   ;(0100100000111001) (44071) (18489) (4839)   ;(0100100000111110) (44076) (18494) (483E)   ;
;952;(0100100001000010) (44102) (18498) (4842)    ;(0100100001000110) (44106) (18502) (4846)   ;(0100100001001011) (44113) (18507) (484B)   ;(0100100001001111) (44117) (18511) (484F)   ;(0100100001010011) (44123) (18515) (4853)   ;(0100100001010110) (44126) (18518) (4856)   ;(0100100001011010) (44132) (18522) (485A)   ;(0100100001011110) (44136) (18526) (485E)   ;
;960;(0100100001100010) (44142) (18530) (4862)    ;(0100100001100101) (44145) (18533) (4865)   ;(0100100001101001) (44151) (18537) (4869)   ;(0100100001101100) (44154) (18540) (486C)   ;(0100100001101111) (44157) (18543) (486F)   ;(0100100001110010) (44162) (18546) (4872)   ;(0100100001110101) (44165) (18549) (4875)   ;(0100100001111000) (44170) (18552) (4878)   ;
;968;(0100100001111011) (44173) (18555) (487B)    ;(0100100001111110) (44176) (18558) (487E)   ;(0100100010000001) (44201) (18561) (4881)   ;(0100100010000011) (44203) (18563) (4883)   ;(0100100010000110) (44206) (18566) (4886)   ;(0100100010001000) (44210) (18568) (4888)   ;(0100100010001011) (44213) (18571) (488B)   ;(0100100010001101) (44215) (18573) (488D)   ;
;976;(0100100010001111) (44217) (18575) (488F)    ;(0100100010010001) (44221) (18577) (4891)   ;(0100100010010011) (44223) (18579) (4893)   ;(0100100010010101) (44225) (18581) (4895)   ;(0100100010010111) (44227) (18583) (4897)   ;(0100100010011001) (44231) (18585) (4899)   ;(0100100010011010) (44232) (18586) (489A)   ;(0100100010011100) (44234) (18588) (489C)   ;
;984;(0100100010011101) (44235) (18589) (489D)    ;(0100100010011110) (44236) (18590) (489E)   ;(0100100010100000) (44240) (18592) (48A0)   ;(0100100010100001) (44241) (18593) (48A1)   ;(0100100010100010) (44242) (18594) (48A2)   ;(0100100010100011) (44243) (18595) (48A3)   ;(0100100010100100) (44244) (18596) (48A4)   ;(0100100010100101) (44245) (18597) (48A5)   ;
;992;(0100100010100101) (44245) (18597) (48A5)    ;(0100100010100110) (44246) (18598) (48A6)   ;(0100100010100110) (44246) (18598) (48A6)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010100111) (44247) (18599) (48A7)   ;(0100100010101000) (44250) (18600) (48A8)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_vh91:auto_generated|ALTSYNCRAM                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;
;8;(000000000000001011) (13) (11) (0B)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;
;16;(111111111111111101) (777775) (262141) (3FFFD)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;24;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;
;32;(000000000000001101) (15) (13) (0D)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;40;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;48;(000000000000000101) (5) (5) (05)    ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;
;56;(000000000000000101) (5) (5) (05)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;64;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;
;72;(000000000000001110) (16) (14) (0E)    ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;80;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;88;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001111) (17) (15) (0F)   ;
;96;(000000000000001101) (15) (13) (0D)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;104;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;
;112;(000000000000001011) (13) (11) (0B)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000111) (7) (7) (07)   ;
;120;(000000000000000010) (2) (2) (02)    ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;128;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010011) (23) (19) (13)   ;
;136;(000000000000010100) (24) (20) (14)    ;(000000000000010011) (23) (19) (13)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;144;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;152;(000000000000000001) (1) (1) (01)    ;(000000000000000111) (7) (7) (07)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010011) (23) (19) (13)   ;
;160;(000000000000001111) (17) (15) (0F)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000011) (3) (3) (03)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;168;(111111111111101000) (777750) (262120) (3FFE8)    ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001111) (17) (15) (0F)   ;
;176;(000000000000010100) (24) (20) (14)    ;(000000000000011000) (30) (24) (18)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000011001) (31) (25) (19)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000100) (4) (4) (04)   ;
;184;(111111111111111100) (777774) (262140) (3FFFC)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;
;192;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000011110) (36) (30) (1E)   ;
;200;(000000000000011110) (36) (30) (1E)    ;(000000000000011011) (33) (27) (1B)   ;(000000000000010110) (26) (22) (16)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;
;208;(111111111111100100) (777744) (262116) (3FFE4)    ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;
;216;(000000000000001001) (11) (9) (09)    ;(000000000000010011) (23) (19) (13)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000100001) (41) (33) (21)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100001) (41) (33) (21)   ;(000000000000011011) (33) (27) (1B)   ;
;224;(000000000000010010) (22) (18) (12)    ;(000000000000001000) (10) (8) (08)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;
;232;(111111111111011001) (777731) (262105) (3FFD9)    ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000010110) (26) (22) (16)   ;(000000000000100000) (40) (32) (20)   ;
;240;(000000000000101000) (50) (40) (28)    ;(000000000000101101) (55) (45) (2D)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000100011) (43) (35) (23)   ;(000000000000011000) (30) (24) (18)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;248;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;
;256;(111111111111101011) (777753) (262123) (3FFEB)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000101000) (50) (40) (28)   ;(000000000000110010) (62) (50) (32)   ;(000000000000111000) (70) (56) (38)   ;(000000000000111010) (72) (58) (3A)   ;
;264;(000000000000110110) (66) (54) (36)    ;(000000000000101101) (55) (45) (2D)   ;(000000000000100001) (41) (33) (21)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;
;272;(111111111111000011) (777703) (262083) (3FFC3)    ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000001011) (13) (11) (0B)   ;
;280;(000000000000011111) (37) (31) (1F)    ;(000000000000110010) (62) (50) (32)   ;(000000000001000000) (100) (64) (40)   ;(000000000001001001) (111) (73) (49)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001001000) (110) (72) (48)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000101101) (55) (45) (2D)   ;
;288;(000000000000011001) (31) (25) (19)    ;(000000000000000001) (1) (1) (01)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110101001) (777651) (262057) (3FFA9)   ;(111111111110101001) (777651) (262057) (3FFA9)   ;
;296;(111111111110110000) (777660) (262064) (3FFB0)    ;(111111111111000000) (777700) (262080) (3FFC0)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000100111) (47) (39) (27)   ;(000000000001000001) (101) (65) (41)   ;(000000000001010101) (125) (85) (55)   ;
;304;(000000000001100011) (143) (99) (63)    ;(000000000001101000) (150) (104) (68)   ;(000000000001100100) (144) (100) (64)   ;(000000000001010111) (127) (87) (57)   ;(000000000001000010) (102) (66) (42)   ;(000000000000100110) (46) (38) (26)   ;(000000000000000110) (6) (6) (06)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;312;(111111111111000100) (777704) (262084) (3FFC4)    ;(111111111110100111) (777647) (262055) (3FFA7)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000101) (777605) (262021) (3FF85)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;
;320;(111111111111100100) (777744) (262116) (3FFE4)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000110100) (64) (52) (34)   ;(000000000001011001) (131) (89) (59)   ;(000000000001111000) (170) (120) (78)   ;(000000000010001101) (215) (141) (8D)   ;(000000000010010110) (226) (150) (96)   ;(000000000010010010) (222) (146) (92)   ;
;328;(000000000010000000) (200) (128) (80)    ;(000000000001100010) (142) (98) (62)   ;(000000000000111011) (73) (59) (3B)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111101111111) (777577) (262015) (3FF7F)   ;(111111111101011111) (777537) (261983) (3FF5F)   ;
;336;(111111111101001100) (777514) (261964) (3FF4C)    ;(111111111101001000) (777510) (261960) (3FF48)   ;(111111111101010101) (777525) (261973) (3FF55)   ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110011101) (777635) (262045) (3FF9D)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(000000000000010000) (20) (16) (10)   ;(000000000001001110) (116) (78) (4E)   ;
;344;(000000000010000111) (207) (135) (87)    ;(000000000010110111) (267) (183) (B7)   ;(000000000011011000) (330) (216) (D8)   ;(000000000011100111) (347) (231) (E7)   ;(000000000011100001) (341) (225) (E1)   ;(000000000011000110) (306) (198) (C6)   ;(000000000010010111) (227) (151) (97)   ;(000000000001011001) (131) (89) (59)   ;
;352;(000000000000001111) (17) (15) (0F)    ;(111111111111000001) (777701) (262081) (3FFC1)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111100110001) (777461) (261937) (3FF31)   ;(111111111011111110) (777376) (261886) (3FEFE)   ;(111111111011100000) (777340) (261856) (3FEE0)   ;(111111111011011100) (777334) (261852) (3FEDC)   ;(111111111011110010) (777362) (261874) (3FEF2)   ;
;360;(111111111100100011) (777443) (261923) (3FF23)    ;(111111111101101011) (777553) (261995) (3FF6B)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000101000) (50) (40) (28)   ;(000000000010001101) (215) (141) (8D)   ;(000000000011101010) (352) (234) (EA)   ;(000000000100110110) (466) (310) (136)   ;(000000000101101000) (550) (360) (168)   ;
;368;(000000000101111011) (573) (379) (17B)    ;(000000000101101011) (553) (363) (16B)   ;(000000000100111000) (470) (312) (138)   ;(000000000011100100) (344) (228) (E4)   ;(000000000001110111) (167) (119) (77)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;376;(111111111010001001) (777211) (261769) (3FE89)    ;(111111111000111011) (777073) (261691) (3FE3B)   ;(111111111000010101) (777025) (261653) (3FE15)   ;(111111111000011011) (777033) (261659) (3FE1B)   ;(111111111001010001) (777121) (261713) (3FE51)   ;(111111111010110011) (777263) (261811) (3FEB3)   ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;384;(000000000010001011) (213) (139) (8B)    ;(000000000100110110) (466) (310) (136)   ;(000000000111001100) (714) (460) (1CC)   ;(000000001000111110) (1076) (574) (23E)   ;(000000001001111111) (1177) (639) (27F)   ;(000000001010000100) (1204) (644) (284)   ;(000000001001001011) (1113) (587) (24B)   ;(000000000111010110) (726) (470) (1D6)   ;
;392;(000000000100101011) (453) (299) (12B)    ;(000000000001011010) (132) (90) (5A)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111010001110) (777216) (261774) (3FE8E)   ;(111111110111000000) (776700) (261568) (3FDC0)   ;(111111110100011111) (776437) (261407) (3FD1F)   ;(111111110010111110) (776276) (261310) (3FCBE)   ;(111111110010101010) (776252) (261290) (3FCAA)   ;
;400;(111111110011101001) (776351) (261353) (3FCE9)    ;(111111110101111011) (776573) (261499) (3FD7B)   ;(111111111001010101) (777125) (261717) (3FE55)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010010111) (227) (151) (97)   ;(000000000111001010) (712) (458) (1CA)   ;(000000001011100000) (1340) (736) (2E0)   ;(000000001110111101) (1675) (957) (3BD)   ;
;408;(000000010001000111) (2107) (1095) (447)    ;(000000010001101010) (2152) (1130) (46A)   ;(000000010000011110) (2036) (1054) (41E)   ;(000000001101100011) (1543) (867) (363)   ;(000000001001000101) (1105) (581) (245)   ;(000000000011011101) (335) (221) (DD)   ;(111111111101001001) (777511) (261961) (3FF49)   ;(111111110110110001) (776661) (261553) (3FDB1)   ;
;416;(111111110000111101) (776075) (261181) (3FC3D)    ;(111111101100010101) (775425) (260885) (3FB15)   ;(111111101001011101) (775135) (260701) (3FA5D)   ;(111111101000101100) (775054) (260652) (3FA2C)   ;(111111101010010001) (775221) (260753) (3FA91)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111110100000110) (776406) (261382) (3FD06)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;
;424;(000000000011111111) (377) (255) (FF)    ;(000000001100011100) (1434) (796) (31C)   ;(000000010100000111) (2407) (1287) (507)   ;(000000011010001001) (3211) (1673) (689)   ;(000000011101110110) (3566) (1910) (776)   ;(000000011110101100) (3654) (1964) (7AC)   ;(000000011100011010) (3432) (1818) (71A)   ;(000000010111000011) (2703) (1475) (5C3)   ;
;432;(000000001111000001) (1701) (961) (3C1)    ;(000000000100111101) (475) (317) (13D)   ;(111111111001110100) (777164) (261748) (3FE74)   ;(111111101110101010) (775652) (261034) (3FBAA)   ;(111111100100101010) (774452) (260394) (3F92A)   ;(111111011100111011) (773473) (259899) (3F73B)   ;(111111011000011001) (773031) (259609) (3F619)   ;(111111010111101110) (772756) (259566) (3F5EE)   ;
;440;(111111011011001101) (773315) (259789) (3F6CD)    ;(111111100010110000) (774260) (260272) (3F8B0)   ;(111111101101110001) (775561) (260977) (3FB71)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000001010001101) (1215) (653) (28D)   ;(000000011000110111) (3067) (1591) (637)   ;(000000100101110001) (4561) (2417) (971)   ;(000000101111011101) (5735) (3037) (BDD)   ;
;448;(000000110100101111) (6457) (3375) (D2F)    ;(000000110100110011) (6463) (3379) (D33)   ;(000000101111010011) (5723) (3027) (BD3)   ;(000000100100011111) (4437) (2335) (91F)   ;(000000010101001100) (2514) (1356) (54C)   ;(000000000010110000) (260) (176) (B0)   ;(111111101110111010) (775672) (261050) (3FBBA)   ;(111111011011101100) (773354) (259820) (3F6EC)   ;
;456;(111111001011001001) (771311) (258761) (3F2C9)    ;(111110111111001100) (767714) (257996) (3EFCC)   ;(111110111001011000) (767130) (257624) (3EE58)   ;(111110111010101101) (767255) (257709) (3EEAD)   ;(111111000011011101) (770335) (258269) (3F0DD)   ;(111111010011001100) (772314) (259276) (3F4CC)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(000000000001111110) (176) (126) (7E)   ;
;464;(000000011100101011) (3453) (1835) (72B)    ;(000000110110000001) (6601) (3457) (D81)   ;(000001001011001111) (11317) (4815) (12CF)   ;(000001011001110011) (13163) (5747) (1673)   ;(000001011111101111) (13757) (6127) (17EF)   ;(000001011011110100) (13364) (5876) (16F4)   ;(000001001101110100) (11564) (4980) (1374)   ;(000000110110100010) (6642) (3490) (DA2)   ;
;472;(000000010111110011) (2763) (1523) (5F3)    ;(111111110100010111) (776427) (261399) (3FD17)   ;(111111001111101100) (771754) (259052) (3F3EC)   ;(111110101101100110) (765546) (256870) (3EB66)   ;(111110010001111000) (762170) (255096) (3E478)   ;(111101111111111111) (757777) (253951) (3DFFF)   ;(111101111010100010) (757242) (253602) (3DEA2)   ;(111110000011000101) (760305) (254149) (3E0C5)   ;
;480;(111110011001110011) (763163) (255603) (3E673)    ;(111110111101011001) (767531) (257881) (3EF59)   ;(111111101011000110) (775306) (260806) (3FAC6)   ;(000000011110111000) (3670) (1976) (7B8)   ;(000001010011110000) (12360) (5360) (14F0)   ;(000010000100001011) (20413) (8459) (210B)   ;(000010101010100101) (25245) (10917) (2AA5)   ;(000011000001111101) (30175) (12413) (307D)   ;
;488;(000011000110011001) (30631) (12697) (3199)    ;(000010110101100100) (26544) (11620) (2D64)   ;(000010001111000101) (21705) (9157) (23C5)   ;(000001010100101111) (12457) (5423) (152F)   ;(000000001010100010) (1242) (674) (2A2)   ;(111110110110011111) (766637) (257439) (3ED9F)   ;(111101100000010001) (754021) (251921) (3D811)   ;(111100010000101001) (742051) (246825) (3C429)   ;
;496;(111011010000110100) (732064) (242740) (3B434)    ;(111010101001101001) (725151) (240233) (3AA69)   ;(111010100010110110) (724266) (239798) (3A8B6)   ;(111011000010010100) (730224) (241812) (3B094)   ;(111100001011011100) (741334) (246492) (3C2DC)   ;(111101111110101011) (757653) (253867) (3DFAB)   ;(000000011001011000) (3130) (1624) (658)   ;(000011010101101111) (32557) (13679) (356F)   ;
;504;(000110101011001010) (65312) (27338) (6ACA)    ;(001010001110101100) (121654) (41900) (A3AC)   ;(001101110011110011) (156363) (56563) (DCF3)   ;(010001001101010000) (211520) (70480) (11350)   ;(010100001110000010) (241602) (82818) (14382)   ;(010110101010010011) (265223) (92819) (16A93)   ;(011000011000010100) (303024) (99860) (18614)   ;(011001010001001000) (312110) (103496) (19448)   ;
;512;(011001010001001000) (312110) (103496) (19448)    ;(011000011000010100) (303024) (99860) (18614)   ;(010110101010010011) (265223) (92819) (16A93)   ;(010100001110000010) (241602) (82818) (14382)   ;(010001001101010000) (211520) (70480) (11350)   ;(001101110011110011) (156363) (56563) (DCF3)   ;(001010001110101100) (121654) (41900) (A3AC)   ;(000110101011001010) (65312) (27338) (6ACA)   ;
;520;(000011010101101111) (32557) (13679) (356F)    ;(000000011001011000) (3130) (1624) (658)   ;(111101111110101011) (757653) (253867) (3DFAB)   ;(111100001011011100) (741334) (246492) (3C2DC)   ;(111011000010010100) (730224) (241812) (3B094)   ;(111010100010110110) (724266) (239798) (3A8B6)   ;(111010101001101001) (725151) (240233) (3AA69)   ;(111011010000110100) (732064) (242740) (3B434)   ;
;528;(111100010000101001) (742051) (246825) (3C429)    ;(111101100000010001) (754021) (251921) (3D811)   ;(111110110110011111) (766637) (257439) (3ED9F)   ;(000000001010100010) (1242) (674) (2A2)   ;(000001010100101111) (12457) (5423) (152F)   ;(000010001111000101) (21705) (9157) (23C5)   ;(000010110101100100) (26544) (11620) (2D64)   ;(000011000110011001) (30631) (12697) (3199)   ;
;536;(000011000001111101) (30175) (12413) (307D)    ;(000010101010100101) (25245) (10917) (2AA5)   ;(000010000100001011) (20413) (8459) (210B)   ;(000001010011110000) (12360) (5360) (14F0)   ;(000000011110111000) (3670) (1976) (7B8)   ;(111111101011000110) (775306) (260806) (3FAC6)   ;(111110111101011001) (767531) (257881) (3EF59)   ;(111110011001110011) (763163) (255603) (3E673)   ;
;544;(111110000011000101) (760305) (254149) (3E0C5)    ;(111101111010100010) (757242) (253602) (3DEA2)   ;(111101111111111111) (757777) (253951) (3DFFF)   ;(111110010001111000) (762170) (255096) (3E478)   ;(111110101101100110) (765546) (256870) (3EB66)   ;(111111001111101100) (771754) (259052) (3F3EC)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000010111110011) (2763) (1523) (5F3)   ;
;552;(000000110110100010) (6642) (3490) (DA2)    ;(000001001101110100) (11564) (4980) (1374)   ;(000001011011110100) (13364) (5876) (16F4)   ;(000001011111101111) (13757) (6127) (17EF)   ;(000001011001110011) (13163) (5747) (1673)   ;(000001001011001111) (11317) (4815) (12CF)   ;(000000110110000001) (6601) (3457) (D81)   ;(000000011100101011) (3453) (1835) (72B)   ;
;560;(000000000001111110) (176) (126) (7E)    ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111010011001100) (772314) (259276) (3F4CC)   ;(111111000011011101) (770335) (258269) (3F0DD)   ;(111110111010101101) (767255) (257709) (3EEAD)   ;(111110111001011000) (767130) (257624) (3EE58)   ;(111110111111001100) (767714) (257996) (3EFCC)   ;(111111001011001001) (771311) (258761) (3F2C9)   ;
;568;(111111011011101100) (773354) (259820) (3F6EC)    ;(111111101110111010) (775672) (261050) (3FBBA)   ;(000000000010110000) (260) (176) (B0)   ;(000000010101001100) (2514) (1356) (54C)   ;(000000100100011111) (4437) (2335) (91F)   ;(000000101111010011) (5723) (3027) (BD3)   ;(000000110100110011) (6463) (3379) (D33)   ;(000000110100101111) (6457) (3375) (D2F)   ;
;576;(000000101111011101) (5735) (3037) (BDD)    ;(000000100101110001) (4561) (2417) (971)   ;(000000011000110111) (3067) (1591) (637)   ;(000000001010001101) (1215) (653) (28D)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(111111101101110001) (775561) (260977) (3FB71)   ;(111111100010110000) (774260) (260272) (3F8B0)   ;(111111011011001101) (773315) (259789) (3F6CD)   ;
;584;(111111010111101110) (772756) (259566) (3F5EE)    ;(111111011000011001) (773031) (259609) (3F619)   ;(111111011100111011) (773473) (259899) (3F73B)   ;(111111100100101010) (774452) (260394) (3F92A)   ;(111111101110101010) (775652) (261034) (3FBAA)   ;(111111111001110100) (777164) (261748) (3FE74)   ;(000000000100111101) (475) (317) (13D)   ;(000000001111000001) (1701) (961) (3C1)   ;
;592;(000000010111000011) (2703) (1475) (5C3)    ;(000000011100011010) (3432) (1818) (71A)   ;(000000011110101100) (3654) (1964) (7AC)   ;(000000011101110110) (3566) (1910) (776)   ;(000000011010001001) (3211) (1673) (689)   ;(000000010100000111) (2407) (1287) (507)   ;(000000001100011100) (1434) (796) (31C)   ;(000000000011111111) (377) (255) (FF)   ;
;600;(111111111011100110) (777346) (261862) (3FEE6)    ;(111111110100000110) (776406) (261382) (3FD06)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111101010010001) (775221) (260753) (3FA91)   ;(111111101000101100) (775054) (260652) (3FA2C)   ;(111111101001011101) (775135) (260701) (3FA5D)   ;(111111101100010101) (775425) (260885) (3FB15)   ;(111111110000111101) (776075) (261181) (3FC3D)   ;
;608;(111111110110110001) (776661) (261553) (3FDB1)    ;(111111111101001001) (777511) (261961) (3FF49)   ;(000000000011011101) (335) (221) (DD)   ;(000000001001000101) (1105) (581) (245)   ;(000000001101100011) (1543) (867) (363)   ;(000000010000011110) (2036) (1054) (41E)   ;(000000010001101010) (2152) (1130) (46A)   ;(000000010001000111) (2107) (1095) (447)   ;
;616;(000000001110111101) (1675) (957) (3BD)    ;(000000001011100000) (1340) (736) (2E0)   ;(000000000111001010) (712) (458) (1CA)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(111111111001010101) (777125) (261717) (3FE55)   ;(111111110101111011) (776573) (261499) (3FD7B)   ;(111111110011101001) (776351) (261353) (3FCE9)   ;
;624;(111111110010101010) (776252) (261290) (3FCAA)    ;(111111110010111110) (776276) (261310) (3FCBE)   ;(111111110100011111) (776437) (261407) (3FD1F)   ;(111111110111000000) (776700) (261568) (3FDC0)   ;(111111111010001110) (777216) (261774) (3FE8E)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(000000000001011010) (132) (90) (5A)   ;(000000000100101011) (453) (299) (12B)   ;
;632;(000000000111010110) (726) (470) (1D6)    ;(000000001001001011) (1113) (587) (24B)   ;(000000001010000100) (1204) (644) (284)   ;(000000001001111111) (1177) (639) (27F)   ;(000000001000111110) (1076) (574) (23E)   ;(000000000111001100) (714) (460) (1CC)   ;(000000000100110110) (466) (310) (136)   ;(000000000010001011) (213) (139) (8B)   ;
;640;(111111111111011100) (777734) (262108) (3FFDC)    ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111010110011) (777263) (261811) (3FEB3)   ;(111111111001010001) (777121) (261713) (3FE51)   ;(111111111000011011) (777033) (261659) (3FE1B)   ;(111111111000010101) (777025) (261653) (3FE15)   ;(111111111000111011) (777073) (261691) (3FE3B)   ;(111111111010001001) (777211) (261769) (3FE89)   ;
;648;(111111111011110101) (777365) (261877) (3FEF5)    ;(111111111101110011) (777563) (262003) (3FF73)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000001110111) (167) (119) (77)   ;(000000000011100100) (344) (228) (E4)   ;(000000000100111000) (470) (312) (138)   ;(000000000101101011) (553) (363) (16B)   ;(000000000101111011) (573) (379) (17B)   ;
;656;(000000000101101000) (550) (360) (168)    ;(000000000100110110) (466) (310) (136)   ;(000000000011101010) (352) (234) (EA)   ;(000000000010001101) (215) (141) (8D)   ;(000000000000101000) (50) (40) (28)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101101011) (777553) (261995) (3FF6B)   ;(111111111100100011) (777443) (261923) (3FF23)   ;
;664;(111111111011110010) (777362) (261874) (3FEF2)    ;(111111111011011100) (777334) (261852) (3FEDC)   ;(111111111011100000) (777340) (261856) (3FEE0)   ;(111111111011111110) (777376) (261886) (3FEFE)   ;(111111111100110001) (777461) (261937) (3FF31)   ;(111111111101110100) (777564) (262004) (3FF74)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000001111) (17) (15) (0F)   ;
;672;(000000000001011001) (131) (89) (59)    ;(000000000010010111) (227) (151) (97)   ;(000000000011000110) (306) (198) (C6)   ;(000000000011100001) (341) (225) (E1)   ;(000000000011100111) (347) (231) (E7)   ;(000000000011011000) (330) (216) (D8)   ;(000000000010110111) (267) (183) (B7)   ;(000000000010000111) (207) (135) (87)   ;
;680;(000000000001001110) (116) (78) (4E)    ;(000000000000010000) (20) (16) (10)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(111111111110011101) (777635) (262045) (3FF9D)   ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111101010101) (777525) (261973) (3FF55)   ;(111111111101001000) (777510) (261960) (3FF48)   ;(111111111101001100) (777514) (261964) (3FF4C)   ;
;688;(111111111101011111) (777537) (261983) (3FF5F)    ;(111111111101111111) (777577) (262015) (3FF7F)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000111011) (73) (59) (3B)   ;(000000000001100010) (142) (98) (62)   ;(000000000010000000) (200) (128) (80)   ;
;696;(000000000010010010) (222) (146) (92)    ;(000000000010010110) (226) (150) (96)   ;(000000000010001101) (215) (141) (8D)   ;(000000000001111000) (170) (120) (78)   ;(000000000001011001) (131) (89) (59)   ;(000000000000110100) (64) (52) (34)   ;(000000000000001100) (14) (12) (0C)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;704;(111111111111000000) (777700) (262080) (3FFC0)    ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(111111111110000101) (777605) (262021) (3FF85)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;
;712;(111111111111100100) (777744) (262116) (3FFE4)    ;(000000000000000110) (6) (6) (06)   ;(000000000000100110) (46) (38) (26)   ;(000000000001000010) (102) (66) (42)   ;(000000000001010111) (127) (87) (57)   ;(000000000001100100) (144) (100) (64)   ;(000000000001101000) (150) (104) (68)   ;(000000000001100011) (143) (99) (63)   ;
;720;(000000000001010101) (125) (85) (55)    ;(000000000001000001) (101) (65) (41)   ;(000000000000100111) (47) (39) (27)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;
;728;(111111111110101001) (777651) (262057) (3FFA9)    ;(111111111110101001) (777651) (262057) (3FFA9)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000000001) (1) (1) (01)   ;(000000000000011001) (31) (25) (19)   ;
;736;(000000000000101101) (55) (45) (2D)    ;(000000000000111110) (76) (62) (3E)   ;(000000000001001000) (110) (72) (48)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001001001) (111) (73) (49)   ;(000000000001000000) (100) (64) (40)   ;(000000000000110010) (62) (50) (32)   ;(000000000000011111) (37) (31) (1F)   ;
;744;(000000000000001011) (13) (11) (0B)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111010010) (777722) (262098) (3FFD2)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;
;752;(111111111111001101) (777715) (262093) (3FFCD)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(000000000000100001) (41) (33) (21)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000110110) (66) (54) (36)   ;
;760;(000000000000111010) (72) (58) (3A)    ;(000000000000111000) (70) (56) (38)   ;(000000000000110010) (62) (50) (32)   ;(000000000000101000) (50) (40) (28)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;
;768;(111111111111011110) (777736) (262110) (3FFDE)    ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;776;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000011000) (30) (24) (18)   ;(000000000000100011) (43) (35) (23)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101101) (55) (45) (2D)   ;(000000000000101000) (50) (40) (28)   ;
;784;(000000000000100000) (40) (32) (20)    ;(000000000000010110) (26) (22) (16)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;
;792;(111111111111010111) (777727) (262103) (3FFD7)    ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010010) (22) (18) (12)   ;
;800;(000000000000011011) (33) (27) (1B)    ;(000000000000100001) (41) (33) (21)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100001) (41) (33) (21)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001001) (11) (9) (09)   ;
;808;(111111111111111111) (777777) (262143) (3FFFF)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;
;816;(111111111111101010) (777752) (262122) (3FFEA)    ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010110) (26) (22) (16)   ;(000000000000011011) (33) (27) (1B)   ;(000000000000011110) (36) (30) (1E)   ;
;824;(000000000000011110) (36) (30) (1E)    ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000000) (0) (0) (00)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;
;832;(111111111111101010) (777752) (262122) (3FFEA)    ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;840;(000000000000000100) (4) (4) (04)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011001) (31) (25) (19)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000011000) (30) (24) (18)   ;(000000000000010100) (24) (20) (14)   ;
;848;(000000000000001111) (17) (15) (0F)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;856;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000011) (3) (3) (03)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001111) (17) (15) (0F)   ;
;864;(000000000000010011) (23) (19) (13)    ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000001) (1) (1) (01)   ;
;872;(111111111111111010) (777772) (262138) (3FFFA)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101011) (777753) (262123) (3FFEB)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;880;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000010) (2) (2) (02)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010100) (24) (20) (14)   ;
;888;(000000000000010011) (23) (19) (13)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;896;(111111111111101111) (777757) (262127) (3FFEF)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000010) (2) (2) (02)   ;
;904;(000000000000000111) (7) (7) (07)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010001) (21) (17) (11)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001011) (13) (11) (0B)   ;
;912;(000000000000000110) (6) (6) (06)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;920;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;
;928;(000000000000001111) (17) (15) (0F)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;936;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;944;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;
;952;(000000000000001100) (14) (12) (0C)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;960;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;
;968;(000000000000001001) (11) (9) (09)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;
;976;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;984;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;
;992;(000000000000001110) (16) (14) (0E)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;1000;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;1008;(000000000000000001) (1) (1) (01)    ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;
;1016;(000000000000001000) (10) (8) (08)    ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Hermes|FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated|altsyncram:ram_block1a0|altsyncram_gt83:auto_generated|ALTSYNCRAM                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000000001110) (16) (14) (0E)    ;(000000000000000010) (2) (2) (02)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;
;8;(111111111111010110) (777726) (262102) (3FFD6)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001111) (17) (15) (0F)   ;
;16;(000000000000010000) (20) (16) (10)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000000100) (4) (4) (04)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;24;(111111111111111100) (777774) (262140) (3FFFC)    ;(000000000000000100) (4) (4) (04)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;32;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010100) (24) (20) (14)   ;
;40;(000000000000010010) (22) (18) (12)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000000000) (0) (0) (00)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;48;(000000000000000000) (0) (0) (00)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000010101) (25) (21) (15)   ;(000000000000011001) (31) (25) (19)   ;(000000000000010101) (25) (21) (15)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;
;56;(111111111111100110) (777746) (262118) (3FFE6)    ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000011) (3) (3) (03)   ;(000000000000010010) (22) (18) (12)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000011111) (37) (31) (1F)   ;
;64;(000000000000011001) (31) (25) (19)    ;(000000000000001011) (13) (11) (0B)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;
;72;(000000000000001000) (10) (8) (08)    ;(000000000000011010) (32) (26) (1A)   ;(000000000000100101) (45) (37) (25)   ;(000000000000100110) (46) (38) (26)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111100001) (777741) (262113) (3FFE1)   ;
;80;(111111111111010101) (777725) (262101) (3FFD5)    ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000100100) (44) (36) (24)   ;(000000000000101111) (57) (47) (2F)   ;(000000000000101101) (55) (45) (2D)   ;
;88;(000000000000011110) (36) (30) (1E)    ;(000000000000000110) (6) (6) (06)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;
;96;(000000000000011000) (30) (24) (18)    ;(000000000000101111) (57) (47) (2F)   ;(000000000000111010) (72) (58) (3A)   ;(000000000000110100) (64) (52) (34)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000000001) (1) (1) (01)   ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;
;104;(111111111110111111) (777677) (262079) (3FFBF)    ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(000000000000000010) (2) (2) (02)   ;(000000000000100101) (45) (37) (25)   ;(000000000000111101) (75) (61) (3D)   ;(000000000001000110) (106) (70) (46)   ;(000000000000111010) (72) (58) (3A)   ;
;112;(000000000000011110) (36) (30) (1E)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(111111111110110011) (777663) (262067) (3FFB3)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(000000000000001100) (14) (12) (0C)   ;
;120;(000000000000110100) (64) (52) (34)    ;(000000000001001110) (116) (78) (4E)   ;(000000000001010010) (122) (82) (52)   ;(000000000000111111) (77) (63) (3F)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(111111111110101000) (777650) (262056) (3FFA8)   ;
;128;(111111111110100110) (777646) (262054) (3FFA6)    ;(111111111110111110) (777676) (262078) (3FFBE)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011011) (33) (27) (1B)   ;(000000000001000111) (107) (71) (47)   ;(000000000001100000) (140) (96) (60)   ;(000000000001011111) (137) (95) (5F)   ;(000000000001000011) (103) (67) (43)   ;
;136;(000000000000010011) (23) (19) (13)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(111111111110101110) (777656) (262062) (3FFAE)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(111111111110011010) (777632) (262042) (3FF9A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000101101) (55) (45) (2D)   ;
;144;(000000000001011101) (135) (93) (5D)    ;(000000000001110100) (164) (116) (74)   ;(000000000001101010) (152) (106) (6A)   ;(000000000001000011) (103) (67) (43)   ;(000000000000000111) (7) (7) (07)   ;(111111111111000111) (777707) (262087) (3FFC7)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(111111111110000001) (777601) (262017) (3FF81)   ;
;152;(111111111110001111) (777617) (262031) (3FF8F)    ;(111111111110111110) (777676) (262078) (3FFBE)   ;(000000000000000000) (0) (0) (00)   ;(000000000001000100) (104) (68) (44)   ;(000000000001110110) (166) (118) (76)   ;(000000000010001001) (211) (137) (89)   ;(000000000001110100) (164) (116) (74)   ;(000000000000111111) (77) (63) (3F)   ;
;160;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(111111111101101100) (777554) (261996) (3FF6C)   ;(111111111110000111) (777607) (262023) (3FF87)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000010100) (24) (20) (14)   ;(000000000001100000) (140) (96) (60)   ;
;168;(000000000010010011) (223) (147) (93)    ;(000000000010011101) (235) (157) (9D)   ;(000000000001111011) (173) (123) (7B)   ;(000000000000110101) (65) (53) (35)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111110001111) (777617) (262031) (3FF8F)   ;(111111111101011101) (777535) (261981) (3FF5D)   ;(111111111101010111) (777527) (261975) (3FF57)   ;
;176;(111111111110000010) (777602) (262018) (3FF82)    ;(111111111111010001) (777721) (262097) (3FFD1)   ;(000000000000101111) (57) (47) (2F)   ;(000000000010000010) (202) (130) (82)   ;(000000000010110010) (262) (178) (B2)   ;(000000000010110001) (261) (177) (B1)   ;(000000000001111110) (176) (126) (7E)   ;(000000000000100110) (46) (38) (26)   ;
;184;(111111111111000000) (777700) (262080) (3FFC0)    ;(111111111101101010) (777552) (261994) (3FF6A)   ;(111111111100111100) (777474) (261948) (3FF3C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001010000) (120) (80) (50)   ;(000000000010101000) (250) (168) (A8)   ;
;192;(000000000011010011) (323) (211) (D3)    ;(000000000011000011) (303) (195) (C3)   ;(000000000001111011) (173) (123) (7B)   ;(000000000000001111) (17) (15) (0F)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(111111111101000001) (777501) (261953) (3FF41)   ;(111111111100011011) (777433) (261915) (3FF1B)   ;(111111111100110101) (777465) (261941) (3FF35)   ;
;200;(111111111110001000) (777610) (262024) (3FF88)    ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000001111001) (171) (121) (79)   ;(000000000011010100) (324) (212) (D4)   ;(000000000011110100) (364) (244) (F4)   ;(000000000011010001) (321) (209) (D1)   ;(000000000001110001) (161) (113) (71)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;
;208;(111111111101101110) (777556) (261998) (3FF6E)    ;(111111111100010100) (777424) (261908) (3FF14)   ;(111111111011111010) (777372) (261882) (3FEFA)   ;(111111111100101010) (777452) (261930) (3FF2A)   ;(111111111110010111) (777627) (262039) (3FF97)   ;(000000000000100100) (44) (36) (24)   ;(000000000010101010) (252) (170) (AA)   ;(000000000100000011) (403) (259) (103)   ;
;216;(000000000100010101) (425) (277) (115)    ;(000000000011011000) (330) (216) (D8)   ;(000000000001011110) (136) (94) (5E)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111011011011) (777333) (261851) (3FEDB)   ;(111111111100100101) (777445) (261925) (3FF25)   ;
;224;(111111111110101111) (777657) (262063) (3FFAF)    ;(000000000001010010) (122) (82) (52)   ;(000000000011100010) (342) (226) (E2)   ;(000000000100110101) (465) (309) (135)   ;(000000000100110010) (462) (306) (132)   ;(000000000011011001) (331) (217) (D9)   ;(000000000001000000) (100) (64) (40)   ;(111111111110010001) (777621) (262033) (3FF91)   ;
;232;(111111111011111110) (777376) (261886) (3FEFE)    ;(111111111010110001) (777261) (261809) (3FEB1)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(111111111100101010) (777452) (261930) (3FF2A)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(000000000010001100) (214) (140) (8C)   ;(000000000100100001) (441) (289) (121)   ;(000000000101101000) (550) (360) (168)   ;
;240;(000000000101001010) (512) (330) (14A)    ;(000000000011001111) (317) (207) (CF)   ;(000000000000010110) (26) (22) (16)   ;(111111111101010011) (777523) (261971) (3FF53)   ;(111111111010111100) (777274) (261820) (3FEBC)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(111111111010101011) (777253) (261803) (3FEAB)   ;(111111111100111010) (777472) (261946) (3FF3A)   ;
;248;(000000000000000011) (3) (3) (03)    ;(000000000011010000) (320) (208) (D0)   ;(000000000101100110) (546) (358) (166)   ;(000000000110011010) (632) (410) (19A)   ;(000000000101011011) (533) (347) (15B)   ;(000000000010111001) (271) (185) (B9)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111100001000) (777410) (261896) (3FF08)   ;
;256;(111111111001110100) (777164) (261748) (3FE74)    ;(111111111001001100) (777114) (261708) (3FE4C)   ;(111111111010011111) (777237) (261791) (3FE9F)   ;(111111111101010111) (777527) (261975) (3FF57)   ;(000000000001000010) (102) (66) (42)   ;(000000000100100000) (440) (288) (120)   ;(000000000110110001) (661) (433) (1B1)   ;(000000000111001010) (712) (458) (1CA)   ;
;264;(000000000101100010) (542) (354) (162)    ;(000000000010010100) (224) (148) (94)   ;(111111111110011000) (777630) (262040) (3FF98)   ;(111111111010110011) (777263) (261811) (3FEB3)   ;(111111111000101000) (777050) (261672) (3FE28)   ;(111111111000011111) (777037) (261663) (3FE1F)   ;(111111111010011110) (777236) (261790) (3FE9E)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;272;(000000000010010000) (220) (144) (90)    ;(000000000101111010) (572) (378) (17A)   ;(000000000111111110) (776) (510) (1FE)   ;(000000000111110100) (764) (500) (1F4)   ;(000000000101011100) (534) (348) (15C)   ;(000000000001011111) (137) (95) (5F)   ;(111111111101000010) (777502) (261954) (3FF42)   ;(111111111001010100) (777124) (261716) (3FE54)   ;
;280;(111111110111011011) (776733) (261595) (3FDDB)    ;(111111110111111010) (776772) (261626) (3FDFA)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000011101110) (356) (238) (EE)   ;(000000000111011110) (736) (478) (1DE)   ;(000000001001001011) (1113) (587) (24B)   ;(000000001000010100) (1024) (532) (214)   ;
;288;(000000000101000110) (506) (326) (146)    ;(000000000000010111) (27) (23) (17)   ;(111111111011011011) (777333) (261851) (3FEDB)   ;(111111110111101100) (776754) (261612) (3FDEC)   ;(111111110110001110) (776616) (261518) (3FD8E)   ;(111111110111011111) (776737) (261599) (3FDDF)   ;(111111111011001011) (777313) (261835) (3FECB)   ;(000000000000010100) (24) (20) (14)   ;
;296;(000000000101011101) (535) (349) (15D)    ;(000000001001001010) (1112) (586) (24A)   ;(000000001010010110) (1226) (662) (296)   ;(000000001000101001) (1051) (553) (229)   ;(000000000100011100) (434) (284) (11C)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(111111111001100100) (777144) (261732) (3FE64)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;304;(111111110101000101) (776505) (261445) (3FD45)    ;(111111110111010010) (776722) (261586) (3FDD2)   ;(111111111100000000) (777400) (261888) (3FF00)   ;(000000000001111100) (174) (124) (7C)   ;(000000000111011100) (734) (476) (1DC)   ;(000000001010111101) (1275) (701) (2BD)   ;(000000001011011100) (1334) (732) (2DC)   ;(000000001000101100) (1054) (556) (22C)   ;
;312;(000000000011011100) (334) (220) (DC)    ;(111111111101000110) (777506) (261958) (3FF46)   ;(111111110111011101) (776735) (261597) (3FDDD)   ;(111111110100000111) (776407) (261383) (3FD07)   ;(111111110100000100) (776404) (261380) (3FD04)   ;(111111110111011001) (776731) (261593) (3FDD9)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000011111100) (374) (252) (FC)   ;
;320;(000000001001101011) (1153) (619) (26B)    ;(000000001100110011) (1463) (819) (333)   ;(000000001100010111) (1427) (791) (317)   ;(000000001000011011) (1033) (539) (21B)   ;(000000000010000001) (201) (129) (81)   ;(111111111010111010) (777272) (261818) (3FEBA)   ;(111111110101000111) (776507) (261447) (3FD47)   ;(111111110010010000) (776220) (261264) (3FC90)   ;
;328;(111111110011001111) (776317) (261327) (3FCCF)    ;(111111110111110110) (776766) (261622) (3FDF6)   ;(111111111110110110) (777666) (262070) (3FFB6)   ;(000000000110010100) (624) (404) (194)   ;(000000001100001001) (1411) (777) (309)   ;(000000001110101010) (1652) (938) (3AA)   ;(000000001101000100) (1504) (836) (344)   ;(000000000111110000) (760) (496) (1F0)   ;
;336;(000000000000001001) (11) (9) (09)    ;(111111111000010101) (777025) (261653) (3FE15)   ;(111111110010100010) (776242) (261282) (3FCA2)   ;(111111110000011011) (776033) (261147) (3FC1B)   ;(111111110010101011) (776253) (261291) (3FCAB)   ;(111111111000110000) (777060) (261680) (3FE30)   ;(000000000000111111) (77) (63) (3F)   ;(000000001001000110) (1106) (582) (246)   ;
;344;(000000001110110100) (1664) (948) (3B4)    ;(000000010000011100) (2034) (1052) (41C)   ;(000000001101011101) (1535) (861) (35D)   ;(000000000110100111) (647) (423) (1A7)   ;(111111111101101111) (777557) (261999) (3FF6F)   ;(111111110101010101) (776525) (261461) (3FD55)   ;(111111101111110010) (775762) (261106) (3FBF2)   ;(111111101110101100) (775654) (261036) (3FBAC)   ;
;352;(111111110010011110) (776236) (261278) (3FC9E)    ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000011101010) (352) (234) (EA)   ;(000000001100010011) (1423) (787) (313)   ;(000000010001101010) (2152) (1130) (46A)   ;(000000010010000111) (2207) (1159) (487)   ;(000000001101011101) (1535) (861) (35D)   ;(000000000100111001) (471) (313) (139)   ;
;360;(111111111010110010) (777262) (261810) (3FEB2)    ;(111111110001111011) (776173) (261243) (3FC7B)   ;(111111101100110111) (775467) (260919) (3FB37)   ;(111111101101001000) (775510) (260936) (3FB48)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000110111011) (673) (443) (1BB)   ;(000000001111111100) (1774) (1020) (3FC)   ;
;368;(000000010100100111) (2447) (1319) (527)    ;(000000010011100100) (2344) (1252) (4E4)   ;(000000001100111100) (1474) (828) (33C)   ;(000000000010100010) (242) (162) (A2)   ;(111111110111001011) (776713) (261579) (3FDCB)   ;(111111101110000101) (775605) (260997) (3FB85)   ;(111111101001110110) (775166) (260726) (3FA76)   ;(111111101011110100) (775364) (260852) (3FAF4)   ;
;376;(111111110011100001) (776341) (261345) (3FCE1)    ;(111111111110111011) (777673) (262075) (3FFBB)   ;(000000001010111000) (1270) (696) (2B8)   ;(000000010100000000) (2400) (1280) (500)   ;(000000010111101010) (2752) (1514) (5EA)   ;(000000010100101101) (2455) (1325) (52D)   ;(000000001011110100) (1364) (756) (2F4)   ;(111111111111011000) (777730) (262104) (3FFD8)   ;
;384;(111111110010110111) (776267) (261303) (3FCB7)    ;(111111101001110010) (775162) (260722) (3FA72)   ;(111111100110110010) (774662) (260530) (3F9B2)   ;(111111101010110111) (775267) (260791) (3FAB7)   ;(111111110101000001) (776501) (261441) (3FD41)   ;(000000000010100000) (240) (160) (A0)   ;(000000001111100101) (1745) (997) (3E5)   ;(000000011000100010) (3042) (1570) (622)   ;
;392;(000000011010101111) (3257) (1711) (6AF)    ;(000000010101011010) (2532) (1370) (55A)   ;(000000001001111010) (1172) (634) (27A)   ;(111111111011010101) (777325) (261845) (3FED5)   ;(111111101101101111) (775557) (260975) (3FB6F)   ;(111111100101000000) (774500) (260416) (3F940)   ;(111111100011101110) (774356) (260334) (3F8EE)   ;(111111101010011011) (775233) (260763) (3FA9B)   ;
;400;(111111110111011000) (776730) (261592) (3FDD8)    ;(000000000111000110) (706) (454) (1C6)   ;(000000010101001010) (2512) (1354) (54A)   ;(000000011101100011) (3543) (1891) (763)   ;(000000011101110001) (3561) (1905) (771)   ;(000000010101100100) (2544) (1380) (564)   ;(000000000111000010) (702) (450) (1C2)   ;(111111110110001011) (776613) (261515) (3FD8B)   ;
;408;(111111100111101011) (774753) (260587) (3F9EB)    ;(111111011111101110) (773756) (260078) (3F7EE)   ;(111111100000101110) (774056) (260142) (3F82E)   ;(111111101010101000) (775250) (260776) (3FAA8)   ;(111111111010110100) (777264) (261812) (3FEB4)   ;(000000001100111001) (1471) (825) (339)   ;(000000011011110000) (3360) (1776) (6F0)   ;(000000100011001000) (4310) (2248) (8C8)   ;
;416;(000000100000101110) (4056) (2094) (82E)    ;(000000010100111101) (2475) (1341) (53D)   ;(000000000010111101) (275) (189) (BD)   ;(111111101111101001) (775751) (261097) (3FBE9)   ;(111111100000011101) (774035) (260125) (3F81D)   ;(111111011001110101) (773165) (259701) (3F675)   ;(111111011101110111) (773567) (259959) (3F777)   ;(111111101011101011) (775353) (260843) (3FAEB)   ;
;424;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000010100010000) (2420) (1296) (510)   ;(000000100011101010) (4352) (2282) (8EA)   ;(000000101001011000) (5130) (2648) (A58)   ;(000000100011100000) (4340) (2272) (8E0)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111111101010010) (777522) (261970) (3FF52)   ;(111111100111010101) (774725) (260565) (3F9D5)   ;
;432;(111111010111110000) (772760) (259568) (3F5F0)    ;(111111010011001010) (772312) (259274) (3F4CA)   ;(111111011011001011) (773313) (259787) (3F6CB)   ;(111111101101111001) (775571) (260985) (3FB79)   ;(000000000110010101) (625) (405) (195)   ;(000000011101101100) (3554) (1900) (76C)   ;(000000101101010101) (5525) (2901) (B55)   ;(000000110000100011) (6043) (3107) (C23)   ;
;440;(000000100110000100) (4604) (2436) (984)    ;(000000010000011010) (2032) (1050) (41A)   ;(111111110101011001) (776531) (261465) (3FD59)   ;(111111011100100001) (773441) (259873) (3F721)   ;(111111001100111100) (771474) (258876) (3F33C)   ;(111111001011011000) (771330) (258776) (3F2D8)   ;(111111011000110000) (773060) (259632) (3F630)   ;(111111110001110000) (776160) (261232) (3FC70)   ;
;448;(000000001111101011) (1753) (1003) (3EB)    ;(000000101010001011) (5213) (2699) (A8B)   ;(000000111001100101) (7145) (3685) (E65)   ;(000000111001000111) (7107) (3655) (E47)   ;(000000101000010110) (5026) (2582) (A16)   ;(000000001011011100) (1334) (732) (2DC)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(111111001101111011) (771573) (258939) (3F37B)   ;
;456;(111110111110110110) (767666) (257974) (3EFB6)    ;(111111000001110011) (770163) (258163) (3F073)   ;(111111010110101000) (772650) (259496) (3F5A8)   ;(111111111000001000) (777010) (261640) (3FE08)   ;(000000011101001111) (3517) (1871) (74F)   ;(000000111011100010) (7342) (3810) (EE2)   ;(000001001010000110) (11206) (4742) (1286)   ;(000001000100000100) (10404) (4356) (1104)   ;
;464;(000000101010010010) (5222) (2706) (A92)    ;(000000000011001111) (317) (207) (CF)   ;(111111011001011110) (773136) (259678) (3F65E)   ;(111110111000110011) (767063) (257587) (3EE33)   ;(111110101011000000) (765300) (256704) (3EAC0)   ;(111110110100111010) (766472) (257338) (3ED3A)   ;(111111010100111000) (772470) (259384) (3F538)   ;(000000000010110110) (266) (182) (B6)   ;
;472;(000000110010011000) (6230) (3224) (C98)    ;(000001010101111110) (12576) (5502) (157E)   ;(000001100010101111) (14257) (6319) (18AF)   ;(000001010011110011) (12363) (5363) (14F3)   ;(000000101011110110) (5366) (2806) (AF6)   ;(111111110100111010) (776472) (261434) (3FD3A)   ;(111110111101110101) (767565) (257909) (3EF75)   ;(111110010110011100) (762634) (255388) (3E59C)   ;
;480;(111110001011000010) (761302) (254658) (3E2C2)    ;(111110100000101111) (764057) (256047) (3E82F)   ;(111111010011100000) (772340) (259296) (3F4E0)   ;(000000010110110000) (2660) (1456) (5B0)   ;(000001011000010011) (13023) (5651) (1613)   ;(000010000101000111) (20507) (8519) (2147)   ;(000010001110101011) (21653) (9131) (23AB)   ;(000001101111011011) (15733) (7131) (1BDB)   ;
;488;(000000101101000000) (5500) (2880) (B40)    ;(111111010111100011) (772743) (259555) (3F5E3)   ;(111110000110000101) (760605) (254341) (3E185)   ;(111101010000100100) (752044) (250916) (3D424)   ;(111101001001010001) (751121) (250449) (3D251)   ;(111101110111000111) (756707) (253383) (3DDC7)   ;(111111010010100101) (772245) (259237) (3F4A5)   ;(000001000110011000) (10630) (4504) (1198)   ;
;496;(000010110011110010) (26362) (11506) (2CF2)    ;(000011111010001000) (37210) (16008) (3E88)   ;(000011111111011110) (37736) (16350) (3FDE)   ;(000010111000100010) (27042) (11810) (2E22)   ;(000000101101101101) (5555) (2925) (B6D)   ;(111101111011100100) (757344) (253668) (3DEE4)   ;(111011001110100000) (731640) (242592) (3B3A0)   ;(111001011010000001) (713201) (235137) (39681)   ;
;504;(111001001101010111) (711527) (234327) (39357)    ;(111011001000010010) (731022) (242194) (3B212)   ;(111111010010000111) (772207) (259207) (3F487)   ;(000101010101110100) (52564) (21876) (5574)   ;(001100100011110001) (144361) (51441) (C8F1)   ;(010011111001100101) (237145) (81509) (13E65)   ;(011010001110000101) (321605) (107397) (1A385)   ;(011110011111011011) (363733) (124891) (1E7DB)   ;
;512;(011111111111111111) (377777) (131071) (1FFFF)    ;(011110011111011011) (363733) (124891) (1E7DB)   ;(011010001110000101) (321605) (107397) (1A385)   ;(010011111001100101) (237145) (81509) (13E65)   ;(001100100011110001) (144361) (51441) (C8F1)   ;(000101010101110100) (52564) (21876) (5574)   ;(111111010010000111) (772207) (259207) (3F487)   ;(111011001000010010) (731022) (242194) (3B212)   ;
;520;(111001001101010111) (711527) (234327) (39357)    ;(111001011010000001) (713201) (235137) (39681)   ;(111011001110100000) (731640) (242592) (3B3A0)   ;(111101111011100100) (757344) (253668) (3DEE4)   ;(000000101101101101) (5555) (2925) (B6D)   ;(000010111000100010) (27042) (11810) (2E22)   ;(000011111111011110) (37736) (16350) (3FDE)   ;(000011111010001000) (37210) (16008) (3E88)   ;
;528;(000010110011110010) (26362) (11506) (2CF2)    ;(000001000110011000) (10630) (4504) (1198)   ;(111111010010100101) (772245) (259237) (3F4A5)   ;(111101110111000111) (756707) (253383) (3DDC7)   ;(111101001001010001) (751121) (250449) (3D251)   ;(111101010000100100) (752044) (250916) (3D424)   ;(111110000110000101) (760605) (254341) (3E185)   ;(111111010111100011) (772743) (259555) (3F5E3)   ;
;536;(000000101101000000) (5500) (2880) (B40)    ;(000001101111011011) (15733) (7131) (1BDB)   ;(000010001110101011) (21653) (9131) (23AB)   ;(000010000101000111) (20507) (8519) (2147)   ;(000001011000010011) (13023) (5651) (1613)   ;(000000010110110000) (2660) (1456) (5B0)   ;(111111010011100000) (772340) (259296) (3F4E0)   ;(111110100000101111) (764057) (256047) (3E82F)   ;
;544;(111110001011000010) (761302) (254658) (3E2C2)    ;(111110010110011100) (762634) (255388) (3E59C)   ;(111110111101110101) (767565) (257909) (3EF75)   ;(111111110100111010) (776472) (261434) (3FD3A)   ;(000000101011110110) (5366) (2806) (AF6)   ;(000001010011110011) (12363) (5363) (14F3)   ;(000001100010101111) (14257) (6319) (18AF)   ;(000001010101111110) (12576) (5502) (157E)   ;
;552;(000000110010011000) (6230) (3224) (C98)    ;(000000000010110110) (266) (182) (B6)   ;(111111010100111000) (772470) (259384) (3F538)   ;(111110110100111010) (766472) (257338) (3ED3A)   ;(111110101011000000) (765300) (256704) (3EAC0)   ;(111110111000110011) (767063) (257587) (3EE33)   ;(111111011001011110) (773136) (259678) (3F65E)   ;(000000000011001111) (317) (207) (CF)   ;
;560;(000000101010010010) (5222) (2706) (A92)    ;(000001000100000100) (10404) (4356) (1104)   ;(000001001010000110) (11206) (4742) (1286)   ;(000000111011100010) (7342) (3810) (EE2)   ;(000000011101001111) (3517) (1871) (74F)   ;(111111111000001000) (777010) (261640) (3FE08)   ;(111111010110101000) (772650) (259496) (3F5A8)   ;(111111000001110011) (770163) (258163) (3F073)   ;
;568;(111110111110110110) (767666) (257974) (3EFB6)    ;(111111001101111011) (771573) (258939) (3F37B)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000001011011100) (1334) (732) (2DC)   ;(000000101000010110) (5026) (2582) (A16)   ;(000000111001000111) (7107) (3655) (E47)   ;(000000111001100101) (7145) (3685) (E65)   ;(000000101010001011) (5213) (2699) (A8B)   ;
;576;(000000001111101011) (1753) (1003) (3EB)    ;(111111110001110000) (776160) (261232) (3FC70)   ;(111111011000110000) (773060) (259632) (3F630)   ;(111111001011011000) (771330) (258776) (3F2D8)   ;(111111001100111100) (771474) (258876) (3F33C)   ;(111111011100100001) (773441) (259873) (3F721)   ;(111111110101011001) (776531) (261465) (3FD59)   ;(000000010000011010) (2032) (1050) (41A)   ;
;584;(000000100110000100) (4604) (2436) (984)    ;(000000110000100011) (6043) (3107) (C23)   ;(000000101101010101) (5525) (2901) (B55)   ;(000000011101101100) (3554) (1900) (76C)   ;(000000000110010101) (625) (405) (195)   ;(111111101101111001) (775571) (260985) (3FB79)   ;(111111011011001011) (773313) (259787) (3F6CB)   ;(111111010011001010) (772312) (259274) (3F4CA)   ;
;592;(111111010111110000) (772760) (259568) (3F5F0)    ;(111111100111010101) (774725) (260565) (3F9D5)   ;(111111111101010010) (777522) (261970) (3FF52)   ;(000000010011010111) (2327) (1239) (4D7)   ;(000000100011100000) (4340) (2272) (8E0)   ;(000000101001011000) (5130) (2648) (A58)   ;(000000100011101010) (4352) (2282) (8EA)   ;(000000010100010000) (2420) (1296) (510)   ;
;600;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111101011101011) (775353) (260843) (3FAEB)   ;(111111011101110111) (773567) (259959) (3F777)   ;(111111011001110101) (773165) (259701) (3F675)   ;(111111100000011101) (774035) (260125) (3F81D)   ;(111111101111101001) (775751) (261097) (3FBE9)   ;(000000000010111101) (275) (189) (BD)   ;(000000010100111101) (2475) (1341) (53D)   ;
;608;(000000100000101110) (4056) (2094) (82E)    ;(000000100011001000) (4310) (2248) (8C8)   ;(000000011011110000) (3360) (1776) (6F0)   ;(000000001100111001) (1471) (825) (339)   ;(111111111010110100) (777264) (261812) (3FEB4)   ;(111111101010101000) (775250) (260776) (3FAA8)   ;(111111100000101110) (774056) (260142) (3F82E)   ;(111111011111101110) (773756) (260078) (3F7EE)   ;
;616;(111111100111101011) (774753) (260587) (3F9EB)    ;(111111110110001011) (776613) (261515) (3FD8B)   ;(000000000111000010) (702) (450) (1C2)   ;(000000010101100100) (2544) (1380) (564)   ;(000000011101110001) (3561) (1905) (771)   ;(000000011101100011) (3543) (1891) (763)   ;(000000010101001010) (2512) (1354) (54A)   ;(000000000111000110) (706) (454) (1C6)   ;
;624;(111111110111011000) (776730) (261592) (3FDD8)    ;(111111101010011011) (775233) (260763) (3FA9B)   ;(111111100011101110) (774356) (260334) (3F8EE)   ;(111111100101000000) (774500) (260416) (3F940)   ;(111111101101101111) (775557) (260975) (3FB6F)   ;(111111111011010101) (777325) (261845) (3FED5)   ;(000000001001111010) (1172) (634) (27A)   ;(000000010101011010) (2532) (1370) (55A)   ;
;632;(000000011010101111) (3257) (1711) (6AF)    ;(000000011000100010) (3042) (1570) (622)   ;(000000001111100101) (1745) (997) (3E5)   ;(000000000010100000) (240) (160) (A0)   ;(111111110101000001) (776501) (261441) (3FD41)   ;(111111101010110111) (775267) (260791) (3FAB7)   ;(111111100110110010) (774662) (260530) (3F9B2)   ;(111111101001110010) (775162) (260722) (3FA72)   ;
;640;(111111110010110111) (776267) (261303) (3FCB7)    ;(111111111111011000) (777730) (262104) (3FFD8)   ;(000000001011110100) (1364) (756) (2F4)   ;(000000010100101101) (2455) (1325) (52D)   ;(000000010111101010) (2752) (1514) (5EA)   ;(000000010100000000) (2400) (1280) (500)   ;(000000001010111000) (1270) (696) (2B8)   ;(111111111110111011) (777673) (262075) (3FFBB)   ;
;648;(111111110011100001) (776341) (261345) (3FCE1)    ;(111111101011110100) (775364) (260852) (3FAF4)   ;(111111101001110110) (775166) (260726) (3FA76)   ;(111111101110000101) (775605) (260997) (3FB85)   ;(111111110111001011) (776713) (261579) (3FDCB)   ;(000000000010100010) (242) (162) (A2)   ;(000000001100111100) (1474) (828) (33C)   ;(000000010011100100) (2344) (1252) (4E4)   ;
;656;(000000010100100111) (2447) (1319) (527)    ;(000000001111111100) (1774) (1020) (3FC)   ;(000000000110111011) (673) (443) (1BB)   ;(111111111100001100) (777414) (261900) (3FF0C)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;(111111101101001000) (775510) (260936) (3FB48)   ;(111111101100110111) (775467) (260919) (3FB37)   ;(111111110001111011) (776173) (261243) (3FC7B)   ;
;664;(111111111010110010) (777262) (261810) (3FEB2)    ;(000000000100111001) (471) (313) (139)   ;(000000001101011101) (1535) (861) (35D)   ;(000000010010000111) (2207) (1159) (487)   ;(000000010001101010) (2152) (1130) (46A)   ;(000000001100010011) (1423) (787) (313)   ;(000000000011101010) (352) (234) (EA)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;
;672;(111111110010011110) (776236) (261278) (3FC9E)    ;(111111101110101100) (775654) (261036) (3FBAC)   ;(111111101111110010) (775762) (261106) (3FBF2)   ;(111111110101010101) (776525) (261461) (3FD55)   ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000110100111) (647) (423) (1A7)   ;(000000001101011101) (1535) (861) (35D)   ;(000000010000011100) (2034) (1052) (41C)   ;
;680;(000000001110110100) (1664) (948) (3B4)    ;(000000001001000110) (1106) (582) (246)   ;(000000000000111111) (77) (63) (3F)   ;(111111111000110000) (777060) (261680) (3FE30)   ;(111111110010101011) (776253) (261291) (3FCAB)   ;(111111110000011011) (776033) (261147) (3FC1B)   ;(111111110010100010) (776242) (261282) (3FCA2)   ;(111111111000010101) (777025) (261653) (3FE15)   ;
;688;(000000000000001001) (11) (9) (09)    ;(000000000111110000) (760) (496) (1F0)   ;(000000001101000100) (1504) (836) (344)   ;(000000001110101010) (1652) (938) (3AA)   ;(000000001100001001) (1411) (777) (309)   ;(000000000110010100) (624) (404) (194)   ;(111111111110110110) (777666) (262070) (3FFB6)   ;(111111110111110110) (776766) (261622) (3FDF6)   ;
;696;(111111110011001111) (776317) (261327) (3FCCF)    ;(111111110010010000) (776220) (261264) (3FC90)   ;(111111110101000111) (776507) (261447) (3FD47)   ;(111111111010111010) (777272) (261818) (3FEBA)   ;(000000000010000001) (201) (129) (81)   ;(000000001000011011) (1033) (539) (21B)   ;(000000001100010111) (1427) (791) (317)   ;(000000001100110011) (1463) (819) (333)   ;
;704;(000000001001101011) (1153) (619) (26B)    ;(000000000011111100) (374) (252) (FC)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(111111110111011001) (776731) (261593) (3FDD9)   ;(111111110100000100) (776404) (261380) (3FD04)   ;(111111110100000111) (776407) (261383) (3FD07)   ;(111111110111011101) (776735) (261597) (3FDDD)   ;(111111111101000110) (777506) (261958) (3FF46)   ;
;712;(000000000011011100) (334) (220) (DC)    ;(000000001000101100) (1054) (556) (22C)   ;(000000001011011100) (1334) (732) (2DC)   ;(000000001010111101) (1275) (701) (2BD)   ;(000000000111011100) (734) (476) (1DC)   ;(000000000001111100) (174) (124) (7C)   ;(111111111100000000) (777400) (261888) (3FF00)   ;(111111110111010010) (776722) (261586) (3FDD2)   ;
;720;(111111110101000101) (776505) (261445) (3FD45)    ;(111111110101111100) (776574) (261500) (3FD7C)   ;(111111111001100100) (777144) (261732) (3FE64)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000100011100) (434) (284) (11C)   ;(000000001000101001) (1051) (553) (229)   ;(000000001010010110) (1226) (662) (296)   ;(000000001001001010) (1112) (586) (24A)   ;
;728;(000000000101011101) (535) (349) (15D)    ;(000000000000010100) (24) (20) (14)   ;(111111111011001011) (777313) (261835) (3FECB)   ;(111111110111011111) (776737) (261599) (3FDDF)   ;(111111110110001110) (776616) (261518) (3FD8E)   ;(111111110111101100) (776754) (261612) (3FDEC)   ;(111111111011011011) (777333) (261851) (3FEDB)   ;(000000000000010111) (27) (23) (17)   ;
;736;(000000000101000110) (506) (326) (146)    ;(000000001000010100) (1024) (532) (214)   ;(000000001001001011) (1113) (587) (24B)   ;(000000000111011110) (736) (478) (1DE)   ;(000000000011101110) (356) (238) (EE)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(111111111010101100) (777254) (261804) (3FEAC)   ;(111111110111111010) (776772) (261626) (3FDFA)   ;
;744;(111111110111011011) (776733) (261595) (3FDDB)    ;(111111111001010100) (777124) (261716) (3FE54)   ;(111111111101000010) (777502) (261954) (3FF42)   ;(000000000001011111) (137) (95) (5F)   ;(000000000101011100) (534) (348) (15C)   ;(000000000111110100) (764) (500) (1F4)   ;(000000000111111110) (776) (510) (1FE)   ;(000000000101111010) (572) (378) (17A)   ;
;752;(000000000010010000) (220) (144) (90)    ;(111111111110000011) (777603) (262019) (3FF83)   ;(111111111010011110) (777236) (261790) (3FE9E)   ;(111111111000011111) (777037) (261663) (3FE1F)   ;(111111111000101000) (777050) (261672) (3FE28)   ;(111111111010110011) (777263) (261811) (3FEB3)   ;(111111111110011000) (777630) (262040) (3FF98)   ;(000000000010010100) (224) (148) (94)   ;
;760;(000000000101100010) (542) (354) (162)    ;(000000000111001010) (712) (458) (1CA)   ;(000000000110110001) (661) (433) (1B1)   ;(000000000100100000) (440) (288) (120)   ;(000000000001000010) (102) (66) (42)   ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111010011111) (777237) (261791) (3FE9F)   ;(111111111001001100) (777114) (261708) (3FE4C)   ;
;768;(111111111001110100) (777164) (261748) (3FE74)    ;(111111111100001000) (777410) (261896) (3FF08)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000010111001) (271) (185) (B9)   ;(000000000101011011) (533) (347) (15B)   ;(000000000110011010) (632) (410) (19A)   ;(000000000101100110) (546) (358) (166)   ;(000000000011010000) (320) (208) (D0)   ;
;776;(000000000000000011) (3) (3) (03)    ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111010101011) (777253) (261803) (3FEAB)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(111111111010111100) (777274) (261820) (3FEBC)   ;(111111111101010011) (777523) (261971) (3FF53)   ;(000000000000010110) (26) (22) (16)   ;(000000000011001111) (317) (207) (CF)   ;
;784;(000000000101001010) (512) (330) (14A)    ;(000000000101101000) (550) (360) (168)   ;(000000000100100001) (441) (289) (121)   ;(000000000010001100) (214) (140) (8C)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(111111111100101010) (777452) (261930) (3FF2A)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(111111111010110001) (777261) (261809) (3FEB1)   ;
;792;(111111111011111110) (777376) (261886) (3FEFE)    ;(111111111110010001) (777621) (262033) (3FF91)   ;(000000000001000000) (100) (64) (40)   ;(000000000011011001) (331) (217) (D9)   ;(000000000100110010) (462) (306) (132)   ;(000000000100110101) (465) (309) (135)   ;(000000000011100010) (342) (226) (E2)   ;(000000000001010010) (122) (82) (52)   ;
;800;(111111111110101111) (777657) (262063) (3FFAF)    ;(111111111100100101) (777445) (261925) (3FF25)   ;(111111111011011011) (777333) (261851) (3FEDB)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111100111010) (777472) (261946) (3FF3A)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001011110) (136) (94) (5E)   ;(000000000011011000) (330) (216) (D8)   ;
;808;(000000000100010101) (425) (277) (115)    ;(000000000100000011) (403) (259) (103)   ;(000000000010101010) (252) (170) (AA)   ;(000000000000100100) (44) (36) (24)   ;(111111111110010111) (777627) (262039) (3FF97)   ;(111111111100101010) (777452) (261930) (3FF2A)   ;(111111111011111010) (777372) (261882) (3FEFA)   ;(111111111100010100) (777424) (261908) (3FF14)   ;
;816;(111111111101101110) (777556) (261998) (3FF6E)    ;(111111111111101111) (777757) (262127) (3FFEF)   ;(000000000001110001) (161) (113) (71)   ;(000000000011010001) (321) (209) (D1)   ;(000000000011110100) (364) (244) (F4)   ;(000000000011010100) (324) (212) (D4)   ;(000000000001111001) (171) (121) (79)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;
;824;(111111111110001000) (777610) (262024) (3FF88)    ;(111111111100110101) (777465) (261941) (3FF35)   ;(111111111100011011) (777433) (261915) (3FF1B)   ;(111111111101000001) (777501) (261953) (3FF41)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000000001111) (17) (15) (0F)   ;(000000000001111011) (173) (123) (7B)   ;(000000000011000011) (303) (195) (C3)   ;
;832;(000000000011010011) (323) (211) (D3)    ;(000000000010101000) (250) (168) (A8)   ;(000000000001010000) (120) (80) (50)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(111111111100111100) (777474) (261948) (3FF3C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;840;(111111111111000000) (777700) (262080) (3FFC0)    ;(000000000000100110) (46) (38) (26)   ;(000000000001111110) (176) (126) (7E)   ;(000000000010110001) (261) (177) (B1)   ;(000000000010110010) (262) (178) (B2)   ;(000000000010000010) (202) (130) (82)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111010001) (777721) (262097) (3FFD1)   ;
;848;(111111111110000010) (777602) (262018) (3FF82)    ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111101011101) (777535) (261981) (3FF5D)   ;(111111111110001111) (777617) (262031) (3FF8F)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000110101) (65) (53) (35)   ;(000000000001111011) (173) (123) (7B)   ;(000000000010011101) (235) (157) (9D)   ;
;856;(000000000010010011) (223) (147) (93)    ;(000000000001100000) (140) (96) (60)   ;(000000000000010100) (24) (20) (14)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(111111111110000111) (777607) (262023) (3FF87)   ;(111111111101101100) (777554) (261996) (3FF6C)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;
;864;(111111111111110110) (777766) (262134) (3FFF6)    ;(000000000000111111) (77) (63) (3F)   ;(000000000001110100) (164) (116) (74)   ;(000000000010001001) (211) (137) (89)   ;(000000000001110110) (166) (118) (76)   ;(000000000001000100) (104) (68) (44)   ;(000000000000000000) (0) (0) (00)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;
;872;(111111111110001111) (777617) (262031) (3FF8F)    ;(111111111110000001) (777601) (262017) (3FF81)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(111111111111000111) (777707) (262087) (3FFC7)   ;(000000000000000111) (7) (7) (07)   ;(000000000001000011) (103) (67) (43)   ;(000000000001101010) (152) (106) (6A)   ;(000000000001110100) (164) (116) (74)   ;
;880;(000000000001011101) (135) (93) (5D)    ;(000000000000101101) (55) (45) (2D)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(111111111110011010) (777632) (262042) (3FF9A)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(111111111110101110) (777656) (262062) (3FFAE)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;888;(000000000000010011) (23) (19) (13)    ;(000000000001000011) (103) (67) (43)   ;(000000000001011111) (137) (95) (5F)   ;(000000000001100000) (140) (96) (60)   ;(000000000001000111) (107) (71) (47)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111110111110) (777676) (262078) (3FFBE)   ;
;896;(111111111110100110) (777646) (262054) (3FFA6)    ;(111111111110101000) (777650) (262056) (3FFA8)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000011010) (32) (26) (1A)   ;(000000000000111111) (77) (63) (3F)   ;(000000000001010010) (122) (82) (52)   ;(000000000001001110) (116) (78) (4E)   ;
;904;(000000000000110100) (64) (52) (34)    ;(000000000000001100) (14) (12) (0C)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111000010) (777702) (262082) (3FFC2)   ;(111111111110110011) (777663) (262067) (3FFB3)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(111111111111010011) (777723) (262099) (3FFD3)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;912;(000000000000011110) (36) (30) (1E)    ;(000000000000111010) (72) (58) (3A)   ;(000000000001000110) (106) (70) (46)   ;(000000000000111101) (75) (61) (3D)   ;(000000000000100101) (45) (37) (25)   ;(000000000000000010) (2) (2) (02)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;
;920;(111111111110111111) (777677) (262079) (3FFBF)    ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111100001) (777741) (262113) (3FFE1)   ;(000000000000000001) (1) (1) (01)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000110100) (64) (52) (34)   ;(000000000000111010) (72) (58) (3A)   ;(000000000000101111) (57) (47) (2F)   ;
;928;(000000000000011000) (30) (24) (18)    ;(111111111111111011) (777773) (262139) (3FFFB)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000000110) (6) (6) (06)   ;
;936;(000000000000011110) (36) (30) (1E)    ;(000000000000101101) (55) (45) (2D)   ;(000000000000101111) (57) (47) (2F)   ;(000000000000100100) (44) (36) (24)   ;(000000000000001111) (17) (15) (0F)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;944;(111111111111010101) (777725) (262101) (3FFD5)    ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000100110) (46) (38) (26)   ;(000000000000100101) (45) (37) (25)   ;(000000000000011010) (32) (26) (1A)   ;
;952;(000000000000001000) (10) (8) (08)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000001011) (13) (11) (0B)   ;
;960;(000000000000011001) (31) (25) (19)    ;(000000000000011111) (37) (31) (1F)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000010010) (22) (18) (12)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;
;968;(111111111111100110) (777746) (262118) (3FFE6)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010101) (25) (21) (15)   ;(000000000000011001) (31) (25) (19)   ;(000000000000010101) (25) (21) (15)   ;(000000000000001100) (14) (12) (0C)   ;
;976;(000000000000000000) (0) (0) (00)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000001011) (13) (11) (0B)   ;
;984;(000000000000010010) (22) (18) (12)    ;(000000000000010100) (24) (20) (14)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;992;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000010) (2) (2) (02)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000000100) (4) (4) (04)   ;
;1000;(111111111111111100) (777774) (262140) (3FFFC)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000100) (4) (4) (04)   ;(000000000000001100) (14) (12) (0C)   ;
;1008;(000000000000010000) (20) (16) (10)    ;(000000000000001111) (17) (15) (0F)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000000) (0) (0) (00)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;
;1016;(111111111111010110) (777726) (262102) (3FFD6)    ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000010) (2) (2) (02)   ;
;1024;(000000000000001110) (16) (14) (0E)    ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 252               ;
; Simple Multipliers (18-bit)           ; 111         ; 1                   ; 126               ;
; Embedded Multiplier Blocks            ; 111         ; --                  ; 126               ;
; Embedded Multiplier 9-bit elements    ; 222         ; 2                   ; 252               ;
; Signed Embedded Multipliers           ; 70          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 25          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 16          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                            ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_out2                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    iambic:iambic_inst|lpm_mult:Mult0|mult_iat:auto_generated|mac_mult1                                          ;                            ; DSPMULT_X13_Y8_N0  ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; lpm_mult:Mult0|mult_ift:auto_generated|w455w[0]                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ift:auto_generated|mac_mult1                                                             ;                            ; DSPMULT_X13_Y35_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_ift:auto_generated|mac_out4                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ift:auto_generated|mac_mult3                                                             ;                            ; DSPMULT_X13_Y39_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_ift:auto_generated|mac_out6                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ift:auto_generated|mac_mult5                                                             ;                            ; DSPMULT_X13_Y38_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_ift:auto_generated|mac_out8                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_ift:auto_generated|mac_mult7                                                             ;                            ; DSPMULT_X13_Y37_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y5_N0  ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_e7n:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y6_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y37_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y33_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y28_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y31_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X13_Y23_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X13_Y27_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X13_Y25_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X13_Y28_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y4_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X31_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X31_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X31_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X31_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X13_Y31_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X13_Y33_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y39_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y40_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y23_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y27_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X13_Y22_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult1|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X13_Y26_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y41_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y38_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y35_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y34_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X13_Y24_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X13_Y30_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X13_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X13_Y29_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X31_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst1|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X31_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:F|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:G|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:E|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:H|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y3_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X47_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X31_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver:receiver_inst0|firX8R8:fir2|fir256:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1               ;                            ; DSPMULT_X31_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y36_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y32_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y29_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:B|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y30_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y24_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y25_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult3             ;                            ; DSPMULT_X31_Y22_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|lpm_mult:Mult0|mult_s4t:auto_generated|mac_mult1             ;                            ; DSPMULT_X31_Y26_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y33_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y36_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y41_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y35_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y40_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y32_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y37_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y42_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    receiver2:receiver_inst2|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y30_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y34_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y38_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y39_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                 ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1             ;                            ; DSPMULT_X47_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[18]~36_OTERM4299_OTERM5181                                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult1|mult_gft:auto_generated|mac_mult7                                                             ;                            ; DSPMULT_X31_Y1_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5245                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult1|mult_gft:auto_generated|mac_mult5                                                             ;                            ; DSPMULT_X31_Y2_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_gft:auto_generated|add9_result[0]~0_OTERM4335_OTERM5281                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult1|mult_gft:auto_generated|mac_mult3                                                             ;                            ; DSPMULT_X31_Y3_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_gft:auto_generated|w507w[0]                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult1|mult_gft:auto_generated|mac_mult1                                                             ;                            ; DSPMULT_X31_Y4_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[18]~36_OTERM4233_OTERM5307                                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult5|mult_gft:auto_generated|mac_mult7                                                             ;                            ; DSPMULT_X31_Y5_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5371                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult5|mult_gft:auto_generated|mac_mult5                                                             ;                            ; DSPMULT_X31_Y6_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult5|mult_gft:auto_generated|add9_result[0]~0_OTERM4269_OTERM5407                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult5|mult_gft:auto_generated|mac_mult3                                                             ;                            ; DSPMULT_X31_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult5|mult_gft:auto_generated|w507w[0]                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult5|mult_gft:auto_generated|mac_mult1                                                             ;                            ; DSPMULT_X31_Y8_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FirInterp8_1024:fi|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                          ;                            ; DSPMULT_X13_Y2_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FirInterp8_1024:fi|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                          ;                            ; DSPMULT_X13_Y4_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[18]~36_OTERM4497_OTERM4803                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult2|mult_gft:auto_generated|mac_mult7                                                             ;                            ; DSPMULT_X13_Y12_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4867                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult2|mult_gft:auto_generated|mac_mult5                                                             ;                            ; DSPMULT_X13_Y14_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_gft:auto_generated|add9_result[0]~0_OTERM4533_OTERM4903                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult2|mult_gft:auto_generated|mac_mult3                                                             ;                            ; DSPMULT_X13_Y13_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult2|mult_gft:auto_generated|w507w[0]                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult2|mult_gft:auto_generated|mac_mult1                                                             ;                            ; DSPMULT_X13_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[18]~36_OTERM4431_OTERM4929                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult3|mult_gft:auto_generated|mac_mult7                                                             ;                            ; DSPMULT_X13_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM4993                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult3|mult_gft:auto_generated|mac_mult5                                                             ;                            ; DSPMULT_X13_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult3|mult_gft:auto_generated|add9_result[0]~0_OTERM4467_OTERM5029                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult3|mult_gft:auto_generated|mac_mult3                                                             ;                            ; DSPMULT_X13_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult3|mult_gft:auto_generated|w507w[0]                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult3|mult_gft:auto_generated|mac_mult1                                                             ;                            ; DSPMULT_X13_Y19_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[18]~36_OTERM4365_OTERM5055                                   ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult4|mult_gft:auto_generated|mac_mult7                                                             ;                            ; DSPMULT_X31_Y9_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5119                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult4|mult_gft:auto_generated|mac_mult5                                                             ;                            ; DSPMULT_X31_Y10_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult4|mult_gft:auto_generated|add9_result[0]~0_OTERM4401_OTERM5155                                     ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult4|mult_gft:auto_generated|mac_mult3                                                             ;                            ; DSPMULT_X31_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult4|mult_gft:auto_generated|w507w[0]                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    lpm_mult:Mult4|mult_gft:auto_generated|mac_mult1                                                             ;                            ; DSPMULT_X31_Y12_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_out2                                       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FirInterp5_1025_EER:fiEER|lpm_mult:Mult1|mult_35t:auto_generated|mac_mult1                                   ;                            ; DSPMULT_X47_Y1_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_out2                                       ; Simple Multiplier (18-bit) ; DSPOUT_X47_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    FirInterp5_1025_EER:fiEER|lpm_mult:Mult0|mult_35t:auto_generated|mac_mult1                                   ;                            ; DSPMULT_X47_Y2_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 63,605 / 116,715 ( 54 % ) ;
; C16 interconnects     ; 1,008 / 3,886 ( 26 % )    ;
; C4 interconnects      ; 35,235 / 73,752 ( 48 % )  ;
; Direct links          ; 10,781 / 116,715 ( 9 % )  ;
; Global clocks         ; 20 / 20 ( 100 % )         ;
; Local interconnects   ; 12,853 / 39,600 ( 32 % )  ;
; R24 interconnects     ; 1,180 / 3,777 ( 31 % )    ;
; R4 interconnects      ; 46,885 / 99,858 ( 47 % )  ;
+-----------------------+---------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 14.98) ; Number of LABs  (Total = 2451) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 5                              ;
; 2                                           ; 15                             ;
; 3                                           ; 10                             ;
; 4                                           ; 13                             ;
; 5                                           ; 18                             ;
; 6                                           ; 10                             ;
; 7                                           ; 12                             ;
; 8                                           ; 30                             ;
; 9                                           ; 31                             ;
; 10                                          ; 19                             ;
; 11                                          ; 35                             ;
; 12                                          ; 67                             ;
; 13                                          ; 70                             ;
; 14                                          ; 69                             ;
; 15                                          ; 157                            ;
; 16                                          ; 1890                           ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.77) ; Number of LABs  (Total = 2451) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 78                             ;
; 1 Clock                            ; 2026                           ;
; 1 Clock enable                     ; 1168                           ;
; 1 Sync. clear                      ; 313                            ;
; 1 Sync. load                       ; 169                            ;
; 2 Async. clears                    ; 1                              ;
; 2 Clock enables                    ; 385                            ;
; 2 Clocks                           ; 205                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 24.53) ; Number of LABs  (Total = 2451) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 4                              ;
; 1                                            ; 9                              ;
; 2                                            ; 8                              ;
; 3                                            ; 13                             ;
; 4                                            ; 15                             ;
; 5                                            ; 8                              ;
; 6                                            ; 12                             ;
; 7                                            ; 12                             ;
; 8                                            ; 18                             ;
; 9                                            ; 19                             ;
; 10                                           ; 11                             ;
; 11                                           ; 13                             ;
; 12                                           ; 29                             ;
; 13                                           ; 11                             ;
; 14                                           ; 34                             ;
; 15                                           ; 55                             ;
; 16                                           ; 137                            ;
; 17                                           ; 49                             ;
; 18                                           ; 81                             ;
; 19                                           ; 60                             ;
; 20                                           ; 72                             ;
; 21                                           ; 63                             ;
; 22                                           ; 105                            ;
; 23                                           ; 66                             ;
; 24                                           ; 80                             ;
; 25                                           ; 116                            ;
; 26                                           ; 140                            ;
; 27                                           ; 100                            ;
; 28                                           ; 161                            ;
; 29                                           ; 131                            ;
; 30                                           ; 127                            ;
; 31                                           ; 188                            ;
; 32                                           ; 504                            ;
+----------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                           ;
+--------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 13.05) ; Number of LABs  (Total = 2451) ;
+--------------------------------------------------+--------------------------------+
; 0                                                ; 7                              ;
; 1                                                ; 34                             ;
; 2                                                ; 32                             ;
; 3                                                ; 41                             ;
; 4                                                ; 48                             ;
; 5                                                ; 74                             ;
; 6                                                ; 42                             ;
; 7                                                ; 53                             ;
; 8                                                ; 92                             ;
; 9                                                ; 103                            ;
; 10                                               ; 117                            ;
; 11                                               ; 146                            ;
; 12                                               ; 179                            ;
; 13                                               ; 178                            ;
; 14                                               ; 176                            ;
; 15                                               ; 261                            ;
; 16                                               ; 524                            ;
; 17                                               ; 83                             ;
; 18                                               ; 55                             ;
; 19                                               ; 46                             ;
; 20                                               ; 53                             ;
; 21                                               ; 16                             ;
; 22                                               ; 11                             ;
; 23                                               ; 16                             ;
; 24                                               ; 15                             ;
; 25                                               ; 38                             ;
; 26                                               ; 2                              ;
; 27                                               ; 2                              ;
; 28                                               ; 2                              ;
; 29                                               ; 0                              ;
; 30                                               ; 2                              ;
; 31                                               ; 1                              ;
; 32                                               ; 2                              ;
+--------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 21.84) ; Number of LABs  (Total = 2451) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 6                              ;
; 3                                            ; 13                             ;
; 4                                            ; 39                             ;
; 5                                            ; 23                             ;
; 6                                            ; 34                             ;
; 7                                            ; 29                             ;
; 8                                            ; 25                             ;
; 9                                            ; 24                             ;
; 10                                           ; 37                             ;
; 11                                           ; 33                             ;
; 12                                           ; 39                             ;
; 13                                           ; 43                             ;
; 14                                           ; 45                             ;
; 15                                           ; 63                             ;
; 16                                           ; 76                             ;
; 17                                           ; 127                            ;
; 18                                           ; 167                            ;
; 19                                           ; 197                            ;
; 20                                           ; 118                            ;
; 21                                           ; 114                            ;
; 22                                           ; 97                             ;
; 23                                           ; 108                            ;
; 24                                           ; 67                             ;
; 25                                           ; 87                             ;
; 26                                           ; 80                             ;
; 27                                           ; 113                            ;
; 28                                           ; 75                             ;
; 29                                           ; 79                             ;
; 30                                           ; 74                             ;
; 31                                           ; 68                             ;
; 32                                           ; 97                             ;
; 33                                           ; 64                             ;
; 34                                           ; 35                             ;
; 35                                           ; 98                             ;
; 36                                           ; 32                             ;
; 37                                           ; 20                             ;
; 38                                           ; 5                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                                                                                                                                     ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                                                                                                                                    ; 114          ; 0            ; 114          ; 0            ; 0            ; 119       ; 114          ; 0            ; 119       ; 119       ; 0            ; 0            ; 0            ; 4            ; 44           ; 0            ; 0            ; 44           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 119       ; 0            ; 0            ;
; Total Unchecked                                                                                                                               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable                                                                                                                            ; 5            ; 119          ; 5            ; 119          ; 119          ; 0         ; 5            ; 119          ; 0         ; 0         ; 119          ; 119          ; 119          ; 115          ; 75           ; 119          ; 119          ; 75           ; 115          ; 119          ; 119          ; 119          ; 119          ; 119          ; 119          ; 119          ; 119          ; 0         ; 119          ; 119          ;
; Total Fail                                                                                                                                    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FPGA_PLL                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_DATA                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_CLK                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_LE                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAND                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DITH                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHDN                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_ALC                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[0]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[1]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[2]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[3]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[4]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[5]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[6]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[7]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[8]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[9]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[10]                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[11]                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[12]                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[13]                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CBCLK                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLRCIN                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLRCOUT                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CDIN                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMCLK                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMODE                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nCS                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOSI                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SSCK                                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[0]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[1]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[2]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[3]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX_EN                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX_CLOCK                                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_INT_N                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RESET_N                                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_25MHZ                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_MDC                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCK                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SI                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCONFIG                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCMOSI                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCCLK                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nADCCS                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SDO                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SDI                                                                                                                                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SCK                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J15_5                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J15_6                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_PTT                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MODE2                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO1                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT0                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT1                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT2                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT3                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT4                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT5                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT6                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Status_LED                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED2                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED3                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED4                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED5                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED6                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED7                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED8                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED9                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED10                                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM_out                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_MDIO                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO5                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OSC_10MHZ                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; _122MHz                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LTC2208_122MHz                                                                                                                                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_CLK125                                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RX_DV                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO2                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY_DASH                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY_DOT                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SO                                                                                                                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX_CLOCK                                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO8                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OVERFLOW                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO4                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO6                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PTT                                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[0]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[4]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[12]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[8]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[5]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[13]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[1]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[9]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[6]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[14]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[2]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[10]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[7]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[15]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[3]                                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[11]                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ANT_TUNE                                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[0]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[1]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[3]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[2]                                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCMISO                                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CDOUT                                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; On                       ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                           ;
+-----------------------------------------------------------------------------+---------------------------------------+-------------------+
; Source Clock(s)                                                             ; Destination Clock(s)                  ; Delay Added in ns ;
+-----------------------------------------------------------------------------+---------------------------------------+-------------------+
; I/O                                                                         ; LTC2208_122MHz                        ; 727.9             ;
; I/O                                                                         ; _122MHz                               ; 95.8              ;
; LTC2208_122MHz,PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]      ; spc[2]                                ; 43.9              ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0],pro_count[2]        ; LTC2208_122MHz                        ; 37.1              ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0],pro_count[2]        ; spc[2]                                ; 34.6              ;
; pro_count[2]                                                                ; LTC2208_122MHz                        ; 26.8              ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1]                        ; _122MHz                               ; 18.6              ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0],spc[2],pro_count[2] ; spc[2]                                ; 12.9              ;
; pro_count[2]                                                                ; sidetone:sidetone_inst|sidetone_clock ; 11.6              ;
; LTC2208_122MHz                                                              ; spc[2]                                ; 9.6               ;
+-----------------------------------------------------------------------------+---------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                               ; Destination Register                                                                                                                                                                                                                                   ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; profile:profile_CW|char_PTT                                                                                                                   ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 15.085            ;
; profile:profile_CW|hang_PTT                                                                                                                   ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 14.468            ;
; IF_ATTEN[0]                                                                                                                                   ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 14.275            ;
; SPI:Alex_SPI_Tx|previous_Alex_data[14]                                                                                                        ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 14.275            ;
; SPI:Alex_SPI_Tx|previous_Alex_data[15]                                                                                                        ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 14.275            ;
; TR_relay_disable                                                                                                                              ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 14.275            ;
; SPI:Alex_SPI_Tx|previous_Alex_data[27]                                                                                                        ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 14.275            ;
; debounce:de_PTT|clean_pb                                                                                                                      ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 14.275            ;
; IF_Rx_ctrl_0[0]                                                                                                                               ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 14.275            ;
; LPF_select:Alex_LPF_select|LPF[3]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[23]                                                                                                                                                                                                                 ; 4.106             ;
; LPF_select:Alex_LPF_select|LPF[2]                                                                                                             ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 3.976             ;
; LPF_select:Alex_LPF_select|LPF[4]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[29]                                                                                                                                                                                                                 ; 3.867             ;
; Alex_manual_LPF[4]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[29]                                                                                                                                                                                                                 ; 3.670             ;
; Alex_manual                                                                                                                                   ; SPI:Alex_SPI_Tx|previous_Alex_data[29]                                                                                                                                                                                                                 ; 3.670             ;
; LPF_select:Alex_LPF_select|LPF[6]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[31]                                                                                                                                                                                                                 ; 3.421             ;
; LPF_select:Alex_LPF_select|LPF[5]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[30]                                                                                                                                                                                                                 ; 3.400             ;
; Alex_manual_LPF[6]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[31]                                                                                                                                                                                                                 ; 3.280             ;
; _122MHz                                                                                                                                       ; FirInterp5_1025_EER:fiEER|firrom1_1025:rom|altsyncram:altsyncram_component|altsyncram_reb1:auto_generated|altsyncram:ram_block1a0|altsyncram_gt83:auto_generated|ram_block1a35                                                                         ; 3.260             ;
; Alex_manual_LPF[2]                                                                                                                            ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 3.215             ;
; Alex_manual_LPF[3]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[23]                                                                                                                                                                                                                 ; 3.194             ;
; LPF_select:Alex_LPF_select|LPF[0]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                                                                                                                                 ; 3.113             ;
; HPF_select:Alex_HPF_select|HPF[2]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[4]                                                                                                                                                                                                                  ; 3.065             ;
; HPF_select:Alex_HPF_select|HPF[1]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[2]                                                                                                                                                                                                                  ; 3.047             ;
; HPF_select:Alex_HPF_select|HPF[0]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                                                                                                                  ; 3.041             ;
; LPF_select:Alex_LPF_select|LPF[1]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[21]                                                                                                                                                                                                                 ; 3.026             ;
; HPF_select:Alex_HPF_select|HPF[4]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[6]                                                                                                                                                                                                                  ; 2.992             ;
; C122_freq_max[25]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.952             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a7~portb_address_reg0 ; 2.941             ;
; Alex_manual_LPF[5]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[30]                                                                                                                                                                                                                 ; 2.924             ;
; HPF_select:Alex_HPF_select|HPF[3]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[5]                                                                                                                                                                                                                  ; 2.893             ;
; HPF_select:Alex_HPF_select|HPF[5]                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[12]                                                                                                                                                                                                                 ; 2.816             ;
; Alex_manual_HPF[4]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[6]                                                                                                                                                                                                                  ; 2.784             ;
; PHY_MDIO                                                                                                                                      ; speed_100T                                                                                                                                                                                                                                             ; 2.586             ;
; Alex_manual_LPF[0]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[20]                                                                                                                                                                                                                 ; 2.565             ;
; C122_freq_max[26]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.553             ;
; Alex_manual_HPF[2]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[4]                                                                                                                                                                                                                  ; 2.510             ;
; Alex_manual_LPF[1]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[21]                                                                                                                                                                                                                 ; 2.479             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[1]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 2.461             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[0]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 2.439             ;
; Alex_manual_HPF[0]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[1]                                                                                                                                                                                                                  ; 2.424             ;
; C122_freq_max[28]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.415             ;
; C122_freq_max[27]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.415             ;
; C122_freq_max[29]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.415             ;
; C122_freq_max[31]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[30]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[22]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[19]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[21]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[20]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[18]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[17]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[14]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[13]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[15]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[16]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[12]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[11]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[10]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[9]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[4]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[2]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[1]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[5]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[0]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[3]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[6]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[8]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[7]                                                                                                                              ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[24]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; C122_freq_max[23]                                                                                                                             ; SPI:Alex_SPI_Tx|previous_Alex_data[3]                                                                                                                                                                                                                  ; 2.368             ;
; Alex_manual_HPF[1]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[2]                                                                                                                                                                                                                  ; 2.348             ;
; Alex_manual_HPF[3]                                                                                                                            ; SPI:Alex_SPI_Tx|previous_Alex_data[5]                                                                                                                                                                                                                  ; 2.331             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[3]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 2.190             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[5]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 2.181             ;
; SPI:Alex_SPI_Tx|data_count[1]                                                                                                                 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 2.173             ;
; IF_ATTEN[1]                                                                                                                                   ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 2.173             ;
; SPI:Alex_SPI_Tx|data_count[4]                                                                                                                 ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 2.173             ;
; ADCMISO                                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block8a4~porta_datain_reg0                                                                                              ; 2.099             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[9]                   ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.986             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[2]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 1.919             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[5]                   ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.832             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[15]                  ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.769             ;
; Alex_manual_HPF[5]                                                                                                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 1.733             ;
; Alex_6m_preamp                                                                                                                                ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                                                                                                               ; 1.733             ;
; LTC2208_122MHz                                                                                                                                ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|Rmult[22]                                                                                                                                                                                              ; 1.714             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[4]                   ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.708             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[4]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 1.691             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[14]                  ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.645             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[7]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 1.574             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[8]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 1.572             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[9]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 1.558             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[13]                  ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.555             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[12]                  ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.555             ;
; counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_48j:auto_generated|counter_reg_bit[6]                                             ; FirInterp5_1025_EER:fiEER|rstate~12                                                                                                                                                                                                                    ; 1.536             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[7]                   ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.523             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[1]                   ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.517             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[3]                   ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.461             ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_4e91:auto_generated|q_a[11]                  ; I2S_xmit:LR|last_data[15]                                                                                                                                                                                                                              ; 1.446             ;
; ping_reply                                                                                                                                    ; Tx_MAC:Tx_MAC_inst|erase_done_ACK                                                                                                                                                                                                                      ; 1.412             ;
; SPI:Alex_SPI_Tx|previous_Alex_data[6]                                                                                                         ; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                                                                            ; 1.383             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP3C40Q240C8 for design "Hermes"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 125, and phase shift of 0 degrees (0 ps) for C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0] port
Info (15535): Implemented PLL "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1536, and phase shift of 0 degrees (0 ps) for C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[1] port
Info (15535): Implemented PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 43, clock division of 110, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 43, clock division of 176130, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 80, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3] port
Info (15535): Implemented PLL "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] port
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C16Q240C8 is compatible
    Info (176445): Device EP3C25Q240C8 is compatible
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin Data[1]/ASDO
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin FLASH_nCE/nCSO
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin DCLK
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin Data[0]
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 119 total pins
    Info (169086): Pin SPI_SDI not assigned to an exact location on the device
Critical Warning (176598): PLL "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_150"
Critical Warning (176598): PLL "C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_89"
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7gh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_a9l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_atj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_kah1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_nhk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe15|dffe16a* 
Info (332104): Reading SDC File: 'Hermes.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 110 -multiply_by 43 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 176130 -multiply_by 43 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 80 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {PLL2_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -duty_cycle 50.00 -name {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL2_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1536 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332088): No paths exist between clock target "sidetone:sidetone_inst|sidetone_clock" of clock "sidetone:sidetone_inst|sidetone_clock" and its clock source. Assuming zero source clock latency.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 21 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    8.138      _122MHz
    Info (332111):   20.818 Attenuator:Attenuator_inst|clk_2
    Info (332111):  325.520 Hermes_clk_lrclk_gen:clrgen|BCLK
    Info (332111):    8.138 LTC2208_122MHz
    Info (332111):  100.000    OSC_10MHZ
    Info (332111):    8.000   PHY_CLK125
    Info (332111):   40.000 PHY_RX_CLOCK
    Info (332111):   80.000 PHY_RX_CLOCK_2
    Info (332111): 12500.000 PLL2_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  400.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   80.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.818 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   81.380 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111): 33333.626 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):  651.040 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]
    Info (332111): 12499.968 PLL_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    4.069 PLL_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111): 5208.320 pro_count[2]
    Info (332111): 5520.000 sidetone:sidetone_inst|sidetone_clock
    Info (332111): 2604.160       spc[2]
Info (176353): Automatically promoted node C10_PLL:PLL2_inst|altpll:altpll_component|C10_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176352): Promoted node PHY_CLK125~input (placed in PIN 149 (CLK7, DIFFCLK_3n))
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info (176353): Automatically promoted node PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C4 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node PHY_RX_CLOCK~input (placed in PIN 31 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node PHY_RX_CLOCK_2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PHY_RX_CLOCK_2~0
Info (176353): Automatically promoted node sw_clock 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Hermes_clk_lrclk_gen:clrgen|BCLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Hermes_clk_lrclk_gen:clrgen|BCLK~0
        Info (176357): Destination node I2S_rcv:MIC|bc0
        Info (176357): Destination node CBCLK~output
Info (176353): Automatically promoted node pro_count[2] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pro_count[2]~0
Info (176353): Automatically promoted node spc[2] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node spc[2]~0
Info (176353): Automatically promoted node sidetone:sidetone_inst|sidetone_clock 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sidetone:sidetone_inst|sidetone_clock~0
Info (176353): Automatically promoted node Attenuator:Attenuator_inst|clk_2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Attenuator:Attenuator_inst|clk_2~0
Info (176353): Automatically promoted node Rx_MAC:Rx_MAC_inst|run 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|address_reg_b[0]
        Info (176357): Destination node SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_atj1:auto_generated|altsyncram_vj31:fifo_ram|address_reg_b[1]
        Info (176357): Destination node CW_char~0
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Selector173~148
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Selector172~138
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Add40~0
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Add40~1
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Selector90~1
        Info (176357): Destination node Tx_MAC:Tx_MAC_inst|Selector99~1
        Info (176357): Destination node Rx_MAC:Rx_MAC_inst|PHY_Rx_state~25
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1821 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 626 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 754 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVCMOS.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 12 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  2 pins available
Warning (15064): PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" output port clk[1] feeds output pin "CMCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15056): PLL "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" input clock inclk[0] may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" is driven by PHY_CLK125~inputclkctrl which is OUTCLK output port of Clock control block type node PHY_CLK125~inputclkctrl
Warning (15064): PLL "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" output port clk[1] feeds output pin "PHY_TX_CLOCK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "PLL_clocks:PLL_clocks_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|pll1" output port clk[1] feeds output pin "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK_OBUF" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:11
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:36
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:05
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 56 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:02:00
Info (170193): Fitter routing operations beginning
Info (170089): 1e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 39% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21
Info (170194): Fitter routing operations ending: elapsed time is 00:01:36
Info (11888): Total time spent on timing analysis during the Fitter is 112.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:16
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 uses I/O standard 3.3-V LVCMOS at 24
Warning (169177): 44 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin PHY_INT_N uses I/O standard 3.3-V LVCMOS at 55
    Info (169178): Pin CLK_25MHZ uses I/O standard 3.3-V LVCMOS at 33
    Info (169178): Pin SPI_SDI uses I/O standard 3.3-V LVCMOS at 32
    Info (169178): Pin MODE2 uses I/O standard 3.3-V LVCMOS at 110
    Info (169178): Pin PHY_MDIO uses I/O standard 3.3-V LVCMOS at 52
    Info (169178): Pin IO5 uses I/O standard 3.3-V LVCMOS at 99
    Info (169178): Pin OSC_10MHZ uses I/O standard 3.3-V LVCMOS at 89
    Info (169178): Pin _122MHz uses I/O standard 3.3-V LVCMOS at 150
    Info (169178): Pin LTC2208_122MHz uses I/O standard 3.3-V LVCMOS at 152
    Info (169178): Pin PHY_CLK125 uses I/O standard 3.3-V LVCMOS at 149
    Info (169178): Pin RX_DV uses I/O standard 3.3-V LVCMOS at 113
    Info (169178): Pin IO2 uses I/O standard 3.3-V LVCMOS at 46
    Info (169178): Pin KEY_DASH uses I/O standard 3.3-V LVCMOS at 73
    Info (169178): Pin KEY_DOT uses I/O standard 3.3-V LVCMOS at 76
    Info (169178): Pin SO uses I/O standard 3.3-V LVCMOS at 70
    Info (169178): Pin PHY_RX_CLOCK uses I/O standard 3.3-V LVCMOS at 31
    Info (169178): Pin IO8 uses I/O standard 3.3-V LVCMOS at 126
    Info (169178): Pin OVERFLOW uses I/O standard 3.3-V LVCMOS at 146
    Info (169178): Pin IO4 uses I/O standard 3.3-V LVCMOS at 88
    Info (169178): Pin IO6 uses I/O standard 3.3-V LVCMOS at 100
    Info (169178): Pin PTT uses I/O standard 3.3-V LVCMOS at 98
    Info (169178): Pin INA[0] uses I/O standard 3.3-V LVCMOS at 187
    Info (169178): Pin INA[4] uses I/O standard 3.3-V LVCMOS at 183
    Info (169178): Pin INA[12] uses I/O standard 3.3-V LVCMOS at 162
    Info (169178): Pin INA[8] uses I/O standard 3.3-V LVCMOS at 171
    Info (169178): Pin INA[5] uses I/O standard 3.3-V LVCMOS at 177
    Info (169178): Pin INA[13] uses I/O standard 3.3-V LVCMOS at 161
    Info (169178): Pin INA[1] uses I/O standard 3.3-V LVCMOS at 186
    Info (169178): Pin INA[9] uses I/O standard 3.3-V LVCMOS at 169
    Info (169178): Pin INA[6] uses I/O standard 3.3-V LVCMOS at 176
    Info (169178): Pin INA[14] uses I/O standard 3.3-V LVCMOS at 160
    Info (169178): Pin INA[2] uses I/O standard 3.3-V LVCMOS at 185
    Info (169178): Pin INA[10] uses I/O standard 3.3-V LVCMOS at 166
    Info (169178): Pin INA[7] uses I/O standard 3.3-V LVCMOS at 173
    Info (169178): Pin INA[15] uses I/O standard 3.3-V LVCMOS at 159
    Info (169178): Pin INA[3] uses I/O standard 3.3-V LVCMOS at 184
    Info (169178): Pin INA[11] uses I/O standard 3.3-V LVCMOS at 164
    Info (169178): Pin ANT_TUNE uses I/O standard 3.3-V LVCMOS at 94
    Info (169178): Pin PHY_RX[0] uses I/O standard 3.3-V LVCMOS at 6
    Info (169178): Pin PHY_RX[1] uses I/O standard 3.3-V LVCMOS at 13
    Info (169178): Pin PHY_RX[3] uses I/O standard 3.3-V LVCMOS at 21
    Info (169178): Pin PHY_RX[2] uses I/O standard 3.3-V LVCMOS at 18
    Info (169178): Pin ADCMISO uses I/O standard 3.3-V LVCMOS at 57
    Info (169178): Pin CDOUT uses I/O standard 3.3-V LVCMOS at 235
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447.
    Info (169178): Pin ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 uses I/O standard 3.3-V LVCMOS at 24
Info (144001): Generated suppressed messages file E:/HPSDR/trunk/Hermes/Source/Hermes_v3.1/Hermes.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 1904 megabytes
    Info: Processing ended: Mon Jan 19 19:17:23 2015
    Info: Elapsed time: 00:07:28
    Info: Total CPU time (on all processors): 00:12:48


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/HPSDR/trunk/Hermes/Source/Hermes_v3.1/Hermes.fit.smsg.


