$comment
	File created using the following command:
		vcd file MIPS_QuartusPrimeProject.msim.vcd -direction
$end
$date
	Fri Nov 24 15:59:50 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module fluxodedados_vhd_vec_tst $end
$var wire 1 ! A [31] $end
$var wire 1 " A [30] $end
$var wire 1 # A [29] $end
$var wire 1 $ A [28] $end
$var wire 1 % A [27] $end
$var wire 1 & A [26] $end
$var wire 1 ' A [25] $end
$var wire 1 ( A [24] $end
$var wire 1 ) A [23] $end
$var wire 1 * A [22] $end
$var wire 1 + A [21] $end
$var wire 1 , A [20] $end
$var wire 1 - A [19] $end
$var wire 1 . A [18] $end
$var wire 1 / A [17] $end
$var wire 1 0 A [16] $end
$var wire 1 1 A [15] $end
$var wire 1 2 A [14] $end
$var wire 1 3 A [13] $end
$var wire 1 4 A [12] $end
$var wire 1 5 A [11] $end
$var wire 1 6 A [10] $end
$var wire 1 7 A [9] $end
$var wire 1 8 A [8] $end
$var wire 1 9 A [7] $end
$var wire 1 : A [6] $end
$var wire 1 ; A [5] $end
$var wire 1 < A [4] $end
$var wire 1 = A [3] $end
$var wire 1 > A [2] $end
$var wire 1 ? A [1] $end
$var wire 1 @ A [0] $end
$var wire 1 A B [31] $end
$var wire 1 B B [30] $end
$var wire 1 C B [29] $end
$var wire 1 D B [28] $end
$var wire 1 E B [27] $end
$var wire 1 F B [26] $end
$var wire 1 G B [25] $end
$var wire 1 H B [24] $end
$var wire 1 I B [23] $end
$var wire 1 J B [22] $end
$var wire 1 K B [21] $end
$var wire 1 L B [20] $end
$var wire 1 M B [19] $end
$var wire 1 N B [18] $end
$var wire 1 O B [17] $end
$var wire 1 P B [16] $end
$var wire 1 Q B [15] $end
$var wire 1 R B [14] $end
$var wire 1 S B [13] $end
$var wire 1 T B [12] $end
$var wire 1 U B [11] $end
$var wire 1 V B [10] $end
$var wire 1 W B [9] $end
$var wire 1 X B [8] $end
$var wire 1 Y B [7] $end
$var wire 1 Z B [6] $end
$var wire 1 [ B [5] $end
$var wire 1 \ B [4] $end
$var wire 1 ] B [3] $end
$var wire 1 ^ B [2] $end
$var wire 1 _ B [1] $end
$var wire 1 ` B [0] $end
$var wire 1 a BEQ $end
$var wire 1 b C [25] $end
$var wire 1 c C [24] $end
$var wire 1 d C [23] $end
$var wire 1 e C [22] $end
$var wire 1 f C [21] $end
$var wire 1 g C [20] $end
$var wire 1 h C [19] $end
$var wire 1 i C [18] $end
$var wire 1 j C [17] $end
$var wire 1 k C [16] $end
$var wire 1 l C [15] $end
$var wire 1 m C [14] $end
$var wire 1 n C [13] $end
$var wire 1 o C [12] $end
$var wire 1 p C [11] $end
$var wire 1 q C [10] $end
$var wire 1 r C [9] $end
$var wire 1 s C [8] $end
$var wire 1 t C [7] $end
$var wire 1 u C [6] $end
$var wire 1 v C [5] $end
$var wire 1 w C [4] $end
$var wire 1 x C [3] $end
$var wire 1 y C [2] $end
$var wire 1 z C [1] $end
$var wire 1 { C [0] $end
$var wire 1 | CLK $end
$var wire 1 } D [4] $end
$var wire 1 ~ D [3] $end
$var wire 1 !! D [2] $end
$var wire 1 "! D [1] $end
$var wire 1 #! D [0] $end
$var wire 1 $! E [4] $end
$var wire 1 %! E [3] $end
$var wire 1 &! E [2] $end
$var wire 1 '! E [1] $end
$var wire 1 (! E [0] $end
$var wire 1 )! enderecoDisplay [31] $end
$var wire 1 *! enderecoDisplay [30] $end
$var wire 1 +! enderecoDisplay [29] $end
$var wire 1 ,! enderecoDisplay [28] $end
$var wire 1 -! enderecoDisplay [27] $end
$var wire 1 .! enderecoDisplay [26] $end
$var wire 1 /! enderecoDisplay [25] $end
$var wire 1 0! enderecoDisplay [24] $end
$var wire 1 1! enderecoDisplay [23] $end
$var wire 1 2! enderecoDisplay [22] $end
$var wire 1 3! enderecoDisplay [21] $end
$var wire 1 4! enderecoDisplay [20] $end
$var wire 1 5! enderecoDisplay [19] $end
$var wire 1 6! enderecoDisplay [18] $end
$var wire 1 7! enderecoDisplay [17] $end
$var wire 1 8! enderecoDisplay [16] $end
$var wire 1 9! enderecoDisplay [15] $end
$var wire 1 :! enderecoDisplay [14] $end
$var wire 1 ;! enderecoDisplay [13] $end
$var wire 1 <! enderecoDisplay [12] $end
$var wire 1 =! enderecoDisplay [11] $end
$var wire 1 >! enderecoDisplay [10] $end
$var wire 1 ?! enderecoDisplay [9] $end
$var wire 1 @! enderecoDisplay [8] $end
$var wire 1 A! enderecoDisplay [7] $end
$var wire 1 B! enderecoDisplay [6] $end
$var wire 1 C! enderecoDisplay [5] $end
$var wire 1 D! enderecoDisplay [4] $end
$var wire 1 E! enderecoDisplay [3] $end
$var wire 1 F! enderecoDisplay [2] $end
$var wire 1 G! enderecoDisplay [1] $end
$var wire 1 H! enderecoDisplay [0] $end
$var wire 1 I! G [4] $end
$var wire 1 J! G [3] $end
$var wire 1 K! G [2] $end
$var wire 1 L! G [1] $end
$var wire 1 M! G [0] $end
$var wire 1 N! habEscritaDisplay $end
$var wire 1 O! habEscritaMEM $end
$var wire 1 P! habEscritaReg $end
$var wire 1 Q! habLeituraMEM $end
$var wire 1 R! I [31] $end
$var wire 1 S! I [30] $end
$var wire 1 T! I [29] $end
$var wire 1 U! I [28] $end
$var wire 1 V! I [27] $end
$var wire 1 W! I [26] $end
$var wire 1 X! I [25] $end
$var wire 1 Y! I [24] $end
$var wire 1 Z! I [23] $end
$var wire 1 [! I [22] $end
$var wire 1 \! I [21] $end
$var wire 1 ]! I [20] $end
$var wire 1 ^! I [19] $end
$var wire 1 _! I [18] $end
$var wire 1 `! I [17] $end
$var wire 1 a! I [16] $end
$var wire 1 b! I [15] $end
$var wire 1 c! I [14] $end
$var wire 1 d! I [13] $end
$var wire 1 e! I [12] $end
$var wire 1 f! I [11] $end
$var wire 1 g! I [10] $end
$var wire 1 h! I [9] $end
$var wire 1 i! I [8] $end
$var wire 1 j! I [7] $end
$var wire 1 k! I [6] $end
$var wire 1 l! I [5] $end
$var wire 1 m! I [4] $end
$var wire 1 n! I [3] $end
$var wire 1 o! I [2] $end
$var wire 1 p! I [1] $end
$var wire 1 q! I [0] $end
$var wire 1 r! J [31] $end
$var wire 1 s! J [30] $end
$var wire 1 t! J [29] $end
$var wire 1 u! J [28] $end
$var wire 1 v! J [27] $end
$var wire 1 w! J [26] $end
$var wire 1 x! J [25] $end
$var wire 1 y! J [24] $end
$var wire 1 z! J [23] $end
$var wire 1 {! J [22] $end
$var wire 1 |! J [21] $end
$var wire 1 }! J [20] $end
$var wire 1 ~! J [19] $end
$var wire 1 !" J [18] $end
$var wire 1 "" J [17] $end
$var wire 1 #" J [16] $end
$var wire 1 $" J [15] $end
$var wire 1 %" J [14] $end
$var wire 1 &" J [13] $end
$var wire 1 '" J [12] $end
$var wire 1 (" J [11] $end
$var wire 1 )" J [10] $end
$var wire 1 *" J [9] $end
$var wire 1 +" J [8] $end
$var wire 1 ," J [7] $end
$var wire 1 -" J [6] $end
$var wire 1 ." J [5] $end
$var wire 1 /" J [4] $end
$var wire 1 0" J [3] $end
$var wire 1 1" J [2] $end
$var wire 1 2" J [1] $end
$var wire 1 3" J [0] $end
$var wire 1 4" L [31] $end
$var wire 1 5" L [30] $end
$var wire 1 6" L [29] $end
$var wire 1 7" L [28] $end
$var wire 1 8" L [27] $end
$var wire 1 9" L [26] $end
$var wire 1 :" L [25] $end
$var wire 1 ;" L [24] $end
$var wire 1 <" L [23] $end
$var wire 1 =" L [22] $end
$var wire 1 >" L [21] $end
$var wire 1 ?" L [20] $end
$var wire 1 @" L [19] $end
$var wire 1 A" L [18] $end
$var wire 1 B" L [17] $end
$var wire 1 C" L [16] $end
$var wire 1 D" L [15] $end
$var wire 1 E" L [14] $end
$var wire 1 F" L [13] $end
$var wire 1 G" L [12] $end
$var wire 1 H" L [11] $end
$var wire 1 I" L [10] $end
$var wire 1 J" L [9] $end
$var wire 1 K" L [8] $end
$var wire 1 L" L [7] $end
$var wire 1 M" L [6] $end
$var wire 1 N" L [5] $end
$var wire 1 O" L [4] $end
$var wire 1 P" L [3] $end
$var wire 1 Q" L [2] $end
$var wire 1 R" L [1] $end
$var wire 1 S" L [0] $end
$var wire 1 T" M [31] $end
$var wire 1 U" M [30] $end
$var wire 1 V" M [29] $end
$var wire 1 W" M [28] $end
$var wire 1 X" M [27] $end
$var wire 1 Y" M [26] $end
$var wire 1 Z" M [25] $end
$var wire 1 [" M [24] $end
$var wire 1 \" M [23] $end
$var wire 1 ]" M [22] $end
$var wire 1 ^" M [21] $end
$var wire 1 _" M [20] $end
$var wire 1 `" M [19] $end
$var wire 1 a" M [18] $end
$var wire 1 b" M [17] $end
$var wire 1 c" M [16] $end
$var wire 1 d" M [15] $end
$var wire 1 e" M [14] $end
$var wire 1 f" M [13] $end
$var wire 1 g" M [12] $end
$var wire 1 h" M [11] $end
$var wire 1 i" M [10] $end
$var wire 1 j" M [9] $end
$var wire 1 k" M [8] $end
$var wire 1 l" M [7] $end
$var wire 1 m" M [6] $end
$var wire 1 n" M [5] $end
$var wire 1 o" M [4] $end
$var wire 1 p" M [3] $end
$var wire 1 q" M [2] $end
$var wire 1 r" M [1] $end
$var wire 1 s" M [0] $end
$var wire 1 t" mux_PC $end
$var wire 1 u" mux_RtIm $end
$var wire 1 v" Mux_RtRd $end
$var wire 1 w" mux_ULAMem $end
$var wire 1 x" N [31] $end
$var wire 1 y" N [30] $end
$var wire 1 z" N [29] $end
$var wire 1 {" N [28] $end
$var wire 1 |" N [27] $end
$var wire 1 }" N [26] $end
$var wire 1 ~" N [25] $end
$var wire 1 !# N [24] $end
$var wire 1 "# N [23] $end
$var wire 1 ## N [22] $end
$var wire 1 $# N [21] $end
$var wire 1 %# N [20] $end
$var wire 1 &# N [19] $end
$var wire 1 '# N [18] $end
$var wire 1 (# N [17] $end
$var wire 1 )# N [16] $end
$var wire 1 *# N [15] $end
$var wire 1 +# N [14] $end
$var wire 1 ,# N [13] $end
$var wire 1 -# N [12] $end
$var wire 1 .# N [11] $end
$var wire 1 /# N [10] $end
$var wire 1 0# N [9] $end
$var wire 1 1# N [8] $end
$var wire 1 2# N [7] $end
$var wire 1 3# N [6] $end
$var wire 1 4# N [5] $end
$var wire 1 5# N [4] $end
$var wire 1 6# N [3] $end
$var wire 1 7# N [2] $end
$var wire 1 8# N [1] $end
$var wire 1 9# N [0] $end
$var wire 1 :# O [31] $end
$var wire 1 ;# O [30] $end
$var wire 1 <# O [29] $end
$var wire 1 =# O [28] $end
$var wire 1 ># O [27] $end
$var wire 1 ?# O [26] $end
$var wire 1 @# O [25] $end
$var wire 1 A# O [24] $end
$var wire 1 B# O [23] $end
$var wire 1 C# O [22] $end
$var wire 1 D# O [21] $end
$var wire 1 E# O [20] $end
$var wire 1 F# O [19] $end
$var wire 1 G# O [18] $end
$var wire 1 H# O [17] $end
$var wire 1 I# O [16] $end
$var wire 1 J# O [15] $end
$var wire 1 K# O [14] $end
$var wire 1 L# O [13] $end
$var wire 1 M# O [12] $end
$var wire 1 N# O [11] $end
$var wire 1 O# O [10] $end
$var wire 1 P# O [9] $end
$var wire 1 Q# O [8] $end
$var wire 1 R# O [7] $end
$var wire 1 S# O [6] $end
$var wire 1 T# O [5] $end
$var wire 1 U# O [4] $end
$var wire 1 V# O [3] $end
$var wire 1 W# O [2] $end
$var wire 1 X# O [1] $end
$var wire 1 Y# O [0] $end
$var wire 1 Z# OpCode [5] $end
$var wire 1 [# OpCode [4] $end
$var wire 1 \# OpCode [3] $end
$var wire 1 ]# OpCode [2] $end
$var wire 1 ^# OpCode [1] $end
$var wire 1 _# OpCode [0] $end
$var wire 1 `# Q [31] $end
$var wire 1 a# Q [30] $end
$var wire 1 b# Q [29] $end
$var wire 1 c# Q [28] $end
$var wire 1 d# Q [27] $end
$var wire 1 e# Q [26] $end
$var wire 1 f# Q [25] $end
$var wire 1 g# Q [24] $end
$var wire 1 h# Q [23] $end
$var wire 1 i# Q [22] $end
$var wire 1 j# Q [21] $end
$var wire 1 k# Q [20] $end
$var wire 1 l# Q [19] $end
$var wire 1 m# Q [18] $end
$var wire 1 n# Q [17] $end
$var wire 1 o# Q [16] $end
$var wire 1 p# Q [15] $end
$var wire 1 q# Q [14] $end
$var wire 1 r# Q [13] $end
$var wire 1 s# Q [12] $end
$var wire 1 t# Q [11] $end
$var wire 1 u# Q [10] $end
$var wire 1 v# Q [9] $end
$var wire 1 w# Q [8] $end
$var wire 1 x# Q [7] $end
$var wire 1 y# Q [6] $end
$var wire 1 z# Q [5] $end
$var wire 1 {# Q [4] $end
$var wire 1 |# Q [3] $end
$var wire 1 }# Q [2] $end
$var wire 1 ~# Q [1] $end
$var wire 1 !$ Q [0] $end
$var wire 1 "$ R [31] $end
$var wire 1 #$ R [30] $end
$var wire 1 $$ R [29] $end
$var wire 1 %$ R [28] $end
$var wire 1 &$ R [27] $end
$var wire 1 '$ R [26] $end
$var wire 1 ($ R [25] $end
$var wire 1 )$ R [24] $end
$var wire 1 *$ R [23] $end
$var wire 1 +$ R [22] $end
$var wire 1 ,$ R [21] $end
$var wire 1 -$ R [20] $end
$var wire 1 .$ R [19] $end
$var wire 1 /$ R [18] $end
$var wire 1 0$ R [17] $end
$var wire 1 1$ R [16] $end
$var wire 1 2$ R [15] $end
$var wire 1 3$ R [14] $end
$var wire 1 4$ R [13] $end
$var wire 1 5$ R [12] $end
$var wire 1 6$ R [11] $end
$var wire 1 7$ R [10] $end
$var wire 1 8$ R [9] $end
$var wire 1 9$ R [8] $end
$var wire 1 :$ R [7] $end
$var wire 1 ;$ R [6] $end
$var wire 1 <$ R [5] $end
$var wire 1 =$ R [4] $end
$var wire 1 >$ R [3] $end
$var wire 1 ?$ R [2] $end
$var wire 1 @$ R [1] $end
$var wire 1 A$ R [0] $end
$var wire 1 B$ RST_PC $end
$var wire 1 C$ S [31] $end
$var wire 1 D$ S [30] $end
$var wire 1 E$ S [29] $end
$var wire 1 F$ S [28] $end
$var wire 1 G$ S [27] $end
$var wire 1 H$ S [26] $end
$var wire 1 I$ S [25] $end
$var wire 1 J$ S [24] $end
$var wire 1 K$ S [23] $end
$var wire 1 L$ S [22] $end
$var wire 1 M$ S [21] $end
$var wire 1 N$ S [20] $end
$var wire 1 O$ S [19] $end
$var wire 1 P$ S [18] $end
$var wire 1 Q$ S [17] $end
$var wire 1 R$ S [16] $end
$var wire 1 S$ S [15] $end
$var wire 1 T$ S [14] $end
$var wire 1 U$ S [13] $end
$var wire 1 V$ S [12] $end
$var wire 1 W$ S [11] $end
$var wire 1 X$ S [10] $end
$var wire 1 Y$ S [9] $end
$var wire 1 Z$ S [8] $end
$var wire 1 [$ S [7] $end
$var wire 1 \$ S [6] $end
$var wire 1 ]$ S [5] $end
$var wire 1 ^$ S [4] $end
$var wire 1 _$ S [3] $end
$var wire 1 `$ S [2] $end
$var wire 1 a$ S [1] $end
$var wire 1 b$ S [0] $end
$var wire 1 c$ U $end
$var wire 1 d$ ULAOPer [1] $end
$var wire 1 e$ ULAOPer [0] $end
$var wire 1 f$ V [31] $end
$var wire 1 g$ V [30] $end
$var wire 1 h$ V [29] $end
$var wire 1 i$ V [28] $end
$var wire 1 j$ V [27] $end
$var wire 1 k$ V [26] $end
$var wire 1 l$ V [25] $end
$var wire 1 m$ V [24] $end
$var wire 1 n$ V [23] $end
$var wire 1 o$ V [22] $end
$var wire 1 p$ V [21] $end
$var wire 1 q$ V [20] $end
$var wire 1 r$ V [19] $end
$var wire 1 s$ V [18] $end
$var wire 1 t$ V [17] $end
$var wire 1 u$ V [16] $end
$var wire 1 v$ V [15] $end
$var wire 1 w$ V [14] $end
$var wire 1 x$ V [13] $end
$var wire 1 y$ V [12] $end
$var wire 1 z$ V [11] $end
$var wire 1 {$ V [10] $end
$var wire 1 |$ V [9] $end
$var wire 1 }$ V [8] $end
$var wire 1 ~$ V [7] $end
$var wire 1 !% V [6] $end
$var wire 1 "% V [5] $end
$var wire 1 #% V [4] $end
$var wire 1 $% V [3] $end
$var wire 1 %% V [2] $end
$var wire 1 &% V [1] $end
$var wire 1 '% V [0] $end
$var wire 1 (% W [31] $end
$var wire 1 )% W [30] $end
$var wire 1 *% W [29] $end
$var wire 1 +% W [28] $end
$var wire 1 ,% W [27] $end
$var wire 1 -% W [26] $end
$var wire 1 .% W [25] $end
$var wire 1 /% W [24] $end
$var wire 1 0% W [23] $end
$var wire 1 1% W [22] $end
$var wire 1 2% W [21] $end
$var wire 1 3% W [20] $end
$var wire 1 4% W [19] $end
$var wire 1 5% W [18] $end
$var wire 1 6% W [17] $end
$var wire 1 7% W [16] $end
$var wire 1 8% W [15] $end
$var wire 1 9% W [14] $end
$var wire 1 :% W [13] $end
$var wire 1 ;% W [12] $end
$var wire 1 <% W [11] $end
$var wire 1 =% W [10] $end
$var wire 1 >% W [9] $end
$var wire 1 ?% W [8] $end
$var wire 1 @% W [7] $end
$var wire 1 A% W [6] $end
$var wire 1 B% W [5] $end
$var wire 1 C% W [4] $end
$var wire 1 D% W [3] $end
$var wire 1 E% W [2] $end
$var wire 1 F% W [1] $end
$var wire 1 G% W [0] $end
$var wire 1 H% Y [3] $end
$var wire 1 I% Y [2] $end
$var wire 1 J% Y [1] $end
$var wire 1 K% Y [0] $end

$scope module i1 $end
$var wire 1 L% gnd $end
$var wire 1 M% vcc $end
$var wire 1 N% unknown $end
$var wire 1 O% devoe $end
$var wire 1 P% devclrn $end
$var wire 1 Q% devpor $end
$var wire 1 R% ww_devoe $end
$var wire 1 S% ww_devclrn $end
$var wire 1 T% ww_devpor $end
$var wire 1 U% ww_CLK $end
$var wire 1 V% ww_RST_PC $end
$var wire 1 W% ww_mux_PC $end
$var wire 1 X% ww_Mux_RtRd $end
$var wire 1 Y% ww_habEscritaReg $end
$var wire 1 Z% ww_mux_RtIm $end
$var wire 1 [% ww_ULAOPer [1] $end
$var wire 1 \% ww_ULAOPer [0] $end
$var wire 1 ]% ww_mux_ULAMem $end
$var wire 1 ^% ww_BEQ $end
$var wire 1 _% ww_habLeituraMEM $end
$var wire 1 `% ww_habEscritaMEM $end
$var wire 1 a% ww_enderecoDisplay [31] $end
$var wire 1 b% ww_enderecoDisplay [30] $end
$var wire 1 c% ww_enderecoDisplay [29] $end
$var wire 1 d% ww_enderecoDisplay [28] $end
$var wire 1 e% ww_enderecoDisplay [27] $end
$var wire 1 f% ww_enderecoDisplay [26] $end
$var wire 1 g% ww_enderecoDisplay [25] $end
$var wire 1 h% ww_enderecoDisplay [24] $end
$var wire 1 i% ww_enderecoDisplay [23] $end
$var wire 1 j% ww_enderecoDisplay [22] $end
$var wire 1 k% ww_enderecoDisplay [21] $end
$var wire 1 l% ww_enderecoDisplay [20] $end
$var wire 1 m% ww_enderecoDisplay [19] $end
$var wire 1 n% ww_enderecoDisplay [18] $end
$var wire 1 o% ww_enderecoDisplay [17] $end
$var wire 1 p% ww_enderecoDisplay [16] $end
$var wire 1 q% ww_enderecoDisplay [15] $end
$var wire 1 r% ww_enderecoDisplay [14] $end
$var wire 1 s% ww_enderecoDisplay [13] $end
$var wire 1 t% ww_enderecoDisplay [12] $end
$var wire 1 u% ww_enderecoDisplay [11] $end
$var wire 1 v% ww_enderecoDisplay [10] $end
$var wire 1 w% ww_enderecoDisplay [9] $end
$var wire 1 x% ww_enderecoDisplay [8] $end
$var wire 1 y% ww_enderecoDisplay [7] $end
$var wire 1 z% ww_enderecoDisplay [6] $end
$var wire 1 {% ww_enderecoDisplay [5] $end
$var wire 1 |% ww_enderecoDisplay [4] $end
$var wire 1 }% ww_enderecoDisplay [3] $end
$var wire 1 ~% ww_enderecoDisplay [2] $end
$var wire 1 !& ww_enderecoDisplay [1] $end
$var wire 1 "& ww_enderecoDisplay [0] $end
$var wire 1 #& ww_habEscritaDisplay $end
$var wire 1 $& ww_A [31] $end
$var wire 1 %& ww_A [30] $end
$var wire 1 && ww_A [29] $end
$var wire 1 '& ww_A [28] $end
$var wire 1 (& ww_A [27] $end
$var wire 1 )& ww_A [26] $end
$var wire 1 *& ww_A [25] $end
$var wire 1 +& ww_A [24] $end
$var wire 1 ,& ww_A [23] $end
$var wire 1 -& ww_A [22] $end
$var wire 1 .& ww_A [21] $end
$var wire 1 /& ww_A [20] $end
$var wire 1 0& ww_A [19] $end
$var wire 1 1& ww_A [18] $end
$var wire 1 2& ww_A [17] $end
$var wire 1 3& ww_A [16] $end
$var wire 1 4& ww_A [15] $end
$var wire 1 5& ww_A [14] $end
$var wire 1 6& ww_A [13] $end
$var wire 1 7& ww_A [12] $end
$var wire 1 8& ww_A [11] $end
$var wire 1 9& ww_A [10] $end
$var wire 1 :& ww_A [9] $end
$var wire 1 ;& ww_A [8] $end
$var wire 1 <& ww_A [7] $end
$var wire 1 =& ww_A [6] $end
$var wire 1 >& ww_A [5] $end
$var wire 1 ?& ww_A [4] $end
$var wire 1 @& ww_A [3] $end
$var wire 1 A& ww_A [2] $end
$var wire 1 B& ww_A [1] $end
$var wire 1 C& ww_A [0] $end
$var wire 1 D& ww_B [31] $end
$var wire 1 E& ww_B [30] $end
$var wire 1 F& ww_B [29] $end
$var wire 1 G& ww_B [28] $end
$var wire 1 H& ww_B [27] $end
$var wire 1 I& ww_B [26] $end
$var wire 1 J& ww_B [25] $end
$var wire 1 K& ww_B [24] $end
$var wire 1 L& ww_B [23] $end
$var wire 1 M& ww_B [22] $end
$var wire 1 N& ww_B [21] $end
$var wire 1 O& ww_B [20] $end
$var wire 1 P& ww_B [19] $end
$var wire 1 Q& ww_B [18] $end
$var wire 1 R& ww_B [17] $end
$var wire 1 S& ww_B [16] $end
$var wire 1 T& ww_B [15] $end
$var wire 1 U& ww_B [14] $end
$var wire 1 V& ww_B [13] $end
$var wire 1 W& ww_B [12] $end
$var wire 1 X& ww_B [11] $end
$var wire 1 Y& ww_B [10] $end
$var wire 1 Z& ww_B [9] $end
$var wire 1 [& ww_B [8] $end
$var wire 1 \& ww_B [7] $end
$var wire 1 ]& ww_B [6] $end
$var wire 1 ^& ww_B [5] $end
$var wire 1 _& ww_B [4] $end
$var wire 1 `& ww_B [3] $end
$var wire 1 a& ww_B [2] $end
$var wire 1 b& ww_B [1] $end
$var wire 1 c& ww_B [0] $end
$var wire 1 d& ww_I [31] $end
$var wire 1 e& ww_I [30] $end
$var wire 1 f& ww_I [29] $end
$var wire 1 g& ww_I [28] $end
$var wire 1 h& ww_I [27] $end
$var wire 1 i& ww_I [26] $end
$var wire 1 j& ww_I [25] $end
$var wire 1 k& ww_I [24] $end
$var wire 1 l& ww_I [23] $end
$var wire 1 m& ww_I [22] $end
$var wire 1 n& ww_I [21] $end
$var wire 1 o& ww_I [20] $end
$var wire 1 p& ww_I [19] $end
$var wire 1 q& ww_I [18] $end
$var wire 1 r& ww_I [17] $end
$var wire 1 s& ww_I [16] $end
$var wire 1 t& ww_I [15] $end
$var wire 1 u& ww_I [14] $end
$var wire 1 v& ww_I [13] $end
$var wire 1 w& ww_I [12] $end
$var wire 1 x& ww_I [11] $end
$var wire 1 y& ww_I [10] $end
$var wire 1 z& ww_I [9] $end
$var wire 1 {& ww_I [8] $end
$var wire 1 |& ww_I [7] $end
$var wire 1 }& ww_I [6] $end
$var wire 1 ~& ww_I [5] $end
$var wire 1 !' ww_I [4] $end
$var wire 1 "' ww_I [3] $end
$var wire 1 #' ww_I [2] $end
$var wire 1 $' ww_I [1] $end
$var wire 1 %' ww_I [0] $end
$var wire 1 &' ww_J [31] $end
$var wire 1 '' ww_J [30] $end
$var wire 1 (' ww_J [29] $end
$var wire 1 )' ww_J [28] $end
$var wire 1 *' ww_J [27] $end
$var wire 1 +' ww_J [26] $end
$var wire 1 ,' ww_J [25] $end
$var wire 1 -' ww_J [24] $end
$var wire 1 .' ww_J [23] $end
$var wire 1 /' ww_J [22] $end
$var wire 1 0' ww_J [21] $end
$var wire 1 1' ww_J [20] $end
$var wire 1 2' ww_J [19] $end
$var wire 1 3' ww_J [18] $end
$var wire 1 4' ww_J [17] $end
$var wire 1 5' ww_J [16] $end
$var wire 1 6' ww_J [15] $end
$var wire 1 7' ww_J [14] $end
$var wire 1 8' ww_J [13] $end
$var wire 1 9' ww_J [12] $end
$var wire 1 :' ww_J [11] $end
$var wire 1 ;' ww_J [10] $end
$var wire 1 <' ww_J [9] $end
$var wire 1 =' ww_J [8] $end
$var wire 1 >' ww_J [7] $end
$var wire 1 ?' ww_J [6] $end
$var wire 1 @' ww_J [5] $end
$var wire 1 A' ww_J [4] $end
$var wire 1 B' ww_J [3] $end
$var wire 1 C' ww_J [2] $end
$var wire 1 D' ww_J [1] $end
$var wire 1 E' ww_J [0] $end
$var wire 1 F' ww_L [31] $end
$var wire 1 G' ww_L [30] $end
$var wire 1 H' ww_L [29] $end
$var wire 1 I' ww_L [28] $end
$var wire 1 J' ww_L [27] $end
$var wire 1 K' ww_L [26] $end
$var wire 1 L' ww_L [25] $end
$var wire 1 M' ww_L [24] $end
$var wire 1 N' ww_L [23] $end
$var wire 1 O' ww_L [22] $end
$var wire 1 P' ww_L [21] $end
$var wire 1 Q' ww_L [20] $end
$var wire 1 R' ww_L [19] $end
$var wire 1 S' ww_L [18] $end
$var wire 1 T' ww_L [17] $end
$var wire 1 U' ww_L [16] $end
$var wire 1 V' ww_L [15] $end
$var wire 1 W' ww_L [14] $end
$var wire 1 X' ww_L [13] $end
$var wire 1 Y' ww_L [12] $end
$var wire 1 Z' ww_L [11] $end
$var wire 1 [' ww_L [10] $end
$var wire 1 \' ww_L [9] $end
$var wire 1 ]' ww_L [8] $end
$var wire 1 ^' ww_L [7] $end
$var wire 1 _' ww_L [6] $end
$var wire 1 `' ww_L [5] $end
$var wire 1 a' ww_L [4] $end
$var wire 1 b' ww_L [3] $end
$var wire 1 c' ww_L [2] $end
$var wire 1 d' ww_L [1] $end
$var wire 1 e' ww_L [0] $end
$var wire 1 f' ww_M [31] $end
$var wire 1 g' ww_M [30] $end
$var wire 1 h' ww_M [29] $end
$var wire 1 i' ww_M [28] $end
$var wire 1 j' ww_M [27] $end
$var wire 1 k' ww_M [26] $end
$var wire 1 l' ww_M [25] $end
$var wire 1 m' ww_M [24] $end
$var wire 1 n' ww_M [23] $end
$var wire 1 o' ww_M [22] $end
$var wire 1 p' ww_M [21] $end
$var wire 1 q' ww_M [20] $end
$var wire 1 r' ww_M [19] $end
$var wire 1 s' ww_M [18] $end
$var wire 1 t' ww_M [17] $end
$var wire 1 u' ww_M [16] $end
$var wire 1 v' ww_M [15] $end
$var wire 1 w' ww_M [14] $end
$var wire 1 x' ww_M [13] $end
$var wire 1 y' ww_M [12] $end
$var wire 1 z' ww_M [11] $end
$var wire 1 {' ww_M [10] $end
$var wire 1 |' ww_M [9] $end
$var wire 1 }' ww_M [8] $end
$var wire 1 ~' ww_M [7] $end
$var wire 1 !( ww_M [6] $end
$var wire 1 "( ww_M [5] $end
$var wire 1 #( ww_M [4] $end
$var wire 1 $( ww_M [3] $end
$var wire 1 %( ww_M [2] $end
$var wire 1 &( ww_M [1] $end
$var wire 1 '( ww_M [0] $end
$var wire 1 (( ww_N [31] $end
$var wire 1 )( ww_N [30] $end
$var wire 1 *( ww_N [29] $end
$var wire 1 +( ww_N [28] $end
$var wire 1 ,( ww_N [27] $end
$var wire 1 -( ww_N [26] $end
$var wire 1 .( ww_N [25] $end
$var wire 1 /( ww_N [24] $end
$var wire 1 0( ww_N [23] $end
$var wire 1 1( ww_N [22] $end
$var wire 1 2( ww_N [21] $end
$var wire 1 3( ww_N [20] $end
$var wire 1 4( ww_N [19] $end
$var wire 1 5( ww_N [18] $end
$var wire 1 6( ww_N [17] $end
$var wire 1 7( ww_N [16] $end
$var wire 1 8( ww_N [15] $end
$var wire 1 9( ww_N [14] $end
$var wire 1 :( ww_N [13] $end
$var wire 1 ;( ww_N [12] $end
$var wire 1 <( ww_N [11] $end
$var wire 1 =( ww_N [10] $end
$var wire 1 >( ww_N [9] $end
$var wire 1 ?( ww_N [8] $end
$var wire 1 @( ww_N [7] $end
$var wire 1 A( ww_N [6] $end
$var wire 1 B( ww_N [5] $end
$var wire 1 C( ww_N [4] $end
$var wire 1 D( ww_N [3] $end
$var wire 1 E( ww_N [2] $end
$var wire 1 F( ww_N [1] $end
$var wire 1 G( ww_N [0] $end
$var wire 1 H( ww_O [31] $end
$var wire 1 I( ww_O [30] $end
$var wire 1 J( ww_O [29] $end
$var wire 1 K( ww_O [28] $end
$var wire 1 L( ww_O [27] $end
$var wire 1 M( ww_O [26] $end
$var wire 1 N( ww_O [25] $end
$var wire 1 O( ww_O [24] $end
$var wire 1 P( ww_O [23] $end
$var wire 1 Q( ww_O [22] $end
$var wire 1 R( ww_O [21] $end
$var wire 1 S( ww_O [20] $end
$var wire 1 T( ww_O [19] $end
$var wire 1 U( ww_O [18] $end
$var wire 1 V( ww_O [17] $end
$var wire 1 W( ww_O [16] $end
$var wire 1 X( ww_O [15] $end
$var wire 1 Y( ww_O [14] $end
$var wire 1 Z( ww_O [13] $end
$var wire 1 [( ww_O [12] $end
$var wire 1 \( ww_O [11] $end
$var wire 1 ]( ww_O [10] $end
$var wire 1 ^( ww_O [9] $end
$var wire 1 _( ww_O [8] $end
$var wire 1 `( ww_O [7] $end
$var wire 1 a( ww_O [6] $end
$var wire 1 b( ww_O [5] $end
$var wire 1 c( ww_O [4] $end
$var wire 1 d( ww_O [3] $end
$var wire 1 e( ww_O [2] $end
$var wire 1 f( ww_O [1] $end
$var wire 1 g( ww_O [0] $end
$var wire 1 h( ww_Q [31] $end
$var wire 1 i( ww_Q [30] $end
$var wire 1 j( ww_Q [29] $end
$var wire 1 k( ww_Q [28] $end
$var wire 1 l( ww_Q [27] $end
$var wire 1 m( ww_Q [26] $end
$var wire 1 n( ww_Q [25] $end
$var wire 1 o( ww_Q [24] $end
$var wire 1 p( ww_Q [23] $end
$var wire 1 q( ww_Q [22] $end
$var wire 1 r( ww_Q [21] $end
$var wire 1 s( ww_Q [20] $end
$var wire 1 t( ww_Q [19] $end
$var wire 1 u( ww_Q [18] $end
$var wire 1 v( ww_Q [17] $end
$var wire 1 w( ww_Q [16] $end
$var wire 1 x( ww_Q [15] $end
$var wire 1 y( ww_Q [14] $end
$var wire 1 z( ww_Q [13] $end
$var wire 1 {( ww_Q [12] $end
$var wire 1 |( ww_Q [11] $end
$var wire 1 }( ww_Q [10] $end
$var wire 1 ~( ww_Q [9] $end
$var wire 1 !) ww_Q [8] $end
$var wire 1 ") ww_Q [7] $end
$var wire 1 #) ww_Q [6] $end
$var wire 1 $) ww_Q [5] $end
$var wire 1 %) ww_Q [4] $end
$var wire 1 &) ww_Q [3] $end
$var wire 1 ') ww_Q [2] $end
$var wire 1 () ww_Q [1] $end
$var wire 1 )) ww_Q [0] $end
$var wire 1 *) ww_R [31] $end
$var wire 1 +) ww_R [30] $end
$var wire 1 ,) ww_R [29] $end
$var wire 1 -) ww_R [28] $end
$var wire 1 .) ww_R [27] $end
$var wire 1 /) ww_R [26] $end
$var wire 1 0) ww_R [25] $end
$var wire 1 1) ww_R [24] $end
$var wire 1 2) ww_R [23] $end
$var wire 1 3) ww_R [22] $end
$var wire 1 4) ww_R [21] $end
$var wire 1 5) ww_R [20] $end
$var wire 1 6) ww_R [19] $end
$var wire 1 7) ww_R [18] $end
$var wire 1 8) ww_R [17] $end
$var wire 1 9) ww_R [16] $end
$var wire 1 :) ww_R [15] $end
$var wire 1 ;) ww_R [14] $end
$var wire 1 <) ww_R [13] $end
$var wire 1 =) ww_R [12] $end
$var wire 1 >) ww_R [11] $end
$var wire 1 ?) ww_R [10] $end
$var wire 1 @) ww_R [9] $end
$var wire 1 A) ww_R [8] $end
$var wire 1 B) ww_R [7] $end
$var wire 1 C) ww_R [6] $end
$var wire 1 D) ww_R [5] $end
$var wire 1 E) ww_R [4] $end
$var wire 1 F) ww_R [3] $end
$var wire 1 G) ww_R [2] $end
$var wire 1 H) ww_R [1] $end
$var wire 1 I) ww_R [0] $end
$var wire 1 J) ww_S [31] $end
$var wire 1 K) ww_S [30] $end
$var wire 1 L) ww_S [29] $end
$var wire 1 M) ww_S [28] $end
$var wire 1 N) ww_S [27] $end
$var wire 1 O) ww_S [26] $end
$var wire 1 P) ww_S [25] $end
$var wire 1 Q) ww_S [24] $end
$var wire 1 R) ww_S [23] $end
$var wire 1 S) ww_S [22] $end
$var wire 1 T) ww_S [21] $end
$var wire 1 U) ww_S [20] $end
$var wire 1 V) ww_S [19] $end
$var wire 1 W) ww_S [18] $end
$var wire 1 X) ww_S [17] $end
$var wire 1 Y) ww_S [16] $end
$var wire 1 Z) ww_S [15] $end
$var wire 1 [) ww_S [14] $end
$var wire 1 \) ww_S [13] $end
$var wire 1 ]) ww_S [12] $end
$var wire 1 ^) ww_S [11] $end
$var wire 1 _) ww_S [10] $end
$var wire 1 `) ww_S [9] $end
$var wire 1 a) ww_S [8] $end
$var wire 1 b) ww_S [7] $end
$var wire 1 c) ww_S [6] $end
$var wire 1 d) ww_S [5] $end
$var wire 1 e) ww_S [4] $end
$var wire 1 f) ww_S [3] $end
$var wire 1 g) ww_S [2] $end
$var wire 1 h) ww_S [1] $end
$var wire 1 i) ww_S [0] $end
$var wire 1 j) ww_V [31] $end
$var wire 1 k) ww_V [30] $end
$var wire 1 l) ww_V [29] $end
$var wire 1 m) ww_V [28] $end
$var wire 1 n) ww_V [27] $end
$var wire 1 o) ww_V [26] $end
$var wire 1 p) ww_V [25] $end
$var wire 1 q) ww_V [24] $end
$var wire 1 r) ww_V [23] $end
$var wire 1 s) ww_V [22] $end
$var wire 1 t) ww_V [21] $end
$var wire 1 u) ww_V [20] $end
$var wire 1 v) ww_V [19] $end
$var wire 1 w) ww_V [18] $end
$var wire 1 x) ww_V [17] $end
$var wire 1 y) ww_V [16] $end
$var wire 1 z) ww_V [15] $end
$var wire 1 {) ww_V [14] $end
$var wire 1 |) ww_V [13] $end
$var wire 1 }) ww_V [12] $end
$var wire 1 ~) ww_V [11] $end
$var wire 1 !* ww_V [10] $end
$var wire 1 "* ww_V [9] $end
$var wire 1 #* ww_V [8] $end
$var wire 1 $* ww_V [7] $end
$var wire 1 %* ww_V [6] $end
$var wire 1 &* ww_V [5] $end
$var wire 1 '* ww_V [4] $end
$var wire 1 (* ww_V [3] $end
$var wire 1 )* ww_V [2] $end
$var wire 1 ** ww_V [1] $end
$var wire 1 +* ww_V [0] $end
$var wire 1 ,* ww_W [31] $end
$var wire 1 -* ww_W [30] $end
$var wire 1 .* ww_W [29] $end
$var wire 1 /* ww_W [28] $end
$var wire 1 0* ww_W [27] $end
$var wire 1 1* ww_W [26] $end
$var wire 1 2* ww_W [25] $end
$var wire 1 3* ww_W [24] $end
$var wire 1 4* ww_W [23] $end
$var wire 1 5* ww_W [22] $end
$var wire 1 6* ww_W [21] $end
$var wire 1 7* ww_W [20] $end
$var wire 1 8* ww_W [19] $end
$var wire 1 9* ww_W [18] $end
$var wire 1 :* ww_W [17] $end
$var wire 1 ;* ww_W [16] $end
$var wire 1 <* ww_W [15] $end
$var wire 1 =* ww_W [14] $end
$var wire 1 >* ww_W [13] $end
$var wire 1 ?* ww_W [12] $end
$var wire 1 @* ww_W [11] $end
$var wire 1 A* ww_W [10] $end
$var wire 1 B* ww_W [9] $end
$var wire 1 C* ww_W [8] $end
$var wire 1 D* ww_W [7] $end
$var wire 1 E* ww_W [6] $end
$var wire 1 F* ww_W [5] $end
$var wire 1 G* ww_W [4] $end
$var wire 1 H* ww_W [3] $end
$var wire 1 I* ww_W [2] $end
$var wire 1 J* ww_W [1] $end
$var wire 1 K* ww_W [0] $end
$var wire 1 L* ww_D [4] $end
$var wire 1 M* ww_D [3] $end
$var wire 1 N* ww_D [2] $end
$var wire 1 O* ww_D [1] $end
$var wire 1 P* ww_D [0] $end
$var wire 1 Q* ww_E [4] $end
$var wire 1 R* ww_E [3] $end
$var wire 1 S* ww_E [2] $end
$var wire 1 T* ww_E [1] $end
$var wire 1 U* ww_E [0] $end
$var wire 1 V* ww_G [4] $end
$var wire 1 W* ww_G [3] $end
$var wire 1 X* ww_G [2] $end
$var wire 1 Y* ww_G [1] $end
$var wire 1 Z* ww_G [0] $end
$var wire 1 [* ww_C [25] $end
$var wire 1 \* ww_C [24] $end
$var wire 1 ]* ww_C [23] $end
$var wire 1 ^* ww_C [22] $end
$var wire 1 _* ww_C [21] $end
$var wire 1 `* ww_C [20] $end
$var wire 1 a* ww_C [19] $end
$var wire 1 b* ww_C [18] $end
$var wire 1 c* ww_C [17] $end
$var wire 1 d* ww_C [16] $end
$var wire 1 e* ww_C [15] $end
$var wire 1 f* ww_C [14] $end
$var wire 1 g* ww_C [13] $end
$var wire 1 h* ww_C [12] $end
$var wire 1 i* ww_C [11] $end
$var wire 1 j* ww_C [10] $end
$var wire 1 k* ww_C [9] $end
$var wire 1 l* ww_C [8] $end
$var wire 1 m* ww_C [7] $end
$var wire 1 n* ww_C [6] $end
$var wire 1 o* ww_C [5] $end
$var wire 1 p* ww_C [4] $end
$var wire 1 q* ww_C [3] $end
$var wire 1 r* ww_C [2] $end
$var wire 1 s* ww_C [1] $end
$var wire 1 t* ww_C [0] $end
$var wire 1 u* ww_Y [3] $end
$var wire 1 v* ww_Y [2] $end
$var wire 1 w* ww_Y [1] $end
$var wire 1 x* ww_Y [0] $end
$var wire 1 y* ww_U $end
$var wire 1 z* ww_OpCode [5] $end
$var wire 1 {* ww_OpCode [4] $end
$var wire 1 |* ww_OpCode [3] $end
$var wire 1 }* ww_OpCode [2] $end
$var wire 1 ~* ww_OpCode [1] $end
$var wire 1 !+ ww_OpCode [0] $end
$var wire 1 "+ \habLeituraMEM~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 #+ \habLeituraMEM~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 $+ \habLeituraMEM~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 %+ \habLeituraMEM~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 &+ \RST_PC~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 '+ \RST_PC~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 (+ \RST_PC~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 )+ \RST_PC~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 *+ \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ++ \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 ,+ \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 -+ \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 .+ \habEscritaDisplay~output_o\ $end
$var wire 1 /+ \A[0]~output_o\ $end
$var wire 1 0+ \A[1]~output_o\ $end
$var wire 1 1+ \A[2]~output_o\ $end
$var wire 1 2+ \A[3]~output_o\ $end
$var wire 1 3+ \A[4]~output_o\ $end
$var wire 1 4+ \A[5]~output_o\ $end
$var wire 1 5+ \A[6]~output_o\ $end
$var wire 1 6+ \A[7]~output_o\ $end
$var wire 1 7+ \A[8]~output_o\ $end
$var wire 1 8+ \A[9]~output_o\ $end
$var wire 1 9+ \A[10]~output_o\ $end
$var wire 1 :+ \A[11]~output_o\ $end
$var wire 1 ;+ \A[12]~output_o\ $end
$var wire 1 <+ \A[13]~output_o\ $end
$var wire 1 =+ \A[14]~output_o\ $end
$var wire 1 >+ \A[15]~output_o\ $end
$var wire 1 ?+ \A[16]~output_o\ $end
$var wire 1 @+ \A[17]~output_o\ $end
$var wire 1 A+ \A[18]~output_o\ $end
$var wire 1 B+ \A[19]~output_o\ $end
$var wire 1 C+ \A[20]~output_o\ $end
$var wire 1 D+ \A[21]~output_o\ $end
$var wire 1 E+ \A[22]~output_o\ $end
$var wire 1 F+ \A[23]~output_o\ $end
$var wire 1 G+ \A[24]~output_o\ $end
$var wire 1 H+ \A[25]~output_o\ $end
$var wire 1 I+ \A[26]~output_o\ $end
$var wire 1 J+ \A[27]~output_o\ $end
$var wire 1 K+ \A[28]~output_o\ $end
$var wire 1 L+ \A[29]~output_o\ $end
$var wire 1 M+ \A[30]~output_o\ $end
$var wire 1 N+ \A[31]~output_o\ $end
$var wire 1 O+ \B[0]~output_o\ $end
$var wire 1 P+ \B[1]~output_o\ $end
$var wire 1 Q+ \B[2]~output_o\ $end
$var wire 1 R+ \B[3]~output_o\ $end
$var wire 1 S+ \B[4]~output_o\ $end
$var wire 1 T+ \B[5]~output_o\ $end
$var wire 1 U+ \B[6]~output_o\ $end
$var wire 1 V+ \B[7]~output_o\ $end
$var wire 1 W+ \B[8]~output_o\ $end
$var wire 1 X+ \B[9]~output_o\ $end
$var wire 1 Y+ \B[10]~output_o\ $end
$var wire 1 Z+ \B[11]~output_o\ $end
$var wire 1 [+ \B[12]~output_o\ $end
$var wire 1 \+ \B[13]~output_o\ $end
$var wire 1 ]+ \B[14]~output_o\ $end
$var wire 1 ^+ \B[15]~output_o\ $end
$var wire 1 _+ \B[16]~output_o\ $end
$var wire 1 `+ \B[17]~output_o\ $end
$var wire 1 a+ \B[18]~output_o\ $end
$var wire 1 b+ \B[19]~output_o\ $end
$var wire 1 c+ \B[20]~output_o\ $end
$var wire 1 d+ \B[21]~output_o\ $end
$var wire 1 e+ \B[22]~output_o\ $end
$var wire 1 f+ \B[23]~output_o\ $end
$var wire 1 g+ \B[24]~output_o\ $end
$var wire 1 h+ \B[25]~output_o\ $end
$var wire 1 i+ \B[26]~output_o\ $end
$var wire 1 j+ \B[27]~output_o\ $end
$var wire 1 k+ \B[28]~output_o\ $end
$var wire 1 l+ \B[29]~output_o\ $end
$var wire 1 m+ \B[30]~output_o\ $end
$var wire 1 n+ \B[31]~output_o\ $end
$var wire 1 o+ \I[0]~output_o\ $end
$var wire 1 p+ \I[1]~output_o\ $end
$var wire 1 q+ \I[2]~output_o\ $end
$var wire 1 r+ \I[3]~output_o\ $end
$var wire 1 s+ \I[4]~output_o\ $end
$var wire 1 t+ \I[5]~output_o\ $end
$var wire 1 u+ \I[6]~output_o\ $end
$var wire 1 v+ \I[7]~output_o\ $end
$var wire 1 w+ \I[8]~output_o\ $end
$var wire 1 x+ \I[9]~output_o\ $end
$var wire 1 y+ \I[10]~output_o\ $end
$var wire 1 z+ \I[11]~output_o\ $end
$var wire 1 {+ \I[12]~output_o\ $end
$var wire 1 |+ \I[13]~output_o\ $end
$var wire 1 }+ \I[14]~output_o\ $end
$var wire 1 ~+ \I[15]~output_o\ $end
$var wire 1 !, \I[16]~output_o\ $end
$var wire 1 ", \I[17]~output_o\ $end
$var wire 1 #, \I[18]~output_o\ $end
$var wire 1 $, \I[19]~output_o\ $end
$var wire 1 %, \I[20]~output_o\ $end
$var wire 1 &, \I[21]~output_o\ $end
$var wire 1 ', \I[22]~output_o\ $end
$var wire 1 (, \I[23]~output_o\ $end
$var wire 1 ), \I[24]~output_o\ $end
$var wire 1 *, \I[25]~output_o\ $end
$var wire 1 +, \I[26]~output_o\ $end
$var wire 1 ,, \I[27]~output_o\ $end
$var wire 1 -, \I[28]~output_o\ $end
$var wire 1 ., \I[29]~output_o\ $end
$var wire 1 /, \I[30]~output_o\ $end
$var wire 1 0, \I[31]~output_o\ $end
$var wire 1 1, \J[0]~output_o\ $end
$var wire 1 2, \J[1]~output_o\ $end
$var wire 1 3, \J[2]~output_o\ $end
$var wire 1 4, \J[3]~output_o\ $end
$var wire 1 5, \J[4]~output_o\ $end
$var wire 1 6, \J[5]~output_o\ $end
$var wire 1 7, \J[6]~output_o\ $end
$var wire 1 8, \J[7]~output_o\ $end
$var wire 1 9, \J[8]~output_o\ $end
$var wire 1 :, \J[9]~output_o\ $end
$var wire 1 ;, \J[10]~output_o\ $end
$var wire 1 <, \J[11]~output_o\ $end
$var wire 1 =, \J[12]~output_o\ $end
$var wire 1 >, \J[13]~output_o\ $end
$var wire 1 ?, \J[14]~output_o\ $end
$var wire 1 @, \J[15]~output_o\ $end
$var wire 1 A, \J[16]~output_o\ $end
$var wire 1 B, \J[17]~output_o\ $end
$var wire 1 C, \J[18]~output_o\ $end
$var wire 1 D, \J[19]~output_o\ $end
$var wire 1 E, \J[20]~output_o\ $end
$var wire 1 F, \J[21]~output_o\ $end
$var wire 1 G, \J[22]~output_o\ $end
$var wire 1 H, \J[23]~output_o\ $end
$var wire 1 I, \J[24]~output_o\ $end
$var wire 1 J, \J[25]~output_o\ $end
$var wire 1 K, \J[26]~output_o\ $end
$var wire 1 L, \J[27]~output_o\ $end
$var wire 1 M, \J[28]~output_o\ $end
$var wire 1 N, \J[29]~output_o\ $end
$var wire 1 O, \J[30]~output_o\ $end
$var wire 1 P, \J[31]~output_o\ $end
$var wire 1 Q, \L[0]~output_o\ $end
$var wire 1 R, \L[1]~output_o\ $end
$var wire 1 S, \L[2]~output_o\ $end
$var wire 1 T, \L[3]~output_o\ $end
$var wire 1 U, \L[4]~output_o\ $end
$var wire 1 V, \L[5]~output_o\ $end
$var wire 1 W, \L[6]~output_o\ $end
$var wire 1 X, \L[7]~output_o\ $end
$var wire 1 Y, \L[8]~output_o\ $end
$var wire 1 Z, \L[9]~output_o\ $end
$var wire 1 [, \L[10]~output_o\ $end
$var wire 1 \, \L[11]~output_o\ $end
$var wire 1 ], \L[12]~output_o\ $end
$var wire 1 ^, \L[13]~output_o\ $end
$var wire 1 _, \L[14]~output_o\ $end
$var wire 1 `, \L[15]~output_o\ $end
$var wire 1 a, \L[16]~output_o\ $end
$var wire 1 b, \L[17]~output_o\ $end
$var wire 1 c, \L[18]~output_o\ $end
$var wire 1 d, \L[19]~output_o\ $end
$var wire 1 e, \L[20]~output_o\ $end
$var wire 1 f, \L[21]~output_o\ $end
$var wire 1 g, \L[22]~output_o\ $end
$var wire 1 h, \L[23]~output_o\ $end
$var wire 1 i, \L[24]~output_o\ $end
$var wire 1 j, \L[25]~output_o\ $end
$var wire 1 k, \L[26]~output_o\ $end
$var wire 1 l, \L[27]~output_o\ $end
$var wire 1 m, \L[28]~output_o\ $end
$var wire 1 n, \L[29]~output_o\ $end
$var wire 1 o, \L[30]~output_o\ $end
$var wire 1 p, \L[31]~output_o\ $end
$var wire 1 q, \M[0]~output_o\ $end
$var wire 1 r, \M[1]~output_o\ $end
$var wire 1 s, \M[2]~output_o\ $end
$var wire 1 t, \M[3]~output_o\ $end
$var wire 1 u, \M[4]~output_o\ $end
$var wire 1 v, \M[5]~output_o\ $end
$var wire 1 w, \M[6]~output_o\ $end
$var wire 1 x, \M[7]~output_o\ $end
$var wire 1 y, \M[8]~output_o\ $end
$var wire 1 z, \M[9]~output_o\ $end
$var wire 1 {, \M[10]~output_o\ $end
$var wire 1 |, \M[11]~output_o\ $end
$var wire 1 }, \M[12]~output_o\ $end
$var wire 1 ~, \M[13]~output_o\ $end
$var wire 1 !- \M[14]~output_o\ $end
$var wire 1 "- \M[15]~output_o\ $end
$var wire 1 #- \M[16]~output_o\ $end
$var wire 1 $- \M[17]~output_o\ $end
$var wire 1 %- \M[18]~output_o\ $end
$var wire 1 &- \M[19]~output_o\ $end
$var wire 1 '- \M[20]~output_o\ $end
$var wire 1 (- \M[21]~output_o\ $end
$var wire 1 )- \M[22]~output_o\ $end
$var wire 1 *- \M[23]~output_o\ $end
$var wire 1 +- \M[24]~output_o\ $end
$var wire 1 ,- \M[25]~output_o\ $end
$var wire 1 -- \M[26]~output_o\ $end
$var wire 1 .- \M[27]~output_o\ $end
$var wire 1 /- \M[28]~output_o\ $end
$var wire 1 0- \M[29]~output_o\ $end
$var wire 1 1- \M[30]~output_o\ $end
$var wire 1 2- \M[31]~output_o\ $end
$var wire 1 3- \N[0]~output_o\ $end
$var wire 1 4- \N[1]~output_o\ $end
$var wire 1 5- \N[2]~output_o\ $end
$var wire 1 6- \N[3]~output_o\ $end
$var wire 1 7- \N[4]~output_o\ $end
$var wire 1 8- \N[5]~output_o\ $end
$var wire 1 9- \N[6]~output_o\ $end
$var wire 1 :- \N[7]~output_o\ $end
$var wire 1 ;- \N[8]~output_o\ $end
$var wire 1 <- \N[9]~output_o\ $end
$var wire 1 =- \N[10]~output_o\ $end
$var wire 1 >- \N[11]~output_o\ $end
$var wire 1 ?- \N[12]~output_o\ $end
$var wire 1 @- \N[13]~output_o\ $end
$var wire 1 A- \N[14]~output_o\ $end
$var wire 1 B- \N[15]~output_o\ $end
$var wire 1 C- \N[16]~output_o\ $end
$var wire 1 D- \N[17]~output_o\ $end
$var wire 1 E- \N[18]~output_o\ $end
$var wire 1 F- \N[19]~output_o\ $end
$var wire 1 G- \N[20]~output_o\ $end
$var wire 1 H- \N[21]~output_o\ $end
$var wire 1 I- \N[22]~output_o\ $end
$var wire 1 J- \N[23]~output_o\ $end
$var wire 1 K- \N[24]~output_o\ $end
$var wire 1 L- \N[25]~output_o\ $end
$var wire 1 M- \N[26]~output_o\ $end
$var wire 1 N- \N[27]~output_o\ $end
$var wire 1 O- \N[28]~output_o\ $end
$var wire 1 P- \N[29]~output_o\ $end
$var wire 1 Q- \N[30]~output_o\ $end
$var wire 1 R- \N[31]~output_o\ $end
$var wire 1 S- \O[0]~output_o\ $end
$var wire 1 T- \O[1]~output_o\ $end
$var wire 1 U- \O[2]~output_o\ $end
$var wire 1 V- \O[3]~output_o\ $end
$var wire 1 W- \O[4]~output_o\ $end
$var wire 1 X- \O[5]~output_o\ $end
$var wire 1 Y- \O[6]~output_o\ $end
$var wire 1 Z- \O[7]~output_o\ $end
$var wire 1 [- \O[8]~output_o\ $end
$var wire 1 \- \O[9]~output_o\ $end
$var wire 1 ]- \O[10]~output_o\ $end
$var wire 1 ^- \O[11]~output_o\ $end
$var wire 1 _- \O[12]~output_o\ $end
$var wire 1 `- \O[13]~output_o\ $end
$var wire 1 a- \O[14]~output_o\ $end
$var wire 1 b- \O[15]~output_o\ $end
$var wire 1 c- \O[16]~output_o\ $end
$var wire 1 d- \O[17]~output_o\ $end
$var wire 1 e- \O[18]~output_o\ $end
$var wire 1 f- \O[19]~output_o\ $end
$var wire 1 g- \O[20]~output_o\ $end
$var wire 1 h- \O[21]~output_o\ $end
$var wire 1 i- \O[22]~output_o\ $end
$var wire 1 j- \O[23]~output_o\ $end
$var wire 1 k- \O[24]~output_o\ $end
$var wire 1 l- \O[25]~output_o\ $end
$var wire 1 m- \O[26]~output_o\ $end
$var wire 1 n- \O[27]~output_o\ $end
$var wire 1 o- \O[28]~output_o\ $end
$var wire 1 p- \O[29]~output_o\ $end
$var wire 1 q- \O[30]~output_o\ $end
$var wire 1 r- \O[31]~output_o\ $end
$var wire 1 s- \Q[0]~output_o\ $end
$var wire 1 t- \Q[1]~output_o\ $end
$var wire 1 u- \Q[2]~output_o\ $end
$var wire 1 v- \Q[3]~output_o\ $end
$var wire 1 w- \Q[4]~output_o\ $end
$var wire 1 x- \Q[5]~output_o\ $end
$var wire 1 y- \Q[6]~output_o\ $end
$var wire 1 z- \Q[7]~output_o\ $end
$var wire 1 {- \Q[8]~output_o\ $end
$var wire 1 |- \Q[9]~output_o\ $end
$var wire 1 }- \Q[10]~output_o\ $end
$var wire 1 ~- \Q[11]~output_o\ $end
$var wire 1 !. \Q[12]~output_o\ $end
$var wire 1 ". \Q[13]~output_o\ $end
$var wire 1 #. \Q[14]~output_o\ $end
$var wire 1 $. \Q[15]~output_o\ $end
$var wire 1 %. \Q[16]~output_o\ $end
$var wire 1 &. \Q[17]~output_o\ $end
$var wire 1 '. \Q[18]~output_o\ $end
$var wire 1 (. \Q[19]~output_o\ $end
$var wire 1 ). \Q[20]~output_o\ $end
$var wire 1 *. \Q[21]~output_o\ $end
$var wire 1 +. \Q[22]~output_o\ $end
$var wire 1 ,. \Q[23]~output_o\ $end
$var wire 1 -. \Q[24]~output_o\ $end
$var wire 1 .. \Q[25]~output_o\ $end
$var wire 1 /. \Q[26]~output_o\ $end
$var wire 1 0. \Q[27]~output_o\ $end
$var wire 1 1. \Q[28]~output_o\ $end
$var wire 1 2. \Q[29]~output_o\ $end
$var wire 1 3. \Q[30]~output_o\ $end
$var wire 1 4. \Q[31]~output_o\ $end
$var wire 1 5. \R[0]~output_o\ $end
$var wire 1 6. \R[1]~output_o\ $end
$var wire 1 7. \R[2]~output_o\ $end
$var wire 1 8. \R[3]~output_o\ $end
$var wire 1 9. \R[4]~output_o\ $end
$var wire 1 :. \R[5]~output_o\ $end
$var wire 1 ;. \R[6]~output_o\ $end
$var wire 1 <. \R[7]~output_o\ $end
$var wire 1 =. \R[8]~output_o\ $end
$var wire 1 >. \R[9]~output_o\ $end
$var wire 1 ?. \R[10]~output_o\ $end
$var wire 1 @. \R[11]~output_o\ $end
$var wire 1 A. \R[12]~output_o\ $end
$var wire 1 B. \R[13]~output_o\ $end
$var wire 1 C. \R[14]~output_o\ $end
$var wire 1 D. \R[15]~output_o\ $end
$var wire 1 E. \R[16]~output_o\ $end
$var wire 1 F. \R[17]~output_o\ $end
$var wire 1 G. \R[18]~output_o\ $end
$var wire 1 H. \R[19]~output_o\ $end
$var wire 1 I. \R[20]~output_o\ $end
$var wire 1 J. \R[21]~output_o\ $end
$var wire 1 K. \R[22]~output_o\ $end
$var wire 1 L. \R[23]~output_o\ $end
$var wire 1 M. \R[24]~output_o\ $end
$var wire 1 N. \R[25]~output_o\ $end
$var wire 1 O. \R[26]~output_o\ $end
$var wire 1 P. \R[27]~output_o\ $end
$var wire 1 Q. \R[28]~output_o\ $end
$var wire 1 R. \R[29]~output_o\ $end
$var wire 1 S. \R[30]~output_o\ $end
$var wire 1 T. \R[31]~output_o\ $end
$var wire 1 U. \S[0]~output_o\ $end
$var wire 1 V. \S[1]~output_o\ $end
$var wire 1 W. \S[2]~output_o\ $end
$var wire 1 X. \S[3]~output_o\ $end
$var wire 1 Y. \S[4]~output_o\ $end
$var wire 1 Z. \S[5]~output_o\ $end
$var wire 1 [. \S[6]~output_o\ $end
$var wire 1 \. \S[7]~output_o\ $end
$var wire 1 ]. \S[8]~output_o\ $end
$var wire 1 ^. \S[9]~output_o\ $end
$var wire 1 _. \S[10]~output_o\ $end
$var wire 1 `. \S[11]~output_o\ $end
$var wire 1 a. \S[12]~output_o\ $end
$var wire 1 b. \S[13]~output_o\ $end
$var wire 1 c. \S[14]~output_o\ $end
$var wire 1 d. \S[15]~output_o\ $end
$var wire 1 e. \S[16]~output_o\ $end
$var wire 1 f. \S[17]~output_o\ $end
$var wire 1 g. \S[18]~output_o\ $end
$var wire 1 h. \S[19]~output_o\ $end
$var wire 1 i. \S[20]~output_o\ $end
$var wire 1 j. \S[21]~output_o\ $end
$var wire 1 k. \S[22]~output_o\ $end
$var wire 1 l. \S[23]~output_o\ $end
$var wire 1 m. \S[24]~output_o\ $end
$var wire 1 n. \S[25]~output_o\ $end
$var wire 1 o. \S[26]~output_o\ $end
$var wire 1 p. \S[27]~output_o\ $end
$var wire 1 q. \S[28]~output_o\ $end
$var wire 1 r. \S[29]~output_o\ $end
$var wire 1 s. \S[30]~output_o\ $end
$var wire 1 t. \S[31]~output_o\ $end
$var wire 1 u. \V[0]~output_o\ $end
$var wire 1 v. \V[1]~output_o\ $end
$var wire 1 w. \V[2]~output_o\ $end
$var wire 1 x. \V[3]~output_o\ $end
$var wire 1 y. \V[4]~output_o\ $end
$var wire 1 z. \V[5]~output_o\ $end
$var wire 1 {. \V[6]~output_o\ $end
$var wire 1 |. \V[7]~output_o\ $end
$var wire 1 }. \V[8]~output_o\ $end
$var wire 1 ~. \V[9]~output_o\ $end
$var wire 1 !/ \V[10]~output_o\ $end
$var wire 1 "/ \V[11]~output_o\ $end
$var wire 1 #/ \V[12]~output_o\ $end
$var wire 1 $/ \V[13]~output_o\ $end
$var wire 1 %/ \V[14]~output_o\ $end
$var wire 1 &/ \V[15]~output_o\ $end
$var wire 1 '/ \V[16]~output_o\ $end
$var wire 1 (/ \V[17]~output_o\ $end
$var wire 1 )/ \V[18]~output_o\ $end
$var wire 1 */ \V[19]~output_o\ $end
$var wire 1 +/ \V[20]~output_o\ $end
$var wire 1 ,/ \V[21]~output_o\ $end
$var wire 1 -/ \V[22]~output_o\ $end
$var wire 1 ./ \V[23]~output_o\ $end
$var wire 1 // \V[24]~output_o\ $end
$var wire 1 0/ \V[25]~output_o\ $end
$var wire 1 1/ \V[26]~output_o\ $end
$var wire 1 2/ \V[27]~output_o\ $end
$var wire 1 3/ \V[28]~output_o\ $end
$var wire 1 4/ \V[29]~output_o\ $end
$var wire 1 5/ \V[30]~output_o\ $end
$var wire 1 6/ \V[31]~output_o\ $end
$var wire 1 7/ \W[0]~output_o\ $end
$var wire 1 8/ \W[1]~output_o\ $end
$var wire 1 9/ \W[2]~output_o\ $end
$var wire 1 :/ \W[3]~output_o\ $end
$var wire 1 ;/ \W[4]~output_o\ $end
$var wire 1 </ \W[5]~output_o\ $end
$var wire 1 =/ \W[6]~output_o\ $end
$var wire 1 >/ \W[7]~output_o\ $end
$var wire 1 ?/ \W[8]~output_o\ $end
$var wire 1 @/ \W[9]~output_o\ $end
$var wire 1 A/ \W[10]~output_o\ $end
$var wire 1 B/ \W[11]~output_o\ $end
$var wire 1 C/ \W[12]~output_o\ $end
$var wire 1 D/ \W[13]~output_o\ $end
$var wire 1 E/ \W[14]~output_o\ $end
$var wire 1 F/ \W[15]~output_o\ $end
$var wire 1 G/ \W[16]~output_o\ $end
$var wire 1 H/ \W[17]~output_o\ $end
$var wire 1 I/ \W[18]~output_o\ $end
$var wire 1 J/ \W[19]~output_o\ $end
$var wire 1 K/ \W[20]~output_o\ $end
$var wire 1 L/ \W[21]~output_o\ $end
$var wire 1 M/ \W[22]~output_o\ $end
$var wire 1 N/ \W[23]~output_o\ $end
$var wire 1 O/ \W[24]~output_o\ $end
$var wire 1 P/ \W[25]~output_o\ $end
$var wire 1 Q/ \W[26]~output_o\ $end
$var wire 1 R/ \W[27]~output_o\ $end
$var wire 1 S/ \W[28]~output_o\ $end
$var wire 1 T/ \W[29]~output_o\ $end
$var wire 1 U/ \W[30]~output_o\ $end
$var wire 1 V/ \W[31]~output_o\ $end
$var wire 1 W/ \D[0]~output_o\ $end
$var wire 1 X/ \D[1]~output_o\ $end
$var wire 1 Y/ \D[2]~output_o\ $end
$var wire 1 Z/ \D[3]~output_o\ $end
$var wire 1 [/ \D[4]~output_o\ $end
$var wire 1 \/ \E[0]~output_o\ $end
$var wire 1 ]/ \E[1]~output_o\ $end
$var wire 1 ^/ \E[2]~output_o\ $end
$var wire 1 _/ \E[3]~output_o\ $end
$var wire 1 `/ \E[4]~output_o\ $end
$var wire 1 a/ \G[0]~output_o\ $end
$var wire 1 b/ \G[1]~output_o\ $end
$var wire 1 c/ \G[2]~output_o\ $end
$var wire 1 d/ \G[3]~output_o\ $end
$var wire 1 e/ \G[4]~output_o\ $end
$var wire 1 f/ \C[0]~output_o\ $end
$var wire 1 g/ \C[1]~output_o\ $end
$var wire 1 h/ \C[2]~output_o\ $end
$var wire 1 i/ \C[3]~output_o\ $end
$var wire 1 j/ \C[4]~output_o\ $end
$var wire 1 k/ \C[5]~output_o\ $end
$var wire 1 l/ \C[6]~output_o\ $end
$var wire 1 m/ \C[7]~output_o\ $end
$var wire 1 n/ \C[8]~output_o\ $end
$var wire 1 o/ \C[9]~output_o\ $end
$var wire 1 p/ \C[10]~output_o\ $end
$var wire 1 q/ \C[11]~output_o\ $end
$var wire 1 r/ \C[12]~output_o\ $end
$var wire 1 s/ \C[13]~output_o\ $end
$var wire 1 t/ \C[14]~output_o\ $end
$var wire 1 u/ \C[15]~output_o\ $end
$var wire 1 v/ \C[16]~output_o\ $end
$var wire 1 w/ \C[17]~output_o\ $end
$var wire 1 x/ \C[18]~output_o\ $end
$var wire 1 y/ \C[19]~output_o\ $end
$var wire 1 z/ \C[20]~output_o\ $end
$var wire 1 {/ \C[21]~output_o\ $end
$var wire 1 |/ \C[22]~output_o\ $end
$var wire 1 }/ \C[23]~output_o\ $end
$var wire 1 ~/ \C[24]~output_o\ $end
$var wire 1 !0 \C[25]~output_o\ $end
$var wire 1 "0 \Y[0]~output_o\ $end
$var wire 1 #0 \Y[1]~output_o\ $end
$var wire 1 $0 \Y[2]~output_o\ $end
$var wire 1 %0 \Y[3]~output_o\ $end
$var wire 1 &0 \U~output_o\ $end
$var wire 1 '0 \OpCode[0]~output_o\ $end
$var wire 1 (0 \OpCode[1]~output_o\ $end
$var wire 1 )0 \OpCode[2]~output_o\ $end
$var wire 1 *0 \OpCode[3]~output_o\ $end
$var wire 1 +0 \OpCode[4]~output_o\ $end
$var wire 1 ,0 \OpCode[5]~output_o\ $end
$var wire 1 -0 \ULAOPer[1]~input_o\ $end
$var wire 1 .0 \ULAOPer[0]~input_o\ $end
$var wire 1 /0 \CLK~input_o\ $end
$var wire 1 00 \CLK~inputclkctrl_outclk\ $end
$var wire 1 10 \mux_PC~input_o\ $end
$var wire 1 20 \add4toPC|Add0~0_combout\ $end
$var wire 1 30 \MuxProxPC|X[2]~3_combout\ $end
$var wire 1 40 \RST_PC~input_o\ $end
$var wire 1 50 \RST_PC~inputclkctrl_outclk\ $end
$var wire 1 60 \PC|DOUT[2]~_Duplicate_1_q\ $end
$var wire 1 70 \add4toPC|Add0~1\ $end
$var wire 1 80 \add4toPC|Add0~2_combout\ $end
$var wire 1 90 \MuxProxPC|X[3]~2_combout\ $end
$var wire 1 :0 \PC|DOUT[3]~_Duplicate_1_q\ $end
$var wire 1 ;0 \add4toPC|Add0~3\ $end
$var wire 1 <0 \add4toPC|Add0~4_combout\ $end
$var wire 1 =0 \MuxProxPC|X[4]~1_combout\ $end
$var wire 1 >0 \PC|DOUT[4]~_Duplicate_1_q\ $end
$var wire 1 ?0 \add4toPC|Add0~5\ $end
$var wire 1 @0 \add4toPC|Add0~6_combout\ $end
$var wire 1 A0 \MuxProxPC|X[5]~0_combout\ $end
$var wire 1 B0 \PC|DOUT[5]~_Duplicate_1_q\ $end
$var wire 1 C0 \Mem_Inst|MemoriaDeInstrucao~0_combout\ $end
$var wire 1 D0 \UC_ULA|ULActrl[1]~0_combout\ $end
$var wire 1 E0 \mux_ULAMem~input_o\ $end
$var wire 1 F0 \habLeituraMEM~input_o\ $end
$var wire 1 G0 \habLeituraMEM~inputclkctrl_outclk\ $end
$var wire 1 H0 \mux_RtIm~input_o\ $end
$var wire 1 I0 \Mux_RtRd~input_o\ $end
$var wire 1 J0 \habEscritaReg~input_o\ $end
$var wire 1 K0 \Banco_Regis|registers~1192_combout\ $end
$var wire 1 L0 \Banco_Regis|registers~360_q\ $end
$var wire 1 M0 \Banco_Regis|registers~1191_combout\ $end
$var wire 1 N0 \Banco_Regis|registers~328_q\ $end
$var wire 1 O0 \Banco_Regis|registers~1130_combout\ $end
$var wire 1 P0 \Banco_Regis|registers~1131_combout\ $end
$var wire 1 Q0 \Mem_dados|Memoria~200feeder_combout\ $end
$var wire 1 R0 \Mem_dados|Memoria~1744_combout\ $end
$var wire 1 S0 \habEscritaMEM~input_o\ $end
$var wire 1 T0 \Mem_dados|Memoria~1770_combout\ $end
$var wire 1 U0 \Mem_dados|Memoria~200_q\ $end
$var wire 1 V0 \Mem_dados|Memoria~1760_combout\ $end
$var wire 1 W0 \Mem_dados|Memoria~1773_combout\ $end
$var wire 1 X0 \Mem_dados|Memoria~264_q\ $end
$var wire 1 Y0 \Mem_dados|Memoria~232feeder_combout\ $end
$var wire 1 Z0 \Mem_dados|Memoria~1734_combout\ $end
$var wire 1 [0 \Mem_dados|Memoria~1771_combout\ $end
$var wire 1 \0 \Mem_dados|Memoria~232_q\ $end
$var wire 1 ]0 \Mem_dados|Memoria~1750_combout\ $end
$var wire 1 ^0 \Mem_dados|Memoria~1772_combout\ $end
$var wire 1 _0 \Mem_dados|Memoria~168_q\ $end
$var wire 1 `0 \Mem_dados|Memoria~1104_combout\ $end
$var wire 1 a0 \Mem_dados|Memoria~1105_combout\ $end
$var wire 1 b0 \Mem_dados|Memoria~104feeder_combout\ $end
$var wire 1 c0 \Mem_dados|Memoria~1738_combout\ $end
$var wire 1 d0 \Mem_dados|Memoria~1774_combout\ $end
$var wire 1 e0 \Mem_dados|Memoria~104_q\ $end
$var wire 1 f0 \Mem_dados|Memoria~1762_combout\ $end
$var wire 1 g0 \Mem_dados|Memoria~1777_combout\ $end
$var wire 1 h0 \Mem_dados|Memoria~136_q\ $end
$var wire 1 i0 \Mem_dados|Memoria~72feeder_combout\ $end
$var wire 1 j0 \Mem_dados|Memoria~1746_combout\ $end
$var wire 1 k0 \Mem_dados|Memoria~1775_combout\ $end
$var wire 1 l0 \Mem_dados|Memoria~72_q\ $end
$var wire 1 m0 \Mem_dados|Memoria~1754_combout\ $end
$var wire 1 n0 \Mem_dados|Memoria~1776_combout\ $end
$var wire 1 o0 \Mem_dados|Memoria~40_q\ $end
$var wire 1 p0 \Mem_dados|Memoria~1106_combout\ $end
$var wire 1 q0 \Mem_dados|Memoria~1107_combout\ $end
$var wire 1 r0 \Mem_dados|Memoria~456feeder_combout\ $end
$var wire 1 s0 \Mem_dados|Memoria~1748_combout\ $end
$var wire 1 t0 \Mem_dados|Memoria~1778_combout\ $end
$var wire 1 u0 \Mem_dados|Memoria~456_q\ $end
$var wire 1 v0 \Mem_dados|Memoria~1764_combout\ $end
$var wire 1 w0 \Mem_dados|Memoria~1781_combout\ $end
$var wire 1 x0 \Mem_dados|Memoria~520_q\ $end
$var wire 1 y0 \Mem_dados|Memoria~488feeder_combout\ $end
$var wire 1 z0 \Mem_dados|Memoria~1740_combout\ $end
$var wire 1 {0 \Mem_dados|Memoria~1779_combout\ $end
$var wire 1 |0 \Mem_dados|Memoria~488_q\ $end
$var wire 1 }0 \Mem_dados|Memoria~1756_combout\ $end
$var wire 1 ~0 \Mem_dados|Memoria~1780_combout\ $end
$var wire 1 !1 \Mem_dados|Memoria~424_q\ $end
$var wire 1 "1 \Mem_dados|Memoria~1110_combout\ $end
$var wire 1 #1 \Mem_dados|Memoria~1111_combout\ $end
$var wire 1 $1 \Mem_dados|Memoria~360feeder_combout\ $end
$var wire 1 %1 \Mem_dados|Memoria~1736_combout\ $end
$var wire 1 &1 \Mem_dados|Memoria~1766_combout\ $end
$var wire 1 '1 \Mem_dados|Memoria~360_q\ $end
$var wire 1 (1 \Mem_dados|Memoria~1758_combout\ $end
$var wire 1 )1 \Mem_dados|Memoria~1769_combout\ $end
$var wire 1 *1 \Mem_dados|Memoria~392_q\ $end
$var wire 1 +1 \Mem_dados|Memoria~328feeder_combout\ $end
$var wire 1 ,1 \Mem_dados|Memoria~1742_combout\ $end
$var wire 1 -1 \Mem_dados|Memoria~1767_combout\ $end
$var wire 1 .1 \Mem_dados|Memoria~328_q\ $end
$var wire 1 /1 \Mem_dados|Memoria~1752_combout\ $end
$var wire 1 01 \Mem_dados|Memoria~1768_combout\ $end
$var wire 1 11 \Mem_dados|Memoria~296_q\ $end
$var wire 1 21 \Mem_dados|Memoria~1108_combout\ $end
$var wire 1 31 \Mem_dados|Memoria~1109_combout\ $end
$var wire 1 41 \Mem_dados|Memoria~1112_combout\ $end
$var wire 1 51 \Mem_dados|Memoria~1113_combout\ $end
$var wire 1 61 \Mem_dados|Memoria~904feeder_combout\ $end
$var wire 1 71 \Mem_dados|Memoria~1759_combout\ $end
$var wire 1 81 \Mem_dados|Memoria~904_q\ $end
$var wire 1 91 \Mem_dados|Memoria~1765_combout\ $end
$var wire 1 :1 \Mem_dados|Memoria~1032_q\ $end
$var wire 1 ;1 \Mem_dados|Memoria~776feeder_combout\ $end
$var wire 1 <1 \Mem_dados|Memoria~1761_combout\ $end
$var wire 1 =1 \Mem_dados|Memoria~776_q\ $end
$var wire 1 >1 \Mem_dados|Memoria~1763_combout\ $end
$var wire 1 ?1 \Mem_dados|Memoria~648_q\ $end
$var wire 1 @1 \Mem_dados|Memoria~1114_combout\ $end
$var wire 1 A1 \Mem_dados|Memoria~1115_combout\ $end
$var wire 1 B1 \Mem_dados|Memoria~840feeder_combout\ $end
$var wire 1 C1 \Mem_dados|Memoria~1743_combout\ $end
$var wire 1 D1 \Mem_dados|Memoria~840_q\ $end
$var wire 1 E1 \Mem_dados|Memoria~1749_combout\ $end
$var wire 1 F1 \Mem_dados|Memoria~968_q\ $end
$var wire 1 G1 \Mem_dados|Memoria~712feeder_combout\ $end
$var wire 1 H1 \Mem_dados|Memoria~1745_combout\ $end
$var wire 1 I1 \Mem_dados|Memoria~712_q\ $end
$var wire 1 J1 \Mem_dados|Memoria~1747_combout\ $end
$var wire 1 K1 \Mem_dados|Memoria~584_q\ $end
$var wire 1 L1 \Mem_dados|Memoria~1116_combout\ $end
$var wire 1 M1 \Mem_dados|Memoria~1117_combout\ $end
$var wire 1 N1 \Mem_dados|Memoria~808feeder_combout\ $end
$var wire 1 O1 \Mem_dados|Memoria~1753_combout\ $end
$var wire 1 P1 \Mem_dados|Memoria~808_q\ $end
$var wire 1 Q1 \Mem_dados|Memoria~1755_combout\ $end
$var wire 1 R1 \Mem_dados|Memoria~552_q\ $end
$var wire 1 S1 \Mem_dados|Memoria~1120_combout\ $end
$var wire 1 T1 \Mem_dados|Memoria~680feeder_combout\ $end
$var wire 1 U1 \Mem_dados|Memoria~1751_combout\ $end
$var wire 1 V1 \Mem_dados|Memoria~680_q\ $end
$var wire 1 W1 \Mem_dados|Memoria~1757_combout\ $end
$var wire 1 X1 \Mem_dados|Memoria~936_q\ $end
$var wire 1 Y1 \Mem_dados|Memoria~1121_combout\ $end
$var wire 1 Z1 \Mem_dados|Memoria~744feeder_combout\ $end
$var wire 1 [1 \Mem_dados|Memoria~1735_combout\ $end
$var wire 1 \1 \Mem_dados|Memoria~744_q\ $end
$var wire 1 ]1 \Mem_dados|Memoria~1741_combout\ $end
$var wire 1 ^1 \Mem_dados|Memoria~1000_q\ $end
$var wire 1 _1 \Mem_dados|Memoria~872feeder_combout\ $end
$var wire 1 `1 \Mem_dados|Memoria~1737_combout\ $end
$var wire 1 a1 \Mem_dados|Memoria~872_q\ $end
$var wire 1 b1 \Mem_dados|Memoria~1739_combout\ $end
$var wire 1 c1 \Mem_dados|Memoria~616_q\ $end
$var wire 1 d1 \Mem_dados|Memoria~1118_combout\ $end
$var wire 1 e1 \Mem_dados|Memoria~1119_combout\ $end
$var wire 1 f1 \Mem_dados|Memoria~1122_combout\ $end
$var wire 1 g1 \Mem_dados|Memoria~1123_combout\ $end
$var wire 1 h1 \Mem_dados|Memoria~1124_combout\ $end
$var wire 1 i1 \muxDepoisULA|X[2]~2_combout\ $end
$var wire 1 j1 \Banco_Regis|registers~1190_combout\ $end
$var wire 1 k1 \Banco_Regis|registers~40_q\ $end
$var wire 1 l1 \Banco_Regis|registers~1195_combout\ $end
$var wire 1 m1 \UC_ULA|Equal0~0_combout\ $end
$var wire 1 n1 \muxAntesULA|X[2]~61_combout\ $end
$var wire 1 o1 \Mem_dados|Memoria~838_q\ $end
$var wire 1 p1 \Mem_dados|Memoria~966_q\ $end
$var wire 1 q1 \Mem_dados|Memoria~582_q\ $end
$var wire 1 r1 \Mem_dados|Memoria~710_q\ $end
$var wire 1 s1 \Mem_dados|Memoria~1064_combout\ $end
$var wire 1 t1 \Mem_dados|Memoria~1065_combout\ $end
$var wire 1 u1 \Mem_dados|Memoria~806feeder_combout\ $end
$var wire 1 v1 \Mem_dados|Memoria~806_q\ $end
$var wire 1 w1 \Mem_dados|Memoria~550_q\ $end
$var wire 1 x1 \Mem_dados|Memoria~1066_combout\ $end
$var wire 1 y1 \Mem_dados|Memoria~678feeder_combout\ $end
$var wire 1 z1 \Mem_dados|Memoria~678_q\ $end
$var wire 1 {1 \Mem_dados|Memoria~934_q\ $end
$var wire 1 |1 \Mem_dados|Memoria~1067_combout\ $end
$var wire 1 }1 \Mem_dados|Memoria~1068_combout\ $end
$var wire 1 ~1 \Mem_dados|Memoria~902feeder_combout\ $end
$var wire 1 !2 \Mem_dados|Memoria~902_q\ $end
$var wire 1 "2 \Mem_dados|Memoria~774feeder_combout\ $end
$var wire 1 #2 \Mem_dados|Memoria~774_q\ $end
$var wire 1 $2 \Mem_dados|Memoria~646_q\ $end
$var wire 1 %2 \Mem_dados|Memoria~1069_combout\ $end
$var wire 1 &2 \Mem_dados|Memoria~1030_q\ $end
$var wire 1 '2 \Mem_dados|Memoria~1070_combout\ $end
$var wire 1 (2 \Mem_dados|Memoria~998feeder_combout\ $end
$var wire 1 )2 \Mem_dados|Memoria~998_q\ $end
$var wire 1 *2 \Mem_dados|Memoria~742_q\ $end
$var wire 1 +2 \Mem_dados|Memoria~870feeder_combout\ $end
$var wire 1 ,2 \Mem_dados|Memoria~870_q\ $end
$var wire 1 -2 \Mem_dados|Memoria~614_q\ $end
$var wire 1 .2 \Mem_dados|Memoria~1062_combout\ $end
$var wire 1 /2 \Mem_dados|Memoria~1063_combout\ $end
$var wire 1 02 \Mem_dados|Memoria~1071_combout\ $end
$var wire 1 12 \Mem_dados|Memoria~358feeder_combout\ $end
$var wire 1 22 \Mem_dados|Memoria~358_q\ $end
$var wire 1 32 \Mem_dados|Memoria~390feeder_combout\ $end
$var wire 1 42 \Mem_dados|Memoria~390_q\ $end
$var wire 1 52 \Mem_dados|Memoria~294feeder_combout\ $end
$var wire 1 62 \Mem_dados|Memoria~294_q\ $end
$var wire 1 72 \Mem_dados|Memoria~326feeder_combout\ $end
$var wire 1 82 \Mem_dados|Memoria~326_q\ $end
$var wire 1 92 \Mem_dados|Memoria~1072_combout\ $end
$var wire 1 :2 \Mem_dados|Memoria~1073_combout\ $end
$var wire 1 ;2 \Mem_dados|Memoria~454_q\ $end
$var wire 1 <2 \Mem_dados|Memoria~518_q\ $end
$var wire 1 =2 \Mem_dados|Memoria~486feeder_combout\ $end
$var wire 1 >2 \Mem_dados|Memoria~486_q\ $end
$var wire 1 ?2 \Mem_dados|Memoria~422_q\ $end
$var wire 1 @2 \Mem_dados|Memoria~1079_combout\ $end
$var wire 1 A2 \Mem_dados|Memoria~1080_combout\ $end
$var wire 1 B2 \Mem_dados|Memoria~198feeder_combout\ $end
$var wire 1 C2 \Mem_dados|Memoria~198_q\ $end
$var wire 1 D2 \Mem_dados|Memoria~262_q\ $end
$var wire 1 E2 \Mem_dados|Memoria~230_q\ $end
$var wire 1 F2 \Mem_dados|Memoria~166_q\ $end
$var wire 1 G2 \Mem_dados|Memoria~1074_combout\ $end
$var wire 1 H2 \Mem_dados|Memoria~1075_combout\ $end
$var wire 1 I2 \Mem_dados|Memoria~102feeder_combout\ $end
$var wire 1 J2 \Mem_dados|Memoria~102_q\ $end
$var wire 1 K2 \Mem_dados|Memoria~134_q\ $end
$var wire 1 L2 \Mem_dados|Memoria~70feeder_combout\ $end
$var wire 1 M2 \Mem_dados|Memoria~70_q\ $end
$var wire 1 N2 \Mem_dados|Memoria~38_q\ $end
$var wire 1 O2 \Mem_dados|Memoria~1076_combout\ $end
$var wire 1 P2 \Mem_dados|Memoria~1077_combout\ $end
$var wire 1 Q2 \Mem_dados|Memoria~1078_combout\ $end
$var wire 1 R2 \Mem_dados|Memoria~1081_combout\ $end
$var wire 1 S2 \Mem_dados|Memoria~1082_combout\ $end
$var wire 1 T2 \Banco_Regis|registers~1127_combout\ $end
$var wire 1 U2 \ALU|Bnot|Add0~1_combout\ $end
$var wire 1 V2 \ALU|somaSub[0]~0_combout\ $end
$var wire 1 W2 \ALU|Add0~1_combout\ $end
$var wire 1 X2 \muxDepoisULA|X[0]~0_combout\ $end
$var wire 1 Y2 \Banco_Regis|registers~38_q\ $end
$var wire 1 Z2 \Banco_Regis|registers~358_q\ $end
$var wire 1 [2 \Banco_Regis|registers~1225_combout\ $end
$var wire 1 \2 \Banco_Regis|registers~326_q\ $end
$var wire 1 ]2 \Banco_Regis|registers~1125_combout\ $end
$var wire 1 ^2 \Banco_Regis|registers~1126_combout\ $end
$var wire 1 _2 \ALU|Bnot|Add0~0_combout\ $end
$var wire 1 `2 \ALU|Bnot|Add0~2\ $end
$var wire 1 a2 \ALU|Bnot|Add0~3_combout\ $end
$var wire 1 b2 \Banco_Regis|registers~39_q\ $end
$var wire 1 c2 \Banco_Regis|registers~1193_combout\ $end
$var wire 1 d2 \ALU|somaSub[0]~1\ $end
$var wire 1 e2 \ALU|somaSub[1]~2_combout\ $end
$var wire 1 f2 \ALU|Add0~0_combout\ $end
$var wire 1 g2 \Banco_Regis|registers~1189_combout\ $end
$var wire 1 h2 \Mem_dados|Memoria~967feeder_combout\ $end
$var wire 1 i2 \Mem_dados|Memoria~967_q\ $end
$var wire 1 j2 \Mem_dados|Memoria~711_q\ $end
$var wire 1 k2 \Mem_dados|Memoria~839feeder_combout\ $end
$var wire 1 l2 \Mem_dados|Memoria~839_q\ $end
$var wire 1 m2 \Mem_dados|Memoria~583_q\ $end
$var wire 1 n2 \Mem_dados|Memoria~1083_combout\ $end
$var wire 1 o2 \Mem_dados|Memoria~1084_combout\ $end
$var wire 1 p2 \Mem_dados|Memoria~807feeder_combout\ $end
$var wire 1 q2 \Mem_dados|Memoria~807_q\ $end
$var wire 1 r2 \Mem_dados|Memoria~935_q\ $end
$var wire 1 s2 \Mem_dados|Memoria~679feeder_combout\ $end
$var wire 1 t2 \Mem_dados|Memoria~679_q\ $end
$var wire 1 u2 \Mem_dados|Memoria~551_q\ $end
$var wire 1 v2 \Mem_dados|Memoria~1087_combout\ $end
$var wire 1 w2 \Mem_dados|Memoria~1088_combout\ $end
$var wire 1 x2 \Mem_dados|Memoria~871feeder_combout\ $end
$var wire 1 y2 \Mem_dados|Memoria~871_q\ $end
$var wire 1 z2 \Mem_dados|Memoria~615_q\ $end
$var wire 1 {2 \Mem_dados|Memoria~999feeder_combout\ $end
$var wire 1 |2 \Mem_dados|Memoria~999_q\ $end
$var wire 1 }2 \Mem_dados|Memoria~743_q\ $end
$var wire 1 ~2 \Mem_dados|Memoria~1085_combout\ $end
$var wire 1 !3 \Mem_dados|Memoria~1086_combout\ $end
$var wire 1 "3 \Mem_dados|Memoria~1089_combout\ $end
$var wire 1 #3 \Mem_dados|Memoria~775feeder_combout\ $end
$var wire 1 $3 \Mem_dados|Memoria~775_q\ $end
$var wire 1 %3 \Mem_dados|Memoria~1031_q\ $end
$var wire 1 &3 \Mem_dados|Memoria~903feeder_combout\ $end
$var wire 1 '3 \Mem_dados|Memoria~903_q\ $end
$var wire 1 (3 \Mem_dados|Memoria~647_q\ $end
$var wire 1 )3 \Mem_dados|Memoria~1090_combout\ $end
$var wire 1 *3 \Mem_dados|Memoria~1091_combout\ $end
$var wire 1 +3 \Mem_dados|Memoria~1092_combout\ $end
$var wire 1 ,3 \Mem_dados|Memoria~519feeder_combout\ $end
$var wire 1 -3 \Mem_dados|Memoria~519_q\ $end
$var wire 1 .3 \Mem_dados|Memoria~487_q\ $end
$var wire 1 /3 \Mem_dados|Memoria~455feeder_combout\ $end
$var wire 1 03 \Mem_dados|Memoria~455_q\ $end
$var wire 1 13 \Mem_dados|Memoria~423_q\ $end
$var wire 1 23 \Mem_dados|Memoria~1100_combout\ $end
$var wire 1 33 \Mem_dados|Memoria~1101_combout\ $end
$var wire 1 43 \Mem_dados|Memoria~71feeder_combout\ $end
$var wire 1 53 \Mem_dados|Memoria~71_q\ $end
$var wire 1 63 \Mem_dados|Memoria~135_q\ $end
$var wire 1 73 \Mem_dados|Memoria~1782_combout\ $end
$var wire 1 83 \Mem_dados|Memoria~39_q\ $end
$var wire 1 93 \Mem_dados|Memoria~103_q\ $end
$var wire 1 :3 \Mem_dados|Memoria~1097_combout\ $end
$var wire 1 ;3 \Mem_dados|Memoria~1098_combout\ $end
$var wire 1 <3 \Mem_dados|Memoria~327feeder_combout\ $end
$var wire 1 =3 \Mem_dados|Memoria~327_q\ $end
$var wire 1 >3 \Mem_dados|Memoria~391_q\ $end
$var wire 1 ?3 \Mem_dados|Memoria~359feeder_combout\ $end
$var wire 1 @3 \Mem_dados|Memoria~359_q\ $end
$var wire 1 A3 \Mem_dados|Memoria~295_q\ $end
$var wire 1 B3 \Mem_dados|Memoria~1095_combout\ $end
$var wire 1 C3 \Mem_dados|Memoria~1096_combout\ $end
$var wire 1 D3 \Mem_dados|Memoria~1099_combout\ $end
$var wire 1 E3 \Mem_dados|Memoria~263feeder_combout\ $end
$var wire 1 F3 \Mem_dados|Memoria~263_q\ $end
$var wire 1 G3 \Mem_dados|Memoria~231_q\ $end
$var wire 1 H3 \Mem_dados|Memoria~199feeder_combout\ $end
$var wire 1 I3 \Mem_dados|Memoria~199_q\ $end
$var wire 1 J3 \Mem_dados|Memoria~167_q\ $end
$var wire 1 K3 \Mem_dados|Memoria~1093_combout\ $end
$var wire 1 L3 \Mem_dados|Memoria~1094_combout\ $end
$var wire 1 M3 \Mem_dados|Memoria~1102_combout\ $end
$var wire 1 N3 \Mem_dados|Memoria~1103_combout\ $end
$var wire 1 O3 \muxDepoisULA|X[1]~1_combout\ $end
$var wire 1 P3 \Banco_Regis|registers~1223_combout\ $end
$var wire 1 Q3 \Banco_Regis|registers~327_q\ $end
$var wire 1 R3 \Banco_Regis|registers~1224_combout\ $end
$var wire 1 S3 \Banco_Regis|registers~359_q\ $end
$var wire 1 T3 \Banco_Regis|registers~1124_combout\ $end
$var wire 1 U3 \muxAntesULA|X[1]~56_combout\ $end
$var wire 1 V3 \ALU|Bnot|Add0~4\ $end
$var wire 1 W3 \ALU|Bnot|Add0~5_combout\ $end
$var wire 1 X3 \ALU|somaSub[1]~3\ $end
$var wire 1 Y3 \ALU|somaSub[2]~4_combout\ $end
$var wire 1 Z3 \ALU|Add0~3_combout\ $end
$var wire 1 [3 \Banco_Regis|registers~42_q\ $end
$var wire 1 \3 \Banco_Regis|registers~1135_combout\ $end
$var wire 1 ]3 \Mem_dados|Memoria~522feeder_combout\ $end
$var wire 1 ^3 \Mem_dados|Memoria~522_q\ $end
$var wire 1 _3 \Mem_dados|Memoria~458_q\ $end
$var wire 1 `3 \Mem_dados|Memoria~490feeder_combout\ $end
$var wire 1 a3 \Mem_dados|Memoria~490_q\ $end
$var wire 1 b3 \Mem_dados|Memoria~426_q\ $end
$var wire 1 c3 \Mem_dados|Memoria~1163_combout\ $end
$var wire 1 d3 \Mem_dados|Memoria~1164_combout\ $end
$var wire 1 e3 \Mem_dados|Memoria~298feeder_combout\ $end
$var wire 1 f3 \Mem_dados|Memoria~298_q\ $end
$var wire 1 g3 \Mem_dados|Memoria~330feeder_combout\ $end
$var wire 1 h3 \Mem_dados|Memoria~330_q\ $end
$var wire 1 i3 \Mem_dados|Memoria~1156_combout\ $end
$var wire 1 j3 \Mem_dados|Memoria~394feeder_combout\ $end
$var wire 1 k3 \Mem_dados|Memoria~394_q\ $end
$var wire 1 l3 \Mem_dados|Memoria~362_q\ $end
$var wire 1 m3 \Mem_dados|Memoria~1157_combout\ $end
$var wire 1 n3 \Mem_dados|Memoria~106_q\ $end
$var wire 1 o3 \Mem_dados|Memoria~138_q\ $end
$var wire 1 p3 \Mem_dados|Memoria~74feeder_combout\ $end
$var wire 1 q3 \Mem_dados|Memoria~74_q\ $end
$var wire 1 r3 \Mem_dados|Memoria~42_q\ $end
$var wire 1 s3 \Mem_dados|Memoria~1160_combout\ $end
$var wire 1 t3 \Mem_dados|Memoria~1161_combout\ $end
$var wire 1 u3 \Mem_dados|Memoria~202feeder_combout\ $end
$var wire 1 v3 \Mem_dados|Memoria~202_q\ $end
$var wire 1 w3 \Mem_dados|Memoria~266_q\ $end
$var wire 1 x3 \Mem_dados|Memoria~234feeder_combout\ $end
$var wire 1 y3 \Mem_dados|Memoria~234_q\ $end
$var wire 1 z3 \Mem_dados|Memoria~170_q\ $end
$var wire 1 {3 \Mem_dados|Memoria~1158_combout\ $end
$var wire 1 |3 \Mem_dados|Memoria~1159_combout\ $end
$var wire 1 }3 \Mem_dados|Memoria~1162_combout\ $end
$var wire 1 ~3 \Mem_dados|Memoria~1165_combout\ $end
$var wire 1 !4 \Mem_dados|Memoria~1002feeder_combout\ $end
$var wire 1 "4 \Mem_dados|Memoria~1002_q\ $end
$var wire 1 #4 \Mem_dados|Memoria~746_q\ $end
$var wire 1 $4 \Mem_dados|Memoria~618_q\ $end
$var wire 1 %4 \Mem_dados|Memoria~874feeder_combout\ $end
$var wire 1 &4 \Mem_dados|Memoria~874_q\ $end
$var wire 1 '4 \Mem_dados|Memoria~1146_combout\ $end
$var wire 1 (4 \Mem_dados|Memoria~1147_combout\ $end
$var wire 1 )4 \Mem_dados|Memoria~906feeder_combout\ $end
$var wire 1 *4 \Mem_dados|Memoria~906_q\ $end
$var wire 1 +4 \Mem_dados|Memoria~1034_q\ $end
$var wire 1 ,4 \Mem_dados|Memoria~778feeder_combout\ $end
$var wire 1 -4 \Mem_dados|Memoria~778_q\ $end
$var wire 1 .4 \Mem_dados|Memoria~650_q\ $end
$var wire 1 /4 \Mem_dados|Memoria~1153_combout\ $end
$var wire 1 04 \Mem_dados|Memoria~1154_combout\ $end
$var wire 1 14 \Mem_dados|Memoria~682feeder_combout\ $end
$var wire 1 24 \Mem_dados|Memoria~682_q\ $end
$var wire 1 34 \Mem_dados|Memoria~938_q\ $end
$var wire 1 44 \Mem_dados|Memoria~810feeder_combout\ $end
$var wire 1 54 \Mem_dados|Memoria~810_q\ $end
$var wire 1 64 \Mem_dados|Memoria~554_q\ $end
$var wire 1 74 \Mem_dados|Memoria~1150_combout\ $end
$var wire 1 84 \Mem_dados|Memoria~1151_combout\ $end
$var wire 1 94 \Mem_dados|Memoria~842feeder_combout\ $end
$var wire 1 :4 \Mem_dados|Memoria~842_q\ $end
$var wire 1 ;4 \Mem_dados|Memoria~970_q\ $end
$var wire 1 <4 \Mem_dados|Memoria~714feeder_combout\ $end
$var wire 1 =4 \Mem_dados|Memoria~714_q\ $end
$var wire 1 >4 \Mem_dados|Memoria~586_q\ $end
$var wire 1 ?4 \Mem_dados|Memoria~1148_combout\ $end
$var wire 1 @4 \Mem_dados|Memoria~1149_combout\ $end
$var wire 1 A4 \Mem_dados|Memoria~1152_combout\ $end
$var wire 1 B4 \Mem_dados|Memoria~1155_combout\ $end
$var wire 1 C4 \Mem_dados|Memoria~1166_combout\ $end
$var wire 1 D4 \muxDepoisULA|X[4]~4_combout\ $end
$var wire 1 E4 \Banco_Regis|registers~362_q\ $end
$var wire 1 F4 \Banco_Regis|registers~330_q\ $end
$var wire 1 G4 \Banco_Regis|registers~1134_combout\ $end
$var wire 1 H4 \muxAntesULA|X[4]~62_combout\ $end
$var wire 1 I4 \Banco_Regis|registers~361_q\ $end
$var wire 1 J4 \Banco_Regis|registers~329_q\ $end
$var wire 1 K4 \Banco_Regis|registers~1128_combout\ $end
$var wire 1 L4 \muxAntesULA|X[3]~60_combout\ $end
$var wire 1 M4 \ALU|Bnot|Add0~6\ $end
$var wire 1 N4 \ALU|Bnot|Add0~8\ $end
$var wire 1 O4 \ALU|Bnot|Add0~9_combout\ $end
$var wire 1 P4 \Banco_Regis|registers~1136_combout\ $end
$var wire 1 Q4 \ALU|Bnot|Add0~7_combout\ $end
$var wire 1 R4 \ALU|somaSub[2]~5\ $end
$var wire 1 S4 \ALU|somaSub[3]~7\ $end
$var wire 1 T4 \ALU|somaSub[4]~8_combout\ $end
$var wire 1 U4 \ALU|Add0~5_combout\ $end
$var wire 1 V4 \Banco_Regis|registers~363_q\ $end
$var wire 1 W4 \Banco_Regis|registers~331_q\ $end
$var wire 1 X4 \Banco_Regis|registers~1132_combout\ $end
$var wire 1 Y4 \Banco_Regis|registers~1133_combout\ $end
$var wire 1 Z4 \Mem_dados|Memoria~235feeder_combout\ $end
$var wire 1 [4 \Mem_dados|Memoria~235_q\ $end
$var wire 1 \4 \Mem_dados|Memoria~267_q\ $end
$var wire 1 ]4 \Mem_dados|Memoria~203feeder_combout\ $end
$var wire 1 ^4 \Mem_dados|Memoria~203_q\ $end
$var wire 1 _4 \Mem_dados|Memoria~171_q\ $end
$var wire 1 `4 \Mem_dados|Memoria~1177_combout\ $end
$var wire 1 a4 \Mem_dados|Memoria~1178_combout\ $end
$var wire 1 b4 \Mem_dados|Memoria~523feeder_combout\ $end
$var wire 1 c4 \Mem_dados|Memoria~523_q\ $end
$var wire 1 d4 \Mem_dados|Memoria~491_q\ $end
$var wire 1 e4 \Mem_dados|Memoria~459feeder_combout\ $end
$var wire 1 f4 \Mem_dados|Memoria~459_q\ $end
$var wire 1 g4 \Mem_dados|Memoria~427_q\ $end
$var wire 1 h4 \Mem_dados|Memoria~1184_combout\ $end
$var wire 1 i4 \Mem_dados|Memoria~1185_combout\ $end
$var wire 1 j4 \Mem_dados|Memoria~75feeder_combout\ $end
$var wire 1 k4 \Mem_dados|Memoria~75_q\ $end
$var wire 1 l4 \Mem_dados|Memoria~139_q\ $end
$var wire 1 m4 \Mem_dados|Memoria~107_q\ $end
$var wire 1 n4 \Mem_dados|Memoria~43_q\ $end
$var wire 1 o4 \Mem_dados|Memoria~1181_combout\ $end
$var wire 1 p4 \Mem_dados|Memoria~1182_combout\ $end
$var wire 1 q4 \Mem_dados|Memoria~331feeder_combout\ $end
$var wire 1 r4 \Mem_dados|Memoria~331_q\ $end
$var wire 1 s4 \Mem_dados|Memoria~395_q\ $end
$var wire 1 t4 \Mem_dados|Memoria~363feeder_combout\ $end
$var wire 1 u4 \Mem_dados|Memoria~363_q\ $end
$var wire 1 v4 \Mem_dados|Memoria~299_q\ $end
$var wire 1 w4 \Mem_dados|Memoria~1179_combout\ $end
$var wire 1 x4 \Mem_dados|Memoria~1180_combout\ $end
$var wire 1 y4 \Mem_dados|Memoria~1183_combout\ $end
$var wire 1 z4 \Mem_dados|Memoria~1186_combout\ $end
$var wire 1 {4 \Mem_dados|Memoria~779feeder_combout\ $end
$var wire 1 |4 \Mem_dados|Memoria~779_q\ $end
$var wire 1 }4 \Mem_dados|Memoria~1035_q\ $end
$var wire 1 ~4 \Mem_dados|Memoria~907feeder_combout\ $end
$var wire 1 !5 \Mem_dados|Memoria~907_q\ $end
$var wire 1 "5 \Mem_dados|Memoria~651_q\ $end
$var wire 1 #5 \Mem_dados|Memoria~1174_combout\ $end
$var wire 1 $5 \Mem_dados|Memoria~1175_combout\ $end
$var wire 1 %5 \Mem_dados|Memoria~971feeder_combout\ $end
$var wire 1 &5 \Mem_dados|Memoria~971_q\ $end
$var wire 1 '5 \Mem_dados|Memoria~715_q\ $end
$var wire 1 (5 \Mem_dados|Memoria~843feeder_combout\ $end
$var wire 1 )5 \Mem_dados|Memoria~843_q\ $end
$var wire 1 *5 \Mem_dados|Memoria~587_q\ $end
$var wire 1 +5 \Mem_dados|Memoria~1167_combout\ $end
$var wire 1 ,5 \Mem_dados|Memoria~1168_combout\ $end
$var wire 1 -5 \Mem_dados|Memoria~875_q\ $end
$var wire 1 .5 \Mem_dados|Memoria~1003_q\ $end
$var wire 1 /5 \Mem_dados|Memoria~747feeder_combout\ $end
$var wire 1 05 \Mem_dados|Memoria~747_q\ $end
$var wire 1 15 \Mem_dados|Memoria~619_q\ $end
$var wire 1 25 \Mem_dados|Memoria~1169_combout\ $end
$var wire 1 35 \Mem_dados|Memoria~1170_combout\ $end
$var wire 1 45 \Mem_dados|Memoria~811_q\ $end
$var wire 1 55 \Mem_dados|Memoria~939_q\ $end
$var wire 1 65 \Mem_dados|Memoria~555_q\ $end
$var wire 1 75 \Mem_dados|Memoria~683feeder_combout\ $end
$var wire 1 85 \Mem_dados|Memoria~683_q\ $end
$var wire 1 95 \Mem_dados|Memoria~1171_combout\ $end
$var wire 1 :5 \Mem_dados|Memoria~1172_combout\ $end
$var wire 1 ;5 \Mem_dados|Memoria~1173_combout\ $end
$var wire 1 <5 \Mem_dados|Memoria~1176_combout\ $end
$var wire 1 =5 \Mem_dados|Memoria~1187_combout\ $end
$var wire 1 >5 \muxDepoisULA|X[5]~5_combout\ $end
$var wire 1 ?5 \Banco_Regis|registers~43_q\ $end
$var wire 1 @5 \Banco_Regis|registers~1196_combout\ $end
$var wire 1 A5 \muxAntesULA|X[5]~57_combout\ $end
$var wire 1 B5 \ALU|Bnot|Add0~10\ $end
$var wire 1 C5 \ALU|Bnot|Add0~11_combout\ $end
$var wire 1 D5 \ALU|somaSub[4]~9\ $end
$var wire 1 E5 \ALU|somaSub[5]~10_combout\ $end
$var wire 1 F5 \ALU|Add0~4_combout\ $end
$var wire 1 G5 \Banco_Regis|registers~1129_combout\ $end
$var wire 1 H5 \Mem_dados|Memoria~841feeder_combout\ $end
$var wire 1 I5 \Mem_dados|Memoria~841_q\ $end
$var wire 1 J5 \Mem_dados|Memoria~585_q\ $end
$var wire 1 K5 \Mem_dados|Memoria~1125_combout\ $end
$var wire 1 L5 \Mem_dados|Memoria~969feeder_combout\ $end
$var wire 1 M5 \Mem_dados|Memoria~969_q\ $end
$var wire 1 N5 \Mem_dados|Memoria~713_q\ $end
$var wire 1 O5 \Mem_dados|Memoria~1126_combout\ $end
$var wire 1 P5 \Mem_dados|Memoria~809feeder_combout\ $end
$var wire 1 Q5 \Mem_dados|Memoria~809_q\ $end
$var wire 1 R5 \Mem_dados|Memoria~937_q\ $end
$var wire 1 S5 \Mem_dados|Memoria~681_q\ $end
$var wire 1 T5 \Mem_dados|Memoria~553_q\ $end
$var wire 1 U5 \Mem_dados|Memoria~1129_combout\ $end
$var wire 1 V5 \Mem_dados|Memoria~1130_combout\ $end
$var wire 1 W5 \Mem_dados|Memoria~873feeder_combout\ $end
$var wire 1 X5 \Mem_dados|Memoria~873_q\ $end
$var wire 1 Y5 \Mem_dados|Memoria~1001_q\ $end
$var wire 1 Z5 \Mem_dados|Memoria~745feeder_combout\ $end
$var wire 1 [5 \Mem_dados|Memoria~745_q\ $end
$var wire 1 \5 \Mem_dados|Memoria~617_q\ $end
$var wire 1 ]5 \Mem_dados|Memoria~1127_combout\ $end
$var wire 1 ^5 \Mem_dados|Memoria~1128_combout\ $end
$var wire 1 _5 \Mem_dados|Memoria~1131_combout\ $end
$var wire 1 `5 \Mem_dados|Memoria~777feeder_combout\ $end
$var wire 1 a5 \Mem_dados|Memoria~777_q\ $end
$var wire 1 b5 \Mem_dados|Memoria~1033_q\ $end
$var wire 1 c5 \Mem_dados|Memoria~905feeder_combout\ $end
$var wire 1 d5 \Mem_dados|Memoria~905_q\ $end
$var wire 1 e5 \Mem_dados|Memoria~649_q\ $end
$var wire 1 f5 \Mem_dados|Memoria~1132_combout\ $end
$var wire 1 g5 \Mem_dados|Memoria~1133_combout\ $end
$var wire 1 h5 \Mem_dados|Memoria~1134_combout\ $end
$var wire 1 i5 \Mem_dados|Memoria~521feeder_combout\ $end
$var wire 1 j5 \Mem_dados|Memoria~521_q\ $end
$var wire 1 k5 \Mem_dados|Memoria~489_q\ $end
$var wire 1 l5 \Mem_dados|Memoria~457feeder_combout\ $end
$var wire 1 m5 \Mem_dados|Memoria~457_q\ $end
$var wire 1 n5 \Mem_dados|Memoria~425feeder_combout\ $end
$var wire 1 o5 \Mem_dados|Memoria~425_q\ $end
$var wire 1 p5 \Mem_dados|Memoria~1142_combout\ $end
$var wire 1 q5 \Mem_dados|Memoria~1143_combout\ $end
$var wire 1 r5 \Mem_dados|Memoria~265feeder_combout\ $end
$var wire 1 s5 \Mem_dados|Memoria~265_q\ $end
$var wire 1 t5 \Mem_dados|Memoria~233_q\ $end
$var wire 1 u5 \Mem_dados|Memoria~201feeder_combout\ $end
$var wire 1 v5 \Mem_dados|Memoria~201_q\ $end
$var wire 1 w5 \Mem_dados|Memoria~169_q\ $end
$var wire 1 x5 \Mem_dados|Memoria~1135_combout\ $end
$var wire 1 y5 \Mem_dados|Memoria~1136_combout\ $end
$var wire 1 z5 \Mem_dados|Memoria~73feeder_combout\ $end
$var wire 1 {5 \Mem_dados|Memoria~73_q\ $end
$var wire 1 |5 \Mem_dados|Memoria~137_q\ $end
$var wire 1 }5 \Mem_dados|Memoria~1783_combout\ $end
$var wire 1 ~5 \Mem_dados|Memoria~41_q\ $end
$var wire 1 !6 \Mem_dados|Memoria~105_q\ $end
$var wire 1 "6 \Mem_dados|Memoria~1139_combout\ $end
$var wire 1 #6 \Mem_dados|Memoria~1140_combout\ $end
$var wire 1 $6 \Mem_dados|Memoria~329feeder_combout\ $end
$var wire 1 %6 \Mem_dados|Memoria~329_q\ $end
$var wire 1 &6 \Mem_dados|Memoria~393_q\ $end
$var wire 1 '6 \Mem_dados|Memoria~361_q\ $end
$var wire 1 (6 \Mem_dados|Memoria~297_q\ $end
$var wire 1 )6 \Mem_dados|Memoria~1137_combout\ $end
$var wire 1 *6 \Mem_dados|Memoria~1138_combout\ $end
$var wire 1 +6 \Mem_dados|Memoria~1141_combout\ $end
$var wire 1 ,6 \Mem_dados|Memoria~1144_combout\ $end
$var wire 1 -6 \Mem_dados|Memoria~1145_combout\ $end
$var wire 1 .6 \muxDepoisULA|X[3]~3_combout\ $end
$var wire 1 /6 \Banco_Regis|registers~41_q\ $end
$var wire 1 06 \Banco_Regis|registers~1194_combout\ $end
$var wire 1 16 \ALU|somaSub[3]~6_combout\ $end
$var wire 1 26 \ALU|Add0~2_combout\ $end
$var wire 1 36 \Banco_Regis|registers~364feeder_combout\ $end
$var wire 1 46 \Banco_Regis|registers~364_q\ $end
$var wire 1 56 \Banco_Regis|registers~332_q\ $end
$var wire 1 66 \Banco_Regis|registers~1139_combout\ $end
$var wire 1 76 \Banco_Regis|registers~1140_combout\ $end
$var wire 1 86 \Mem_dados|Memoria~908feeder_combout\ $end
$var wire 1 96 \Mem_dados|Memoria~908_q\ $end
$var wire 1 :6 \Mem_dados|Memoria~780feeder_combout\ $end
$var wire 1 ;6 \Mem_dados|Memoria~780_q\ $end
$var wire 1 <6 \Mem_dados|Memoria~652_q\ $end
$var wire 1 =6 \Mem_dados|Memoria~1195_combout\ $end
$var wire 1 >6 \Mem_dados|Memoria~1036_q\ $end
$var wire 1 ?6 \Mem_dados|Memoria~1196_combout\ $end
$var wire 1 @6 \Mem_dados|Memoria~812feeder_combout\ $end
$var wire 1 A6 \Mem_dados|Memoria~812_q\ $end
$var wire 1 B6 \Mem_dados|Memoria~556_q\ $end
$var wire 1 C6 \Mem_dados|Memoria~1192_combout\ $end
$var wire 1 D6 \Mem_dados|Memoria~684feeder_combout\ $end
$var wire 1 E6 \Mem_dados|Memoria~684_q\ $end
$var wire 1 F6 \Mem_dados|Memoria~940_q\ $end
$var wire 1 G6 \Mem_dados|Memoria~1193_combout\ $end
$var wire 1 H6 \Mem_dados|Memoria~972feeder_combout\ $end
$var wire 1 I6 \Mem_dados|Memoria~972_q\ $end
$var wire 1 J6 \Mem_dados|Memoria~844_q\ $end
$var wire 1 K6 \Mem_dados|Memoria~588feeder_combout\ $end
$var wire 1 L6 \Mem_dados|Memoria~588_q\ $end
$var wire 1 M6 \Mem_dados|Memoria~716feeder_combout\ $end
$var wire 1 N6 \Mem_dados|Memoria~716_q\ $end
$var wire 1 O6 \Mem_dados|Memoria~1190_combout\ $end
$var wire 1 P6 \Mem_dados|Memoria~1191_combout\ $end
$var wire 1 Q6 \Mem_dados|Memoria~1194_combout\ $end
$var wire 1 R6 \Mem_dados|Memoria~1004feeder_combout\ $end
$var wire 1 S6 \Mem_dados|Memoria~1004_q\ $end
$var wire 1 T6 \Mem_dados|Memoria~748_q\ $end
$var wire 1 U6 \Mem_dados|Memoria~876feeder_combout\ $end
$var wire 1 V6 \Mem_dados|Memoria~876_q\ $end
$var wire 1 W6 \Mem_dados|Memoria~620_q\ $end
$var wire 1 X6 \Mem_dados|Memoria~1188_combout\ $end
$var wire 1 Y6 \Mem_dados|Memoria~1189_combout\ $end
$var wire 1 Z6 \Mem_dados|Memoria~1197_combout\ $end
$var wire 1 [6 \Mem_dados|Memoria~396feeder_combout\ $end
$var wire 1 \6 \Mem_dados|Memoria~396_q\ $end
$var wire 1 ]6 \Mem_dados|Memoria~364_q\ $end
$var wire 1 ^6 \Mem_dados|Memoria~332feeder_combout\ $end
$var wire 1 _6 \Mem_dados|Memoria~332_q\ $end
$var wire 1 `6 \Mem_dados|Memoria~300_q\ $end
$var wire 1 a6 \Mem_dados|Memoria~1198_combout\ $end
$var wire 1 b6 \Mem_dados|Memoria~1199_combout\ $end
$var wire 1 c6 \Mem_dados|Memoria~524feeder_combout\ $end
$var wire 1 d6 \Mem_dados|Memoria~524_q\ $end
$var wire 1 e6 \Mem_dados|Memoria~460feeder_combout\ $end
$var wire 1 f6 \Mem_dados|Memoria~460_q\ $end
$var wire 1 g6 \Mem_dados|Memoria~428feeder_combout\ $end
$var wire 1 h6 \Mem_dados|Memoria~428_q\ $end
$var wire 1 i6 \Mem_dados|Memoria~492feeder_combout\ $end
$var wire 1 j6 \Mem_dados|Memoria~492_q\ $end
$var wire 1 k6 \Mem_dados|Memoria~1205_combout\ $end
$var wire 1 l6 \Mem_dados|Memoria~1206_combout\ $end
$var wire 1 m6 \Mem_dados|Memoria~108feeder_combout\ $end
$var wire 1 n6 \Mem_dados|Memoria~108_q\ $end
$var wire 1 o6 \Mem_dados|Memoria~140_q\ $end
$var wire 1 p6 \Mem_dados|Memoria~76feeder_combout\ $end
$var wire 1 q6 \Mem_dados|Memoria~76_q\ $end
$var wire 1 r6 \Mem_dados|Memoria~44_q\ $end
$var wire 1 s6 \Mem_dados|Memoria~1202_combout\ $end
$var wire 1 t6 \Mem_dados|Memoria~1203_combout\ $end
$var wire 1 u6 \Mem_dados|Memoria~204feeder_combout\ $end
$var wire 1 v6 \Mem_dados|Memoria~204_q\ $end
$var wire 1 w6 \Mem_dados|Memoria~268_q\ $end
$var wire 1 x6 \Mem_dados|Memoria~236feeder_combout\ $end
$var wire 1 y6 \Mem_dados|Memoria~236_q\ $end
$var wire 1 z6 \Mem_dados|Memoria~172_q\ $end
$var wire 1 {6 \Mem_dados|Memoria~1200_combout\ $end
$var wire 1 |6 \Mem_dados|Memoria~1201_combout\ $end
$var wire 1 }6 \Mem_dados|Memoria~1204_combout\ $end
$var wire 1 ~6 \Mem_dados|Memoria~1207_combout\ $end
$var wire 1 !7 \Mem_dados|Memoria~1208_combout\ $end
$var wire 1 "7 \muxDepoisULA|X[6]~6_combout\ $end
$var wire 1 #7 \Banco_Regis|registers~44_q\ $end
$var wire 1 $7 \Banco_Regis|registers~1198_combout\ $end
$var wire 1 %7 \muxAntesULA|X[6]~64_combout\ $end
$var wire 1 &7 \ALU|Bnot|Add0~12\ $end
$var wire 1 '7 \ALU|Bnot|Add0~13_combout\ $end
$var wire 1 (7 \ALU|somaSub[5]~11\ $end
$var wire 1 )7 \ALU|somaSub[6]~12_combout\ $end
$var wire 1 *7 \ALU|Add0~7_combout\ $end
$var wire 1 +7 \Banco_Regis|registers~383_q\ $end
$var wire 1 ,7 \Banco_Regis|registers~351_q\ $end
$var wire 1 -7 \Banco_Regis|registers~1173_combout\ $end
$var wire 1 .7 \Banco_Regis|registers~1174_combout\ $end
$var wire 1 /7 \Mem_dados|Memoria~799feeder_combout\ $end
$var wire 1 07 \Mem_dados|Memoria~799_q\ $end
$var wire 1 17 \Mem_dados|Memoria~1055_q\ $end
$var wire 1 27 \Mem_dados|Memoria~927feeder_combout\ $end
$var wire 1 37 \Mem_dados|Memoria~927_q\ $end
$var wire 1 47 \Mem_dados|Memoria~671_q\ $end
$var wire 1 57 \Mem_dados|Memoria~1594_combout\ $end
$var wire 1 67 \Mem_dados|Memoria~1595_combout\ $end
$var wire 1 77 \Mem_dados|Memoria~735feeder_combout\ $end
$var wire 1 87 \Mem_dados|Memoria~735_q\ $end
$var wire 1 97 \Mem_dados|Memoria~991_q\ $end
$var wire 1 :7 \Mem_dados|Memoria~607_q\ $end
$var wire 1 ;7 \Mem_dados|Memoria~863feeder_combout\ $end
$var wire 1 <7 \Mem_dados|Memoria~863_q\ $end
$var wire 1 =7 \Mem_dados|Memoria~1587_combout\ $end
$var wire 1 >7 \Mem_dados|Memoria~1588_combout\ $end
$var wire 1 ?7 \Mem_dados|Memoria~895feeder_combout\ $end
$var wire 1 @7 \Mem_dados|Memoria~895_q\ $end
$var wire 1 A7 \Mem_dados|Memoria~1023_q\ $end
$var wire 1 B7 \Mem_dados|Memoria~767feeder_combout\ $end
$var wire 1 C7 \Mem_dados|Memoria~767_q\ $end
$var wire 1 D7 \Mem_dados|Memoria~639_q\ $end
$var wire 1 E7 \Mem_dados|Memoria~1589_combout\ $end
$var wire 1 F7 \Mem_dados|Memoria~1590_combout\ $end
$var wire 1 G7 \Mem_dados|Memoria~831_q\ $end
$var wire 1 H7 \Mem_dados|Memoria~959_q\ $end
$var wire 1 I7 \Mem_dados|Memoria~703feeder_combout\ $end
$var wire 1 J7 \Mem_dados|Memoria~703_q\ $end
$var wire 1 K7 \Mem_dados|Memoria~575_q\ $end
$var wire 1 L7 \Mem_dados|Memoria~1591_combout\ $end
$var wire 1 M7 \Mem_dados|Memoria~1592_combout\ $end
$var wire 1 N7 \Mem_dados|Memoria~1593_combout\ $end
$var wire 1 O7 \Mem_dados|Memoria~1596_combout\ $end
$var wire 1 P7 \Mem_dados|Memoria~287feeder_combout\ $end
$var wire 1 Q7 \Mem_dados|Memoria~287_q\ $end
$var wire 1 R7 \Mem_dados|Memoria~255_q\ $end
$var wire 1 S7 \Mem_dados|Memoria~223feeder_combout\ $end
$var wire 1 T7 \Mem_dados|Memoria~223_q\ $end
$var wire 1 U7 \Mem_dados|Memoria~191_q\ $end
$var wire 1 V7 \Mem_dados|Memoria~1597_combout\ $end
$var wire 1 W7 \Mem_dados|Memoria~1598_combout\ $end
$var wire 1 X7 \Mem_dados|Memoria~511feeder_combout\ $end
$var wire 1 Y7 \Mem_dados|Memoria~511_q\ $end
$var wire 1 Z7 \Mem_dados|Memoria~543feeder_combout\ $end
$var wire 1 [7 \Mem_dados|Memoria~543_q\ $end
$var wire 1 \7 \Mem_dados|Memoria~479feeder_combout\ $end
$var wire 1 ]7 \Mem_dados|Memoria~479_q\ $end
$var wire 1 ^7 \Mem_dados|Memoria~447_q\ $end
$var wire 1 _7 \Mem_dados|Memoria~1604_combout\ $end
$var wire 1 `7 \Mem_dados|Memoria~1605_combout\ $end
$var wire 1 a7 \Mem_dados|Memoria~95feeder_combout\ $end
$var wire 1 b7 \Mem_dados|Memoria~95_q\ $end
$var wire 1 c7 \Mem_dados|Memoria~159_q\ $end
$var wire 1 d7 \Mem_dados|Memoria~127feeder_combout\ $end
$var wire 1 e7 \Mem_dados|Memoria~127_q\ $end
$var wire 1 f7 \Mem_dados|Memoria~63_q\ $end
$var wire 1 g7 \Mem_dados|Memoria~1601_combout\ $end
$var wire 1 h7 \Mem_dados|Memoria~1602_combout\ $end
$var wire 1 i7 \Mem_dados|Memoria~351feeder_combout\ $end
$var wire 1 j7 \Mem_dados|Memoria~351_q\ $end
$var wire 1 k7 \Mem_dados|Memoria~415_q\ $end
$var wire 1 l7 \Mem_dados|Memoria~383feeder_combout\ $end
$var wire 1 m7 \Mem_dados|Memoria~383_q\ $end
$var wire 1 n7 \Mem_dados|Memoria~319_q\ $end
$var wire 1 o7 \Mem_dados|Memoria~1599_combout\ $end
$var wire 1 p7 \Mem_dados|Memoria~1600_combout\ $end
$var wire 1 q7 \Mem_dados|Memoria~1603_combout\ $end
$var wire 1 r7 \Mem_dados|Memoria~1606_combout\ $end
$var wire 1 s7 \Mem_dados|Memoria~1607_combout\ $end
$var wire 1 t7 \muxDepoisULA|X[25]~25_combout\ $end
$var wire 1 u7 \Banco_Regis|registers~63_q\ $end
$var wire 1 v7 \Banco_Regis|registers~1215_combout\ $end
$var wire 1 w7 \muxAntesULA|X[25]~79_combout\ $end
$var wire 1 x7 \Banco_Regis|registers~1216_combout\ $end
$var wire 1 y7 \Banco_Regis|registers~1213_combout\ $end
$var wire 1 z7 \Banco_Regis|registers~1214_combout\ $end
$var wire 1 {7 \Banco_Regis|registers~1211_combout\ $end
$var wire 1 |7 \Banco_Regis|registers~1209_combout\ $end
$var wire 1 }7 \Banco_Regis|registers~1210_combout\ $end
$var wire 1 ~7 \Banco_Regis|registers~1207_combout\ $end
$var wire 1 !8 \Banco_Regis|registers~1208_combout\ $end
$var wire 1 "8 \Banco_Regis|registers~1205_combout\ $end
$var wire 1 #8 \Banco_Regis|registers~1206_combout\ $end
$var wire 1 $8 \Banco_Regis|registers~1201_combout\ $end
$var wire 1 %8 \Banco_Regis|registers~1202_combout\ $end
$var wire 1 &8 \Banco_Regis|registers~1199_combout\ $end
$var wire 1 '8 \Banco_Regis|registers~1200_combout\ $end
$var wire 1 (8 \ALU|Bnot|Add0~14\ $end
$var wire 1 )8 \ALU|Bnot|Add0~15_combout\ $end
$var wire 1 *8 \Banco_Regis|registers~1197_combout\ $end
$var wire 1 +8 \ALU|somaSub[6]~13\ $end
$var wire 1 ,8 \ALU|somaSub[7]~14_combout\ $end
$var wire 1 -8 \ALU|Add0~6_combout\ $end
$var wire 1 .8 \Banco_Regis|registers~365_q\ $end
$var wire 1 /8 \Banco_Regis|registers~333_q\ $end
$var wire 1 08 \Banco_Regis|registers~1137_combout\ $end
$var wire 1 18 \Banco_Regis|registers~1138_combout\ $end
$var wire 1 28 \Mem_dados|Memoria~973feeder_combout\ $end
$var wire 1 38 \Mem_dados|Memoria~973_q\ $end
$var wire 1 48 \Mem_dados|Memoria~717_q\ $end
$var wire 1 58 \Mem_dados|Memoria~845feeder_combout\ $end
$var wire 1 68 \Mem_dados|Memoria~845_q\ $end
$var wire 1 78 \Mem_dados|Memoria~589_q\ $end
$var wire 1 88 \Mem_dados|Memoria~1209_combout\ $end
$var wire 1 98 \Mem_dados|Memoria~1210_combout\ $end
$var wire 1 :8 \Mem_dados|Memoria~781feeder_combout\ $end
$var wire 1 ;8 \Mem_dados|Memoria~781_q\ $end
$var wire 1 <8 \Mem_dados|Memoria~1037_q\ $end
$var wire 1 =8 \Mem_dados|Memoria~909feeder_combout\ $end
$var wire 1 >8 \Mem_dados|Memoria~909_q\ $end
$var wire 1 ?8 \Mem_dados|Memoria~653_q\ $end
$var wire 1 @8 \Mem_dados|Memoria~1216_combout\ $end
$var wire 1 A8 \Mem_dados|Memoria~1217_combout\ $end
$var wire 1 B8 \Mem_dados|Memoria~813_q\ $end
$var wire 1 C8 \Mem_dados|Memoria~941_q\ $end
$var wire 1 D8 \Mem_dados|Memoria~685feeder_combout\ $end
$var wire 1 E8 \Mem_dados|Memoria~685_q\ $end
$var wire 1 F8 \Mem_dados|Memoria~557_q\ $end
$var wire 1 G8 \Mem_dados|Memoria~1213_combout\ $end
$var wire 1 H8 \Mem_dados|Memoria~1214_combout\ $end
$var wire 1 I8 \Mem_dados|Memoria~1005feeder_combout\ $end
$var wire 1 J8 \Mem_dados|Memoria~1005_q\ $end
$var wire 1 K8 \Mem_dados|Memoria~877feeder_combout\ $end
$var wire 1 L8 \Mem_dados|Memoria~877_q\ $end
$var wire 1 M8 \Mem_dados|Memoria~621feeder_combout\ $end
$var wire 1 N8 \Mem_dados|Memoria~621_q\ $end
$var wire 1 O8 \Mem_dados|Memoria~749feeder_combout\ $end
$var wire 1 P8 \Mem_dados|Memoria~749_q\ $end
$var wire 1 Q8 \Mem_dados|Memoria~1211_combout\ $end
$var wire 1 R8 \Mem_dados|Memoria~1212_combout\ $end
$var wire 1 S8 \Mem_dados|Memoria~1215_combout\ $end
$var wire 1 T8 \Mem_dados|Memoria~1218_combout\ $end
$var wire 1 U8 \Mem_dados|Memoria~525_q\ $end
$var wire 1 V8 \Mem_dados|Memoria~493_q\ $end
$var wire 1 W8 \Mem_dados|Memoria~461_q\ $end
$var wire 1 X8 \Mem_dados|Memoria~429_q\ $end
$var wire 1 Y8 \Mem_dados|Memoria~1226_combout\ $end
$var wire 1 Z8 \Mem_dados|Memoria~1227_combout\ $end
$var wire 1 [8 \Mem_dados|Memoria~269_q\ $end
$var wire 1 \8 \Mem_dados|Memoria~237_q\ $end
$var wire 1 ]8 \Mem_dados|Memoria~205feeder_combout\ $end
$var wire 1 ^8 \Mem_dados|Memoria~205_q\ $end
$var wire 1 _8 \Mem_dados|Memoria~173_q\ $end
$var wire 1 `8 \Mem_dados|Memoria~1219_combout\ $end
$var wire 1 a8 \Mem_dados|Memoria~1220_combout\ $end
$var wire 1 b8 \Mem_dados|Memoria~77feeder_combout\ $end
$var wire 1 c8 \Mem_dados|Memoria~77_q\ $end
$var wire 1 d8 \Mem_dados|Memoria~141_q\ $end
$var wire 1 e8 \Mem_dados|Memoria~109_q\ $end
$var wire 1 f8 \Mem_dados|Memoria~45_q\ $end
$var wire 1 g8 \Mem_dados|Memoria~1223_combout\ $end
$var wire 1 h8 \Mem_dados|Memoria~1224_combout\ $end
$var wire 1 i8 \Mem_dados|Memoria~333feeder_combout\ $end
$var wire 1 j8 \Mem_dados|Memoria~333_q\ $end
$var wire 1 k8 \Mem_dados|Memoria~397_q\ $end
$var wire 1 l8 \Mem_dados|Memoria~365feeder_combout\ $end
$var wire 1 m8 \Mem_dados|Memoria~365_q\ $end
$var wire 1 n8 \Mem_dados|Memoria~301_q\ $end
$var wire 1 o8 \Mem_dados|Memoria~1221_combout\ $end
$var wire 1 p8 \Mem_dados|Memoria~1222_combout\ $end
$var wire 1 q8 \Mem_dados|Memoria~1225_combout\ $end
$var wire 1 r8 \Mem_dados|Memoria~1228_combout\ $end
$var wire 1 s8 \Mem_dados|Memoria~1229_combout\ $end
$var wire 1 t8 \muxDepoisULA|X[7]~7_combout\ $end
$var wire 1 u8 \Banco_Regis|registers~45_q\ $end
$var wire 1 v8 \muxAntesULA|X[7]~63_combout\ $end
$var wire 1 w8 \ALU|Bnot|Add0~16\ $end
$var wire 1 x8 \ALU|Bnot|Add0~17_combout\ $end
$var wire 1 y8 \ALU|somaSub[7]~15\ $end
$var wire 1 z8 \ALU|somaSub[8]~16_combout\ $end
$var wire 1 {8 \ALU|Add0~9_combout\ $end
$var wire 1 |8 \Banco_Regis|registers~366feeder_combout\ $end
$var wire 1 }8 \Banco_Regis|registers~366_q\ $end
$var wire 1 ~8 \Banco_Regis|registers~334_q\ $end
$var wire 1 !9 \Banco_Regis|registers~1143_combout\ $end
$var wire 1 "9 \Banco_Regis|registers~1144_combout\ $end
$var wire 1 #9 \Mem_dados|Memoria~1006feeder_combout\ $end
$var wire 1 $9 \Mem_dados|Memoria~1006_q\ $end
$var wire 1 %9 \Mem_dados|Memoria~750_q\ $end
$var wire 1 &9 \Mem_dados|Memoria~878feeder_combout\ $end
$var wire 1 '9 \Mem_dados|Memoria~878_q\ $end
$var wire 1 (9 \Mem_dados|Memoria~622_q\ $end
$var wire 1 )9 \Mem_dados|Memoria~1230_combout\ $end
$var wire 1 *9 \Mem_dados|Memoria~1231_combout\ $end
$var wire 1 +9 \Mem_dados|Memoria~846feeder_combout\ $end
$var wire 1 ,9 \Mem_dados|Memoria~846_q\ $end
$var wire 1 -9 \Mem_dados|Memoria~590_q\ $end
$var wire 1 .9 \Mem_dados|Memoria~974feeder_combout\ $end
$var wire 1 /9 \Mem_dados|Memoria~974_q\ $end
$var wire 1 09 \Mem_dados|Memoria~718_q\ $end
$var wire 1 19 \Mem_dados|Memoria~1232_combout\ $end
$var wire 1 29 \Mem_dados|Memoria~1233_combout\ $end
$var wire 1 39 \Mem_dados|Memoria~686feeder_combout\ $end
$var wire 1 49 \Mem_dados|Memoria~686_q\ $end
$var wire 1 59 \Mem_dados|Memoria~942_q\ $end
$var wire 1 69 \Mem_dados|Memoria~814feeder_combout\ $end
$var wire 1 79 \Mem_dados|Memoria~814_q\ $end
$var wire 1 89 \Mem_dados|Memoria~558_q\ $end
$var wire 1 99 \Mem_dados|Memoria~1234_combout\ $end
$var wire 1 :9 \Mem_dados|Memoria~1235_combout\ $end
$var wire 1 ;9 \Mem_dados|Memoria~1236_combout\ $end
$var wire 1 <9 \Mem_dados|Memoria~910feeder_combout\ $end
$var wire 1 =9 \Mem_dados|Memoria~910_q\ $end
$var wire 1 >9 \Mem_dados|Memoria~782feeder_combout\ $end
$var wire 1 ?9 \Mem_dados|Memoria~782_q\ $end
$var wire 1 @9 \Mem_dados|Memoria~654_q\ $end
$var wire 1 A9 \Mem_dados|Memoria~1237_combout\ $end
$var wire 1 B9 \Mem_dados|Memoria~1038_q\ $end
$var wire 1 C9 \Mem_dados|Memoria~1238_combout\ $end
$var wire 1 D9 \Mem_dados|Memoria~1239_combout\ $end
$var wire 1 E9 \Mem_dados|Memoria~398feeder_combout\ $end
$var wire 1 F9 \Mem_dados|Memoria~398_q\ $end
$var wire 1 G9 \Mem_dados|Memoria~366_q\ $end
$var wire 1 H9 \Mem_dados|Memoria~302feeder_combout\ $end
$var wire 1 I9 \Mem_dados|Memoria~302_q\ $end
$var wire 1 J9 \Mem_dados|Memoria~334feeder_combout\ $end
$var wire 1 K9 \Mem_dados|Memoria~334_q\ $end
$var wire 1 L9 \Mem_dados|Memoria~1240_combout\ $end
$var wire 1 M9 \Mem_dados|Memoria~1241_combout\ $end
$var wire 1 N9 \Mem_dados|Memoria~526feeder_combout\ $end
$var wire 1 O9 \Mem_dados|Memoria~526_q\ $end
$var wire 1 P9 \Mem_dados|Memoria~462_q\ $end
$var wire 1 Q9 \Mem_dados|Memoria~494feeder_combout\ $end
$var wire 1 R9 \Mem_dados|Memoria~494_q\ $end
$var wire 1 S9 \Mem_dados|Memoria~430_q\ $end
$var wire 1 T9 \Mem_dados|Memoria~1247_combout\ $end
$var wire 1 U9 \Mem_dados|Memoria~1248_combout\ $end
$var wire 1 V9 \Mem_dados|Memoria~110feeder_combout\ $end
$var wire 1 W9 \Mem_dados|Memoria~110_q\ $end
$var wire 1 X9 \Mem_dados|Memoria~142_q\ $end
$var wire 1 Y9 \Mem_dados|Memoria~78feeder_combout\ $end
$var wire 1 Z9 \Mem_dados|Memoria~78_q\ $end
$var wire 1 [9 \Mem_dados|Memoria~46_q\ $end
$var wire 1 \9 \Mem_dados|Memoria~1244_combout\ $end
$var wire 1 ]9 \Mem_dados|Memoria~1245_combout\ $end
$var wire 1 ^9 \Mem_dados|Memoria~206feeder_combout\ $end
$var wire 1 _9 \Mem_dados|Memoria~206_q\ $end
$var wire 1 `9 \Mem_dados|Memoria~270_q\ $end
$var wire 1 a9 \Mem_dados|Memoria~238feeder_combout\ $end
$var wire 1 b9 \Mem_dados|Memoria~238_q\ $end
$var wire 1 c9 \Mem_dados|Memoria~174_q\ $end
$var wire 1 d9 \Mem_dados|Memoria~1242_combout\ $end
$var wire 1 e9 \Mem_dados|Memoria~1243_combout\ $end
$var wire 1 f9 \Mem_dados|Memoria~1246_combout\ $end
$var wire 1 g9 \Mem_dados|Memoria~1249_combout\ $end
$var wire 1 h9 \Mem_dados|Memoria~1250_combout\ $end
$var wire 1 i9 \muxDepoisULA|X[8]~8_combout\ $end
$var wire 1 j9 \Banco_Regis|registers~46_q\ $end
$var wire 1 k9 \muxAntesULA|X[8]~66_combout\ $end
$var wire 1 l9 \ALU|Bnot|Add0~18\ $end
$var wire 1 m9 \ALU|Bnot|Add0~19_combout\ $end
$var wire 1 n9 \ALU|somaSub[8]~17\ $end
$var wire 1 o9 \ALU|somaSub[9]~18_combout\ $end
$var wire 1 p9 \ALU|Add0~8_combout\ $end
$var wire 1 q9 \Banco_Regis|registers~335_q\ $end
$var wire 1 r9 \Banco_Regis|registers~367_q\ $end
$var wire 1 s9 \Banco_Regis|registers~1141_combout\ $end
$var wire 1 t9 \Banco_Regis|registers~1142_combout\ $end
$var wire 1 u9 \Mem_dados|Memoria~239feeder_combout\ $end
$var wire 1 v9 \Mem_dados|Memoria~239_q\ $end
$var wire 1 w9 \Mem_dados|Memoria~271_q\ $end
$var wire 1 x9 \Mem_dados|Memoria~207feeder_combout\ $end
$var wire 1 y9 \Mem_dados|Memoria~207_q\ $end
$var wire 1 z9 \Mem_dados|Memoria~175_q\ $end
$var wire 1 {9 \Mem_dados|Memoria~1261_combout\ $end
$var wire 1 |9 \Mem_dados|Memoria~1262_combout\ $end
$var wire 1 }9 \Mem_dados|Memoria~79feeder_combout\ $end
$var wire 1 ~9 \Mem_dados|Memoria~79_q\ $end
$var wire 1 !: \Mem_dados|Memoria~143_q\ $end
$var wire 1 ": \Mem_dados|Memoria~111feeder_combout\ $end
$var wire 1 #: \Mem_dados|Memoria~111_q\ $end
$var wire 1 $: \Mem_dados|Memoria~47_q\ $end
$var wire 1 %: \Mem_dados|Memoria~1265_combout\ $end
$var wire 1 &: \Mem_dados|Memoria~1266_combout\ $end
$var wire 1 ': \Mem_dados|Memoria~335feeder_combout\ $end
$var wire 1 (: \Mem_dados|Memoria~335_q\ $end
$var wire 1 ): \Mem_dados|Memoria~399_q\ $end
$var wire 1 *: \Mem_dados|Memoria~367feeder_combout\ $end
$var wire 1 +: \Mem_dados|Memoria~367_q\ $end
$var wire 1 ,: \Mem_dados|Memoria~303_q\ $end
$var wire 1 -: \Mem_dados|Memoria~1263_combout\ $end
$var wire 1 .: \Mem_dados|Memoria~1264_combout\ $end
$var wire 1 /: \Mem_dados|Memoria~1267_combout\ $end
$var wire 1 0: \Mem_dados|Memoria~527feeder_combout\ $end
$var wire 1 1: \Mem_dados|Memoria~527_q\ $end
$var wire 1 2: \Mem_dados|Memoria~495_q\ $end
$var wire 1 3: \Mem_dados|Memoria~463feeder_combout\ $end
$var wire 1 4: \Mem_dados|Memoria~463_q\ $end
$var wire 1 5: \Mem_dados|Memoria~431_q\ $end
$var wire 1 6: \Mem_dados|Memoria~1268_combout\ $end
$var wire 1 7: \Mem_dados|Memoria~1269_combout\ $end
$var wire 1 8: \Mem_dados|Memoria~1270_combout\ $end
$var wire 1 9: \Mem_dados|Memoria~783feeder_combout\ $end
$var wire 1 :: \Mem_dados|Memoria~783_q\ $end
$var wire 1 ;: \Mem_dados|Memoria~911feeder_combout\ $end
$var wire 1 <: \Mem_dados|Memoria~911_q\ $end
$var wire 1 =: \Mem_dados|Memoria~655_q\ $end
$var wire 1 >: \Mem_dados|Memoria~1258_combout\ $end
$var wire 1 ?: \Mem_dados|Memoria~1039_q\ $end
$var wire 1 @: \Mem_dados|Memoria~1259_combout\ $end
$var wire 1 A: \Mem_dados|Memoria~975_q\ $end
$var wire 1 B: \Mem_dados|Memoria~719_q\ $end
$var wire 1 C: \Mem_dados|Memoria~847feeder_combout\ $end
$var wire 1 D: \Mem_dados|Memoria~847_q\ $end
$var wire 1 E: \Mem_dados|Memoria~591_q\ $end
$var wire 1 F: \Mem_dados|Memoria~1251_combout\ $end
$var wire 1 G: \Mem_dados|Memoria~1252_combout\ $end
$var wire 1 H: \Mem_dados|Memoria~815feeder_combout\ $end
$var wire 1 I: \Mem_dados|Memoria~815_q\ $end
$var wire 1 J: \Mem_dados|Memoria~943_q\ $end
$var wire 1 K: \Mem_dados|Memoria~687feeder_combout\ $end
$var wire 1 L: \Mem_dados|Memoria~687_q\ $end
$var wire 1 M: \Mem_dados|Memoria~559_q\ $end
$var wire 1 N: \Mem_dados|Memoria~1255_combout\ $end
$var wire 1 O: \Mem_dados|Memoria~1256_combout\ $end
$var wire 1 P: \Mem_dados|Memoria~879feeder_combout\ $end
$var wire 1 Q: \Mem_dados|Memoria~879_q\ $end
$var wire 1 R: \Mem_dados|Memoria~623_q\ $end
$var wire 1 S: \Mem_dados|Memoria~1007feeder_combout\ $end
$var wire 1 T: \Mem_dados|Memoria~1007_q\ $end
$var wire 1 U: \Mem_dados|Memoria~751_q\ $end
$var wire 1 V: \Mem_dados|Memoria~1253_combout\ $end
$var wire 1 W: \Mem_dados|Memoria~1254_combout\ $end
$var wire 1 X: \Mem_dados|Memoria~1257_combout\ $end
$var wire 1 Y: \Mem_dados|Memoria~1260_combout\ $end
$var wire 1 Z: \Mem_dados|Memoria~1271_combout\ $end
$var wire 1 [: \muxDepoisULA|X[9]~9_combout\ $end
$var wire 1 \: \Banco_Regis|registers~47_q\ $end
$var wire 1 ]: \muxAntesULA|X[9]~65_combout\ $end
$var wire 1 ^: \ALU|Bnot|Add0~20\ $end
$var wire 1 _: \ALU|Bnot|Add0~21_combout\ $end
$var wire 1 `: \ALU|somaSub[9]~19\ $end
$var wire 1 a: \ALU|somaSub[10]~20_combout\ $end
$var wire 1 b: \ALU|Add0~11_combout\ $end
$var wire 1 c: \Banco_Regis|registers~368_q\ $end
$var wire 1 d: \Banco_Regis|registers~336_q\ $end
$var wire 1 e: \Banco_Regis|registers~1147_combout\ $end
$var wire 1 f: \Banco_Regis|registers~1148_combout\ $end
$var wire 1 g: \Mem_dados|Memoria~912feeder_combout\ $end
$var wire 1 h: \Mem_dados|Memoria~912_q\ $end
$var wire 1 i: \Mem_dados|Memoria~1040_q\ $end
$var wire 1 j: \Mem_dados|Memoria~784feeder_combout\ $end
$var wire 1 k: \Mem_dados|Memoria~784_q\ $end
$var wire 1 l: \Mem_dados|Memoria~656_q\ $end
$var wire 1 m: \Mem_dados|Memoria~1279_combout\ $end
$var wire 1 n: \Mem_dados|Memoria~1280_combout\ $end
$var wire 1 o: \Mem_dados|Memoria~1008feeder_combout\ $end
$var wire 1 p: \Mem_dados|Memoria~1008_q\ $end
$var wire 1 q: \Mem_dados|Memoria~752_q\ $end
$var wire 1 r: \Mem_dados|Memoria~880feeder_combout\ $end
$var wire 1 s: \Mem_dados|Memoria~880_q\ $end
$var wire 1 t: \Mem_dados|Memoria~624_q\ $end
$var wire 1 u: \Mem_dados|Memoria~1272_combout\ $end
$var wire 1 v: \Mem_dados|Memoria~1273_combout\ $end
$var wire 1 w: \Mem_dados|Memoria~688feeder_combout\ $end
$var wire 1 x: \Mem_dados|Memoria~688_q\ $end
$var wire 1 y: \Mem_dados|Memoria~944_q\ $end
$var wire 1 z: \Mem_dados|Memoria~816_q\ $end
$var wire 1 {: \Mem_dados|Memoria~560_q\ $end
$var wire 1 |: \Mem_dados|Memoria~1276_combout\ $end
$var wire 1 }: \Mem_dados|Memoria~1277_combout\ $end
$var wire 1 ~: \Mem_dados|Memoria~848feeder_combout\ $end
$var wire 1 !; \Mem_dados|Memoria~848_q\ $end
$var wire 1 "; \Mem_dados|Memoria~976_q\ $end
$var wire 1 #; \Mem_dados|Memoria~720feeder_combout\ $end
$var wire 1 $; \Mem_dados|Memoria~720_q\ $end
$var wire 1 %; \Mem_dados|Memoria~592_q\ $end
$var wire 1 &; \Mem_dados|Memoria~1274_combout\ $end
$var wire 1 '; \Mem_dados|Memoria~1275_combout\ $end
$var wire 1 (; \Mem_dados|Memoria~1278_combout\ $end
$var wire 1 ); \Mem_dados|Memoria~1281_combout\ $end
$var wire 1 *; \Mem_dados|Memoria~528_q\ $end
$var wire 1 +; \Mem_dados|Memoria~464_q\ $end
$var wire 1 ,; \Mem_dados|Memoria~496feeder_combout\ $end
$var wire 1 -; \Mem_dados|Memoria~496_q\ $end
$var wire 1 .; \Mem_dados|Memoria~432_q\ $end
$var wire 1 /; \Mem_dados|Memoria~1289_combout\ $end
$var wire 1 0; \Mem_dados|Memoria~1290_combout\ $end
$var wire 1 1; \Mem_dados|Memoria~368_q\ $end
$var wire 1 2; \Mem_dados|Memoria~400_q\ $end
$var wire 1 3; \Mem_dados|Memoria~336feeder_combout\ $end
$var wire 1 4; \Mem_dados|Memoria~336_q\ $end
$var wire 1 5; \Mem_dados|Memoria~304_q\ $end
$var wire 1 6; \Mem_dados|Memoria~1282_combout\ $end
$var wire 1 7; \Mem_dados|Memoria~1283_combout\ $end
$var wire 1 8; \Mem_dados|Memoria~208feeder_combout\ $end
$var wire 1 9; \Mem_dados|Memoria~208_q\ $end
$var wire 1 :; \Mem_dados|Memoria~272_q\ $end
$var wire 1 ;; \Mem_dados|Memoria~240feeder_combout\ $end
$var wire 1 <; \Mem_dados|Memoria~240_q\ $end
$var wire 1 =; \Mem_dados|Memoria~176_q\ $end
$var wire 1 >; \Mem_dados|Memoria~1284_combout\ $end
$var wire 1 ?; \Mem_dados|Memoria~1285_combout\ $end
$var wire 1 @; \Mem_dados|Memoria~112feeder_combout\ $end
$var wire 1 A; \Mem_dados|Memoria~112_q\ $end
$var wire 1 B; \Mem_dados|Memoria~144_q\ $end
$var wire 1 C; \Mem_dados|Memoria~80feeder_combout\ $end
$var wire 1 D; \Mem_dados|Memoria~80_q\ $end
$var wire 1 E; \Mem_dados|Memoria~48_q\ $end
$var wire 1 F; \Mem_dados|Memoria~1286_combout\ $end
$var wire 1 G; \Mem_dados|Memoria~1287_combout\ $end
$var wire 1 H; \Mem_dados|Memoria~1288_combout\ $end
$var wire 1 I; \Mem_dados|Memoria~1291_combout\ $end
$var wire 1 J; \Mem_dados|Memoria~1292_combout\ $end
$var wire 1 K; \muxDepoisULA|X[10]~10_combout\ $end
$var wire 1 L; \Banco_Regis|registers~48_q\ $end
$var wire 1 M; \muxAntesULA|X[10]~68_combout\ $end
$var wire 1 N; \ALU|Bnot|Add0~22\ $end
$var wire 1 O; \ALU|Bnot|Add0~23_combout\ $end
$var wire 1 P; \ALU|somaSub[10]~21\ $end
$var wire 1 Q; \ALU|somaSub[11]~22_combout\ $end
$var wire 1 R; \ALU|Add0~10_combout\ $end
$var wire 1 S; \Banco_Regis|registers~369_q\ $end
$var wire 1 T; \Banco_Regis|registers~337_q\ $end
$var wire 1 U; \Banco_Regis|registers~1145_combout\ $end
$var wire 1 V; \Banco_Regis|registers~1146_combout\ $end
$var wire 1 W; \Mem_dados|Memoria~977feeder_combout\ $end
$var wire 1 X; \Mem_dados|Memoria~977_q\ $end
$var wire 1 Y; \Mem_dados|Memoria~721_q\ $end
$var wire 1 Z; \Mem_dados|Memoria~849feeder_combout\ $end
$var wire 1 [; \Mem_dados|Memoria~849_q\ $end
$var wire 1 \; \Mem_dados|Memoria~593_q\ $end
$var wire 1 ]; \Mem_dados|Memoria~1293_combout\ $end
$var wire 1 ^; \Mem_dados|Memoria~1294_combout\ $end
$var wire 1 _; \Mem_dados|Memoria~785feeder_combout\ $end
$var wire 1 `; \Mem_dados|Memoria~785_q\ $end
$var wire 1 a; \Mem_dados|Memoria~1041_q\ $end
$var wire 1 b; \Mem_dados|Memoria~913feeder_combout\ $end
$var wire 1 c; \Mem_dados|Memoria~913_q\ $end
$var wire 1 d; \Mem_dados|Memoria~657_q\ $end
$var wire 1 e; \Mem_dados|Memoria~1300_combout\ $end
$var wire 1 f; \Mem_dados|Memoria~1301_combout\ $end
$var wire 1 g; \Mem_dados|Memoria~881feeder_combout\ $end
$var wire 1 h; \Mem_dados|Memoria~881_q\ $end
$var wire 1 i; \Mem_dados|Memoria~1009_q\ $end
$var wire 1 j; \Mem_dados|Memoria~753feeder_combout\ $end
$var wire 1 k; \Mem_dados|Memoria~753_q\ $end
$var wire 1 l; \Mem_dados|Memoria~625_q\ $end
$var wire 1 m; \Mem_dados|Memoria~1295_combout\ $end
$var wire 1 n; \Mem_dados|Memoria~1296_combout\ $end
$var wire 1 o; \Mem_dados|Memoria~817feeder_combout\ $end
$var wire 1 p; \Mem_dados|Memoria~817_q\ $end
$var wire 1 q; \Mem_dados|Memoria~945_q\ $end
$var wire 1 r; \Mem_dados|Memoria~689feeder_combout\ $end
$var wire 1 s; \Mem_dados|Memoria~689_q\ $end
$var wire 1 t; \Mem_dados|Memoria~561_q\ $end
$var wire 1 u; \Mem_dados|Memoria~1297_combout\ $end
$var wire 1 v; \Mem_dados|Memoria~1298_combout\ $end
$var wire 1 w; \Mem_dados|Memoria~1299_combout\ $end
$var wire 1 x; \Mem_dados|Memoria~1302_combout\ $end
$var wire 1 y; \Mem_dados|Memoria~273feeder_combout\ $end
$var wire 1 z; \Mem_dados|Memoria~273_q\ $end
$var wire 1 {; \Mem_dados|Memoria~241_q\ $end
$var wire 1 |; \Mem_dados|Memoria~209feeder_combout\ $end
$var wire 1 }; \Mem_dados|Memoria~209_q\ $end
$var wire 1 ~; \Mem_dados|Memoria~177_q\ $end
$var wire 1 !< \Mem_dados|Memoria~1303_combout\ $end
$var wire 1 "< \Mem_dados|Memoria~1304_combout\ $end
$var wire 1 #< \Mem_dados|Memoria~337feeder_combout\ $end
$var wire 1 $< \Mem_dados|Memoria~337_q\ $end
$var wire 1 %< \Mem_dados|Memoria~401_q\ $end
$var wire 1 &< \Mem_dados|Memoria~369feeder_combout\ $end
$var wire 1 '< \Mem_dados|Memoria~369_q\ $end
$var wire 1 (< \Mem_dados|Memoria~305_q\ $end
$var wire 1 )< \Mem_dados|Memoria~1305_combout\ $end
$var wire 1 *< \Mem_dados|Memoria~1306_combout\ $end
$var wire 1 +< \Mem_dados|Memoria~81feeder_combout\ $end
$var wire 1 ,< \Mem_dados|Memoria~81_q\ $end
$var wire 1 -< \Mem_dados|Memoria~145_q\ $end
$var wire 1 .< \Mem_dados|Memoria~113feeder_combout\ $end
$var wire 1 /< \Mem_dados|Memoria~113_q\ $end
$var wire 1 0< \Mem_dados|Memoria~49_q\ $end
$var wire 1 1< \Mem_dados|Memoria~1307_combout\ $end
$var wire 1 2< \Mem_dados|Memoria~1308_combout\ $end
$var wire 1 3< \Mem_dados|Memoria~1309_combout\ $end
$var wire 1 4< \Mem_dados|Memoria~529feeder_combout\ $end
$var wire 1 5< \Mem_dados|Memoria~529_q\ $end
$var wire 1 6< \Mem_dados|Memoria~497_q\ $end
$var wire 1 7< \Mem_dados|Memoria~465feeder_combout\ $end
$var wire 1 8< \Mem_dados|Memoria~465_q\ $end
$var wire 1 9< \Mem_dados|Memoria~433_q\ $end
$var wire 1 :< \Mem_dados|Memoria~1310_combout\ $end
$var wire 1 ;< \Mem_dados|Memoria~1311_combout\ $end
$var wire 1 << \Mem_dados|Memoria~1312_combout\ $end
$var wire 1 =< \Mem_dados|Memoria~1313_combout\ $end
$var wire 1 >< \muxDepoisULA|X[11]~11_combout\ $end
$var wire 1 ?< \Banco_Regis|registers~49_q\ $end
$var wire 1 @< \muxAntesULA|X[11]~67_combout\ $end
$var wire 1 A< \ALU|Bnot|Add0~24\ $end
$var wire 1 B< \ALU|Bnot|Add0~25_combout\ $end
$var wire 1 C< \Banco_Regis|registers~1204_combout\ $end
$var wire 1 D< \ALU|somaSub[11]~23\ $end
$var wire 1 E< \ALU|somaSub[12]~24_combout\ $end
$var wire 1 F< \ALU|Add0~13_combout\ $end
$var wire 1 G< \Mem_dados|Memoria~530feeder_combout\ $end
$var wire 1 H< \Mem_dados|Memoria~530_q\ $end
$var wire 1 I< \Mem_dados|Memoria~466_q\ $end
$var wire 1 J< \Mem_dados|Memoria~434feeder_combout\ $end
$var wire 1 K< \Mem_dados|Memoria~434_q\ $end
$var wire 1 L< \Mem_dados|Memoria~498feeder_combout\ $end
$var wire 1 M< \Mem_dados|Memoria~498_q\ $end
$var wire 1 N< \Mem_dados|Memoria~1331_combout\ $end
$var wire 1 O< \Mem_dados|Memoria~1332_combout\ $end
$var wire 1 P< \Mem_dados|Memoria~210feeder_combout\ $end
$var wire 1 Q< \Mem_dados|Memoria~210_q\ $end
$var wire 1 R< \Mem_dados|Memoria~274_q\ $end
$var wire 1 S< \Mem_dados|Memoria~242feeder_combout\ $end
$var wire 1 T< \Mem_dados|Memoria~242_q\ $end
$var wire 1 U< \Mem_dados|Memoria~178_q\ $end
$var wire 1 V< \Mem_dados|Memoria~1326_combout\ $end
$var wire 1 W< \Mem_dados|Memoria~1327_combout\ $end
$var wire 1 X< \Mem_dados|Memoria~114feeder_combout\ $end
$var wire 1 Y< \Mem_dados|Memoria~114_q\ $end
$var wire 1 Z< \Mem_dados|Memoria~146_q\ $end
$var wire 1 [< \Mem_dados|Memoria~82feeder_combout\ $end
$var wire 1 \< \Mem_dados|Memoria~82_q\ $end
$var wire 1 ]< \Mem_dados|Memoria~50_q\ $end
$var wire 1 ^< \Mem_dados|Memoria~1328_combout\ $end
$var wire 1 _< \Mem_dados|Memoria~1329_combout\ $end
$var wire 1 `< \Mem_dados|Memoria~1330_combout\ $end
$var wire 1 a< \Mem_dados|Memoria~370feeder_combout\ $end
$var wire 1 b< \Mem_dados|Memoria~370_q\ $end
$var wire 1 c< \Mem_dados|Memoria~402feeder_combout\ $end
$var wire 1 d< \Mem_dados|Memoria~402_q\ $end
$var wire 1 e< \Mem_dados|Memoria~338feeder_combout\ $end
$var wire 1 f< \Mem_dados|Memoria~338_q\ $end
$var wire 1 g< \Mem_dados|Memoria~306feeder_combout\ $end
$var wire 1 h< \Mem_dados|Memoria~306_q\ $end
$var wire 1 i< \Mem_dados|Memoria~1324_combout\ $end
$var wire 1 j< \Mem_dados|Memoria~1325_combout\ $end
$var wire 1 k< \Mem_dados|Memoria~1333_combout\ $end
$var wire 1 l< \Mem_dados|Memoria~914feeder_combout\ $end
$var wire 1 m< \Mem_dados|Memoria~914_q\ $end
$var wire 1 n< \Mem_dados|Memoria~1042_q\ $end
$var wire 1 o< \Mem_dados|Memoria~786feeder_combout\ $end
$var wire 1 p< \Mem_dados|Memoria~786_q\ $end
$var wire 1 q< \Mem_dados|Memoria~658_q\ $end
$var wire 1 r< \Mem_dados|Memoria~1321_combout\ $end
$var wire 1 s< \Mem_dados|Memoria~1322_combout\ $end
$var wire 1 t< \Mem_dados|Memoria~690feeder_combout\ $end
$var wire 1 u< \Mem_dados|Memoria~690_q\ $end
$var wire 1 v< \Mem_dados|Memoria~946_q\ $end
$var wire 1 w< \Mem_dados|Memoria~818feeder_combout\ $end
$var wire 1 x< \Mem_dados|Memoria~818_q\ $end
$var wire 1 y< \Mem_dados|Memoria~562_q\ $end
$var wire 1 z< \Mem_dados|Memoria~1318_combout\ $end
$var wire 1 {< \Mem_dados|Memoria~1319_combout\ $end
$var wire 1 |< \Mem_dados|Memoria~978feeder_combout\ $end
$var wire 1 }< \Mem_dados|Memoria~978_q\ $end
$var wire 1 ~< \Mem_dados|Memoria~850_q\ $end
$var wire 1 != \Mem_dados|Memoria~722feeder_combout\ $end
$var wire 1 "= \Mem_dados|Memoria~722_q\ $end
$var wire 1 #= \Mem_dados|Memoria~594_q\ $end
$var wire 1 $= \Mem_dados|Memoria~1316_combout\ $end
$var wire 1 %= \Mem_dados|Memoria~1317_combout\ $end
$var wire 1 &= \Mem_dados|Memoria~1320_combout\ $end
$var wire 1 '= \Mem_dados|Memoria~1010feeder_combout\ $end
$var wire 1 (= \Mem_dados|Memoria~1010_q\ $end
$var wire 1 )= \Mem_dados|Memoria~754_q\ $end
$var wire 1 *= \Mem_dados|Memoria~882feeder_combout\ $end
$var wire 1 += \Mem_dados|Memoria~882_q\ $end
$var wire 1 ,= \Mem_dados|Memoria~626_q\ $end
$var wire 1 -= \Mem_dados|Memoria~1314_combout\ $end
$var wire 1 .= \Mem_dados|Memoria~1315_combout\ $end
$var wire 1 /= \Mem_dados|Memoria~1323_combout\ $end
$var wire 1 0= \Mem_dados|Memoria~1334_combout\ $end
$var wire 1 1= \muxDepoisULA|X[12]~12_combout\ $end
$var wire 1 2= \Banco_Regis|registers~50_q\ $end
$var wire 1 3= \Banco_Regis|registers~370feeder_combout\ $end
$var wire 1 4= \Banco_Regis|registers~370_q\ $end
$var wire 1 5= \Banco_Regis|registers~338_q\ $end
$var wire 1 6= \Banco_Regis|registers~1151_combout\ $end
$var wire 1 7= \Banco_Regis|registers~1152_combout\ $end
$var wire 1 8= \muxAntesULA|X[12]~58_combout\ $end
$var wire 1 9= \ALU|Bnot|Add0~26\ $end
$var wire 1 := \ALU|Bnot|Add0~27_combout\ $end
$var wire 1 ;= \Banco_Regis|registers~1203_combout\ $end
$var wire 1 <= \ALU|somaSub[12]~25\ $end
$var wire 1 == \ALU|somaSub[13]~26_combout\ $end
$var wire 1 >= \ALU|Add0~12_combout\ $end
$var wire 1 ?= \Banco_Regis|registers~371_q\ $end
$var wire 1 @= \Banco_Regis|registers~339_q\ $end
$var wire 1 A= \Banco_Regis|registers~1149_combout\ $end
$var wire 1 B= \Banco_Regis|registers~1150_combout\ $end
$var wire 1 C= \Mem_dados|Memoria~243feeder_combout\ $end
$var wire 1 D= \Mem_dados|Memoria~243_q\ $end
$var wire 1 E= \Mem_dados|Memoria~275_q\ $end
$var wire 1 F= \Mem_dados|Memoria~211feeder_combout\ $end
$var wire 1 G= \Mem_dados|Memoria~211_q\ $end
$var wire 1 H= \Mem_dados|Memoria~179_q\ $end
$var wire 1 I= \Mem_dados|Memoria~1345_combout\ $end
$var wire 1 J= \Mem_dados|Memoria~1346_combout\ $end
$var wire 1 K= \Mem_dados|Memoria~83feeder_combout\ $end
$var wire 1 L= \Mem_dados|Memoria~83_q\ $end
$var wire 1 M= \Mem_dados|Memoria~147_q\ $end
$var wire 1 N= \Mem_dados|Memoria~115feeder_combout\ $end
$var wire 1 O= \Mem_dados|Memoria~115_q\ $end
$var wire 1 P= \Mem_dados|Memoria~51_q\ $end
$var wire 1 Q= \Mem_dados|Memoria~1349_combout\ $end
$var wire 1 R= \Mem_dados|Memoria~1350_combout\ $end
$var wire 1 S= \Mem_dados|Memoria~339feeder_combout\ $end
$var wire 1 T= \Mem_dados|Memoria~339_q\ $end
$var wire 1 U= \Mem_dados|Memoria~403_q\ $end
$var wire 1 V= \Mem_dados|Memoria~371feeder_combout\ $end
$var wire 1 W= \Mem_dados|Memoria~371_q\ $end
$var wire 1 X= \Mem_dados|Memoria~307_q\ $end
$var wire 1 Y= \Mem_dados|Memoria~1347_combout\ $end
$var wire 1 Z= \Mem_dados|Memoria~1348_combout\ $end
$var wire 1 [= \Mem_dados|Memoria~1351_combout\ $end
$var wire 1 \= \Mem_dados|Memoria~531feeder_combout\ $end
$var wire 1 ]= \Mem_dados|Memoria~531_q\ $end
$var wire 1 ^= \Mem_dados|Memoria~499_q\ $end
$var wire 1 _= \Mem_dados|Memoria~467feeder_combout\ $end
$var wire 1 `= \Mem_dados|Memoria~467_q\ $end
$var wire 1 a= \Mem_dados|Memoria~435_q\ $end
$var wire 1 b= \Mem_dados|Memoria~1352_combout\ $end
$var wire 1 c= \Mem_dados|Memoria~1353_combout\ $end
$var wire 1 d= \Mem_dados|Memoria~1354_combout\ $end
$var wire 1 e= \Mem_dados|Memoria~787feeder_combout\ $end
$var wire 1 f= \Mem_dados|Memoria~787_q\ $end
$var wire 1 g= \Mem_dados|Memoria~915feeder_combout\ $end
$var wire 1 h= \Mem_dados|Memoria~915_q\ $end
$var wire 1 i= \Mem_dados|Memoria~659_q\ $end
$var wire 1 j= \Mem_dados|Memoria~1342_combout\ $end
$var wire 1 k= \Mem_dados|Memoria~1043_q\ $end
$var wire 1 l= \Mem_dados|Memoria~1343_combout\ $end
$var wire 1 m= \Mem_dados|Memoria~979feeder_combout\ $end
$var wire 1 n= \Mem_dados|Memoria~979_q\ $end
$var wire 1 o= \Mem_dados|Memoria~723_q\ $end
$var wire 1 p= \Mem_dados|Memoria~851feeder_combout\ $end
$var wire 1 q= \Mem_dados|Memoria~851_q\ $end
$var wire 1 r= \Mem_dados|Memoria~595_q\ $end
$var wire 1 s= \Mem_dados|Memoria~1335_combout\ $end
$var wire 1 t= \Mem_dados|Memoria~1336_combout\ $end
$var wire 1 u= \Mem_dados|Memoria~1011feeder_combout\ $end
$var wire 1 v= \Mem_dados|Memoria~1011_q\ $end
$var wire 1 w= \Mem_dados|Memoria~883feeder_combout\ $end
$var wire 1 x= \Mem_dados|Memoria~883_q\ $end
$var wire 1 y= \Mem_dados|Memoria~755feeder_combout\ $end
$var wire 1 z= \Mem_dados|Memoria~755_q\ $end
$var wire 1 {= \Mem_dados|Memoria~627feeder_combout\ $end
$var wire 1 |= \Mem_dados|Memoria~627_q\ $end
$var wire 1 }= \Mem_dados|Memoria~1337_combout\ $end
$var wire 1 ~= \Mem_dados|Memoria~1338_combout\ $end
$var wire 1 !> \Mem_dados|Memoria~819feeder_combout\ $end
$var wire 1 "> \Mem_dados|Memoria~819_q\ $end
$var wire 1 #> \Mem_dados|Memoria~947_q\ $end
$var wire 1 $> \Mem_dados|Memoria~691feeder_combout\ $end
$var wire 1 %> \Mem_dados|Memoria~691_q\ $end
$var wire 1 &> \Mem_dados|Memoria~563_q\ $end
$var wire 1 '> \Mem_dados|Memoria~1339_combout\ $end
$var wire 1 (> \Mem_dados|Memoria~1340_combout\ $end
$var wire 1 )> \Mem_dados|Memoria~1341_combout\ $end
$var wire 1 *> \Mem_dados|Memoria~1344_combout\ $end
$var wire 1 +> \Mem_dados|Memoria~1355_combout\ $end
$var wire 1 ,> \muxDepoisULA|X[13]~13_combout\ $end
$var wire 1 -> \Banco_Regis|registers~51_q\ $end
$var wire 1 .> \muxAntesULA|X[13]~69_combout\ $end
$var wire 1 /> \ALU|Bnot|Add0~28\ $end
$var wire 1 0> \ALU|Bnot|Add0~29_combout\ $end
$var wire 1 1> \ALU|somaSub[13]~27\ $end
$var wire 1 2> \ALU|somaSub[14]~28_combout\ $end
$var wire 1 3> \ALU|Add0~15_combout\ $end
$var wire 1 4> \Mem_dados|Memoria~916feeder_combout\ $end
$var wire 1 5> \Mem_dados|Memoria~916_q\ $end
$var wire 1 6> \Mem_dados|Memoria~1044_q\ $end
$var wire 1 7> \Mem_dados|Memoria~788feeder_combout\ $end
$var wire 1 8> \Mem_dados|Memoria~788_q\ $end
$var wire 1 9> \Mem_dados|Memoria~660_q\ $end
$var wire 1 :> \Mem_dados|Memoria~1363_combout\ $end
$var wire 1 ;> \Mem_dados|Memoria~1364_combout\ $end
$var wire 1 <> \Mem_dados|Memoria~852feeder_combout\ $end
$var wire 1 => \Mem_dados|Memoria~852_q\ $end
$var wire 1 >> \Mem_dados|Memoria~980_q\ $end
$var wire 1 ?> \Mem_dados|Memoria~724feeder_combout\ $end
$var wire 1 @> \Mem_dados|Memoria~724_q\ $end
$var wire 1 A> \Mem_dados|Memoria~596_q\ $end
$var wire 1 B> \Mem_dados|Memoria~1358_combout\ $end
$var wire 1 C> \Mem_dados|Memoria~1359_combout\ $end
$var wire 1 D> \Mem_dados|Memoria~692feeder_combout\ $end
$var wire 1 E> \Mem_dados|Memoria~692_q\ $end
$var wire 1 F> \Mem_dados|Memoria~948_q\ $end
$var wire 1 G> \Mem_dados|Memoria~564_q\ $end
$var wire 1 H> \Mem_dados|Memoria~820feeder_combout\ $end
$var wire 1 I> \Mem_dados|Memoria~820_q\ $end
$var wire 1 J> \Mem_dados|Memoria~1360_combout\ $end
$var wire 1 K> \Mem_dados|Memoria~1361_combout\ $end
$var wire 1 L> \Mem_dados|Memoria~1362_combout\ $end
$var wire 1 M> \Mem_dados|Memoria~1012feeder_combout\ $end
$var wire 1 N> \Mem_dados|Memoria~1012_q\ $end
$var wire 1 O> \Mem_dados|Memoria~756feeder_combout\ $end
$var wire 1 P> \Mem_dados|Memoria~756_q\ $end
$var wire 1 Q> \Mem_dados|Memoria~884feeder_combout\ $end
$var wire 1 R> \Mem_dados|Memoria~884_q\ $end
$var wire 1 S> \Mem_dados|Memoria~628_q\ $end
$var wire 1 T> \Mem_dados|Memoria~1356_combout\ $end
$var wire 1 U> \Mem_dados|Memoria~1357_combout\ $end
$var wire 1 V> \Mem_dados|Memoria~1365_combout\ $end
$var wire 1 W> \Mem_dados|Memoria~532feeder_combout\ $end
$var wire 1 X> \Mem_dados|Memoria~532_q\ $end
$var wire 1 Y> \Mem_dados|Memoria~468_q\ $end
$var wire 1 Z> \Mem_dados|Memoria~500feeder_combout\ $end
$var wire 1 [> \Mem_dados|Memoria~500_q\ $end
$var wire 1 \> \Mem_dados|Memoria~436_q\ $end
$var wire 1 ]> \Mem_dados|Memoria~1373_combout\ $end
$var wire 1 ^> \Mem_dados|Memoria~1374_combout\ $end
$var wire 1 _> \Mem_dados|Memoria~404feeder_combout\ $end
$var wire 1 `> \Mem_dados|Memoria~404_q\ $end
$var wire 1 a> \Mem_dados|Memoria~372_q\ $end
$var wire 1 b> \Mem_dados|Memoria~340feeder_combout\ $end
$var wire 1 c> \Mem_dados|Memoria~340_q\ $end
$var wire 1 d> \Mem_dados|Memoria~308_q\ $end
$var wire 1 e> \Mem_dados|Memoria~1366_combout\ $end
$var wire 1 f> \Mem_dados|Memoria~1367_combout\ $end
$var wire 1 g> \Mem_dados|Memoria~116feeder_combout\ $end
$var wire 1 h> \Mem_dados|Memoria~116_q\ $end
$var wire 1 i> \Mem_dados|Memoria~148_q\ $end
$var wire 1 j> \Mem_dados|Memoria~84feeder_combout\ $end
$var wire 1 k> \Mem_dados|Memoria~84_q\ $end
$var wire 1 l> \Mem_dados|Memoria~52_q\ $end
$var wire 1 m> \Mem_dados|Memoria~1370_combout\ $end
$var wire 1 n> \Mem_dados|Memoria~1371_combout\ $end
$var wire 1 o> \Mem_dados|Memoria~212feeder_combout\ $end
$var wire 1 p> \Mem_dados|Memoria~212_q\ $end
$var wire 1 q> \Mem_dados|Memoria~276_q\ $end
$var wire 1 r> \Mem_dados|Memoria~244feeder_combout\ $end
$var wire 1 s> \Mem_dados|Memoria~244_q\ $end
$var wire 1 t> \Mem_dados|Memoria~180_q\ $end
$var wire 1 u> \Mem_dados|Memoria~1368_combout\ $end
$var wire 1 v> \Mem_dados|Memoria~1369_combout\ $end
$var wire 1 w> \Mem_dados|Memoria~1372_combout\ $end
$var wire 1 x> \Mem_dados|Memoria~1375_combout\ $end
$var wire 1 y> \Mem_dados|Memoria~1376_combout\ $end
$var wire 1 z> \muxDepoisULA|X[14]~14_combout\ $end
$var wire 1 {> \Banco_Regis|registers~52_q\ $end
$var wire 1 |> \Banco_Regis|registers~372feeder_combout\ $end
$var wire 1 }> \Banco_Regis|registers~372_q\ $end
$var wire 1 ~> \Banco_Regis|registers~340_q\ $end
$var wire 1 !? \Banco_Regis|registers~1155_combout\ $end
$var wire 1 "? \Banco_Regis|registers~1156_combout\ $end
$var wire 1 #? \muxAntesULA|X[14]~59_combout\ $end
$var wire 1 $? \ALU|Bnot|Add0~30\ $end
$var wire 1 %? \ALU|Bnot|Add0~31_combout\ $end
$var wire 1 &? \ALU|somaSub[14]~29\ $end
$var wire 1 '? \ALU|somaSub[15]~30_combout\ $end
$var wire 1 (? \ALU|Add0~14_combout\ $end
$var wire 1 )? \Banco_Regis|registers~373feeder_combout\ $end
$var wire 1 *? \Banco_Regis|registers~373_q\ $end
$var wire 1 +? \Banco_Regis|registers~341_q\ $end
$var wire 1 ,? \Banco_Regis|registers~1153_combout\ $end
$var wire 1 -? \Banco_Regis|registers~1154_combout\ $end
$var wire 1 .? \Mem_dados|Memoria~789feeder_combout\ $end
$var wire 1 /? \Mem_dados|Memoria~789_q\ $end
$var wire 1 0? \Mem_dados|Memoria~917feeder_combout\ $end
$var wire 1 1? \Mem_dados|Memoria~917_q\ $end
$var wire 1 2? \Mem_dados|Memoria~661_q\ $end
$var wire 1 3? \Mem_dados|Memoria~1384_combout\ $end
$var wire 1 4? \Mem_dados|Memoria~1045_q\ $end
$var wire 1 5? \Mem_dados|Memoria~1385_combout\ $end
$var wire 1 6? \Mem_dados|Memoria~885feeder_combout\ $end
$var wire 1 7? \Mem_dados|Memoria~885_q\ $end
$var wire 1 8? \Mem_dados|Memoria~1013_q\ $end
$var wire 1 9? \Mem_dados|Memoria~757feeder_combout\ $end
$var wire 1 :? \Mem_dados|Memoria~757_q\ $end
$var wire 1 ;? \Mem_dados|Memoria~629_q\ $end
$var wire 1 <? \Mem_dados|Memoria~1379_combout\ $end
$var wire 1 =? \Mem_dados|Memoria~1380_combout\ $end
$var wire 1 >? \Mem_dados|Memoria~949_q\ $end
$var wire 1 ?? \Mem_dados|Memoria~821_q\ $end
$var wire 1 @? \Mem_dados|Memoria~565_q\ $end
$var wire 1 A? \Mem_dados|Memoria~693feeder_combout\ $end
$var wire 1 B? \Mem_dados|Memoria~693_q\ $end
$var wire 1 C? \Mem_dados|Memoria~1381_combout\ $end
$var wire 1 D? \Mem_dados|Memoria~1382_combout\ $end
$var wire 1 E? \Mem_dados|Memoria~1383_combout\ $end
$var wire 1 F? \Mem_dados|Memoria~981feeder_combout\ $end
$var wire 1 G? \Mem_dados|Memoria~981_q\ $end
$var wire 1 H? \Mem_dados|Memoria~725_q\ $end
$var wire 1 I? \Mem_dados|Memoria~853feeder_combout\ $end
$var wire 1 J? \Mem_dados|Memoria~853_q\ $end
$var wire 1 K? \Mem_dados|Memoria~597_q\ $end
$var wire 1 L? \Mem_dados|Memoria~1377_combout\ $end
$var wire 1 M? \Mem_dados|Memoria~1378_combout\ $end
$var wire 1 N? \Mem_dados|Memoria~1386_combout\ $end
$var wire 1 O? \Mem_dados|Memoria~533feeder_combout\ $end
$var wire 1 P? \Mem_dados|Memoria~533_q\ $end
$var wire 1 Q? \Mem_dados|Memoria~501_q\ $end
$var wire 1 R? \Mem_dados|Memoria~469feeder_combout\ $end
$var wire 1 S? \Mem_dados|Memoria~469_q\ $end
$var wire 1 T? \Mem_dados|Memoria~437_q\ $end
$var wire 1 U? \Mem_dados|Memoria~1394_combout\ $end
$var wire 1 V? \Mem_dados|Memoria~1395_combout\ $end
$var wire 1 W? \Mem_dados|Memoria~341feeder_combout\ $end
$var wire 1 X? \Mem_dados|Memoria~341_q\ $end
$var wire 1 Y? \Mem_dados|Memoria~405_q\ $end
$var wire 1 Z? \Mem_dados|Memoria~373_q\ $end
$var wire 1 [? \Mem_dados|Memoria~309_q\ $end
$var wire 1 \? \Mem_dados|Memoria~1389_combout\ $end
$var wire 1 ]? \Mem_dados|Memoria~1390_combout\ $end
$var wire 1 ^? \Mem_dados|Memoria~85feeder_combout\ $end
$var wire 1 _? \Mem_dados|Memoria~85_q\ $end
$var wire 1 `? \Mem_dados|Memoria~149_q\ $end
$var wire 1 a? \Mem_dados|Memoria~117feeder_combout\ $end
$var wire 1 b? \Mem_dados|Memoria~117_q\ $end
$var wire 1 c? \Mem_dados|Memoria~53_q\ $end
$var wire 1 d? \Mem_dados|Memoria~1391_combout\ $end
$var wire 1 e? \Mem_dados|Memoria~1392_combout\ $end
$var wire 1 f? \Mem_dados|Memoria~1393_combout\ $end
$var wire 1 g? \Mem_dados|Memoria~277feeder_combout\ $end
$var wire 1 h? \Mem_dados|Memoria~277_q\ $end
$var wire 1 i? \Mem_dados|Memoria~245_q\ $end
$var wire 1 j? \Mem_dados|Memoria~213feeder_combout\ $end
$var wire 1 k? \Mem_dados|Memoria~213_q\ $end
$var wire 1 l? \Mem_dados|Memoria~181_q\ $end
$var wire 1 m? \Mem_dados|Memoria~1387_combout\ $end
$var wire 1 n? \Mem_dados|Memoria~1388_combout\ $end
$var wire 1 o? \Mem_dados|Memoria~1396_combout\ $end
$var wire 1 p? \Mem_dados|Memoria~1397_combout\ $end
$var wire 1 q? \muxDepoisULA|X[15]~15_combout\ $end
$var wire 1 r? \Banco_Regis|registers~53_q\ $end
$var wire 1 s? \muxAntesULA|X[15]~70_combout\ $end
$var wire 1 t? \ALU|Bnot|Add0~32\ $end
$var wire 1 u? \ALU|Bnot|Add0~33_combout\ $end
$var wire 1 v? \ALU|somaSub[15]~31\ $end
$var wire 1 w? \ALU|somaSub[16]~32_combout\ $end
$var wire 1 x? \ALU|Add0~17_combout\ $end
$var wire 1 y? \Banco_Regis|registers~342_q\ $end
$var wire 1 z? \Banco_Regis|registers~374_q\ $end
$var wire 1 {? \Banco_Regis|registers~1159_combout\ $end
$var wire 1 |? \Banco_Regis|registers~1160_combout\ $end
$var wire 1 }? \Mem_dados|Memoria~918feeder_combout\ $end
$var wire 1 ~? \Mem_dados|Memoria~918_q\ $end
$var wire 1 !@ \Mem_dados|Memoria~1046_q\ $end
$var wire 1 "@ \Mem_dados|Memoria~790feeder_combout\ $end
$var wire 1 #@ \Mem_dados|Memoria~790_q\ $end
$var wire 1 $@ \Mem_dados|Memoria~662_q\ $end
$var wire 1 %@ \Mem_dados|Memoria~1405_combout\ $end
$var wire 1 &@ \Mem_dados|Memoria~1406_combout\ $end
$var wire 1 '@ \Mem_dados|Memoria~1014feeder_combout\ $end
$var wire 1 (@ \Mem_dados|Memoria~1014_q\ $end
$var wire 1 )@ \Mem_dados|Memoria~758_q\ $end
$var wire 1 *@ \Mem_dados|Memoria~886feeder_combout\ $end
$var wire 1 +@ \Mem_dados|Memoria~886_q\ $end
$var wire 1 ,@ \Mem_dados|Memoria~630_q\ $end
$var wire 1 -@ \Mem_dados|Memoria~1398_combout\ $end
$var wire 1 .@ \Mem_dados|Memoria~1399_combout\ $end
$var wire 1 /@ \Mem_dados|Memoria~854_q\ $end
$var wire 1 0@ \Mem_dados|Memoria~982_q\ $end
$var wire 1 1@ \Mem_dados|Memoria~726feeder_combout\ $end
$var wire 1 2@ \Mem_dados|Memoria~726_q\ $end
$var wire 1 3@ \Mem_dados|Memoria~598_q\ $end
$var wire 1 4@ \Mem_dados|Memoria~1400_combout\ $end
$var wire 1 5@ \Mem_dados|Memoria~1401_combout\ $end
$var wire 1 6@ \Mem_dados|Memoria~694feeder_combout\ $end
$var wire 1 7@ \Mem_dados|Memoria~694_q\ $end
$var wire 1 8@ \Mem_dados|Memoria~950_q\ $end
$var wire 1 9@ \Mem_dados|Memoria~822feeder_combout\ $end
$var wire 1 :@ \Mem_dados|Memoria~822_q\ $end
$var wire 1 ;@ \Mem_dados|Memoria~566feeder_combout\ $end
$var wire 1 <@ \Mem_dados|Memoria~566_q\ $end
$var wire 1 =@ \Mem_dados|Memoria~1402_combout\ $end
$var wire 1 >@ \Mem_dados|Memoria~1403_combout\ $end
$var wire 1 ?@ \Mem_dados|Memoria~1404_combout\ $end
$var wire 1 @@ \Mem_dados|Memoria~1407_combout\ $end
$var wire 1 A@ \Mem_dados|Memoria~406feeder_combout\ $end
$var wire 1 B@ \Mem_dados|Memoria~406_q\ $end
$var wire 1 C@ \Mem_dados|Memoria~374_q\ $end
$var wire 1 D@ \Mem_dados|Memoria~342feeder_combout\ $end
$var wire 1 E@ \Mem_dados|Memoria~342_q\ $end
$var wire 1 F@ \Mem_dados|Memoria~310feeder_combout\ $end
$var wire 1 G@ \Mem_dados|Memoria~310_q\ $end
$var wire 1 H@ \Mem_dados|Memoria~1408_combout\ $end
$var wire 1 I@ \Mem_dados|Memoria~1409_combout\ $end
$var wire 1 J@ \Mem_dados|Memoria~534feeder_combout\ $end
$var wire 1 K@ \Mem_dados|Memoria~534_q\ $end
$var wire 1 L@ \Mem_dados|Memoria~470_q\ $end
$var wire 1 M@ \Mem_dados|Memoria~438feeder_combout\ $end
$var wire 1 N@ \Mem_dados|Memoria~438_q\ $end
$var wire 1 O@ \Mem_dados|Memoria~502feeder_combout\ $end
$var wire 1 P@ \Mem_dados|Memoria~502_q\ $end
$var wire 1 Q@ \Mem_dados|Memoria~1415_combout\ $end
$var wire 1 R@ \Mem_dados|Memoria~1416_combout\ $end
$var wire 1 S@ \Mem_dados|Memoria~118feeder_combout\ $end
$var wire 1 T@ \Mem_dados|Memoria~118_q\ $end
$var wire 1 U@ \Mem_dados|Memoria~150_q\ $end
$var wire 1 V@ \Mem_dados|Memoria~86feeder_combout\ $end
$var wire 1 W@ \Mem_dados|Memoria~86_q\ $end
$var wire 1 X@ \Mem_dados|Memoria~54_q\ $end
$var wire 1 Y@ \Mem_dados|Memoria~1412_combout\ $end
$var wire 1 Z@ \Mem_dados|Memoria~1413_combout\ $end
$var wire 1 [@ \Mem_dados|Memoria~214feeder_combout\ $end
$var wire 1 \@ \Mem_dados|Memoria~214_q\ $end
$var wire 1 ]@ \Mem_dados|Memoria~278_q\ $end
$var wire 1 ^@ \Mem_dados|Memoria~246feeder_combout\ $end
$var wire 1 _@ \Mem_dados|Memoria~246_q\ $end
$var wire 1 `@ \Mem_dados|Memoria~182_q\ $end
$var wire 1 a@ \Mem_dados|Memoria~1410_combout\ $end
$var wire 1 b@ \Mem_dados|Memoria~1411_combout\ $end
$var wire 1 c@ \Mem_dados|Memoria~1414_combout\ $end
$var wire 1 d@ \Mem_dados|Memoria~1417_combout\ $end
$var wire 1 e@ \Mem_dados|Memoria~1418_combout\ $end
$var wire 1 f@ \muxDepoisULA|X[16]~16_combout\ $end
$var wire 1 g@ \Banco_Regis|registers~54_q\ $end
$var wire 1 h@ \muxAntesULA|X[16]~72_combout\ $end
$var wire 1 i@ \ALU|Bnot|Add0~34\ $end
$var wire 1 j@ \ALU|Bnot|Add0~35_combout\ $end
$var wire 1 k@ \ALU|somaSub[16]~33\ $end
$var wire 1 l@ \ALU|somaSub[17]~34_combout\ $end
$var wire 1 m@ \ALU|Add0~16_combout\ $end
$var wire 1 n@ \Banco_Regis|registers~343_q\ $end
$var wire 1 o@ \Banco_Regis|registers~375_q\ $end
$var wire 1 p@ \Banco_Regis|registers~1157_combout\ $end
$var wire 1 q@ \Banco_Regis|registers~1158_combout\ $end
$var wire 1 r@ \Mem_dados|Memoria~535feeder_combout\ $end
$var wire 1 s@ \Mem_dados|Memoria~535_q\ $end
$var wire 1 t@ \Mem_dados|Memoria~503_q\ $end
$var wire 1 u@ \Mem_dados|Memoria~471feeder_combout\ $end
$var wire 1 v@ \Mem_dados|Memoria~471_q\ $end
$var wire 1 w@ \Mem_dados|Memoria~439feeder_combout\ $end
$var wire 1 x@ \Mem_dados|Memoria~439_q\ $end
$var wire 1 y@ \Mem_dados|Memoria~1436_combout\ $end
$var wire 1 z@ \Mem_dados|Memoria~1437_combout\ $end
$var wire 1 {@ \Mem_dados|Memoria~343feeder_combout\ $end
$var wire 1 |@ \Mem_dados|Memoria~343_q\ $end
$var wire 1 }@ \Mem_dados|Memoria~407_q\ $end
$var wire 1 ~@ \Mem_dados|Memoria~375_q\ $end
$var wire 1 !A \Mem_dados|Memoria~311_q\ $end
$var wire 1 "A \Mem_dados|Memoria~1431_combout\ $end
$var wire 1 #A \Mem_dados|Memoria~1432_combout\ $end
$var wire 1 $A \Mem_dados|Memoria~87feeder_combout\ $end
$var wire 1 %A \Mem_dados|Memoria~87_q\ $end
$var wire 1 &A \Mem_dados|Memoria~151_q\ $end
$var wire 1 'A \Mem_dados|Memoria~119feeder_combout\ $end
$var wire 1 (A \Mem_dados|Memoria~119_q\ $end
$var wire 1 )A \Mem_dados|Memoria~55_q\ $end
$var wire 1 *A \Mem_dados|Memoria~1433_combout\ $end
$var wire 1 +A \Mem_dados|Memoria~1434_combout\ $end
$var wire 1 ,A \Mem_dados|Memoria~1435_combout\ $end
$var wire 1 -A \Mem_dados|Memoria~279feeder_combout\ $end
$var wire 1 .A \Mem_dados|Memoria~279_q\ $end
$var wire 1 /A \Mem_dados|Memoria~247_q\ $end
$var wire 1 0A \Mem_dados|Memoria~215feeder_combout\ $end
$var wire 1 1A \Mem_dados|Memoria~215_q\ $end
$var wire 1 2A \Mem_dados|Memoria~183_q\ $end
$var wire 1 3A \Mem_dados|Memoria~1429_combout\ $end
$var wire 1 4A \Mem_dados|Memoria~1430_combout\ $end
$var wire 1 5A \Mem_dados|Memoria~1438_combout\ $end
$var wire 1 6A \Mem_dados|Memoria~791feeder_combout\ $end
$var wire 1 7A \Mem_dados|Memoria~791_q\ $end
$var wire 1 8A \Mem_dados|Memoria~1047_q\ $end
$var wire 1 9A \Mem_dados|Memoria~919feeder_combout\ $end
$var wire 1 :A \Mem_dados|Memoria~919_q\ $end
$var wire 1 ;A \Mem_dados|Memoria~663_q\ $end
$var wire 1 <A \Mem_dados|Memoria~1426_combout\ $end
$var wire 1 =A \Mem_dados|Memoria~1427_combout\ $end
$var wire 1 >A \Mem_dados|Memoria~983feeder_combout\ $end
$var wire 1 ?A \Mem_dados|Memoria~983_q\ $end
$var wire 1 @A \Mem_dados|Memoria~727_q\ $end
$var wire 1 AA \Mem_dados|Memoria~855feeder_combout\ $end
$var wire 1 BA \Mem_dados|Memoria~855_q\ $end
$var wire 1 CA \Mem_dados|Memoria~599_q\ $end
$var wire 1 DA \Mem_dados|Memoria~1419_combout\ $end
$var wire 1 EA \Mem_dados|Memoria~1420_combout\ $end
$var wire 1 FA \Mem_dados|Memoria~887feeder_combout\ $end
$var wire 1 GA \Mem_dados|Memoria~887_q\ $end
$var wire 1 HA \Mem_dados|Memoria~1015_q\ $end
$var wire 1 IA \Mem_dados|Memoria~759feeder_combout\ $end
$var wire 1 JA \Mem_dados|Memoria~759_q\ $end
$var wire 1 KA \Mem_dados|Memoria~631_q\ $end
$var wire 1 LA \Mem_dados|Memoria~1421_combout\ $end
$var wire 1 MA \Mem_dados|Memoria~1422_combout\ $end
$var wire 1 NA \Mem_dados|Memoria~823feeder_combout\ $end
$var wire 1 OA \Mem_dados|Memoria~823_q\ $end
$var wire 1 PA \Mem_dados|Memoria~951_q\ $end
$var wire 1 QA \Mem_dados|Memoria~567_q\ $end
$var wire 1 RA \Mem_dados|Memoria~695feeder_combout\ $end
$var wire 1 SA \Mem_dados|Memoria~695_q\ $end
$var wire 1 TA \Mem_dados|Memoria~1423_combout\ $end
$var wire 1 UA \Mem_dados|Memoria~1424_combout\ $end
$var wire 1 VA \Mem_dados|Memoria~1425_combout\ $end
$var wire 1 WA \Mem_dados|Memoria~1428_combout\ $end
$var wire 1 XA \Mem_dados|Memoria~1439_combout\ $end
$var wire 1 YA \muxDepoisULA|X[17]~17_combout\ $end
$var wire 1 ZA \Banco_Regis|registers~55_q\ $end
$var wire 1 [A \muxAntesULA|X[17]~71_combout\ $end
$var wire 1 \A \ALU|Bnot|Add0~36\ $end
$var wire 1 ]A \ALU|Bnot|Add0~37_combout\ $end
$var wire 1 ^A \ALU|somaSub[17]~35\ $end
$var wire 1 _A \ALU|somaSub[18]~36_combout\ $end
$var wire 1 `A \ALU|Add0~19_combout\ $end
$var wire 1 aA \Banco_Regis|registers~376_q\ $end
$var wire 1 bA \Banco_Regis|registers~344_q\ $end
$var wire 1 cA \Banco_Regis|registers~1163_combout\ $end
$var wire 1 dA \Banco_Regis|registers~1164_combout\ $end
$var wire 1 eA \Mem_dados|Memoria~920feeder_combout\ $end
$var wire 1 fA \Mem_dados|Memoria~920_q\ $end
$var wire 1 gA \Mem_dados|Memoria~1048_q\ $end
$var wire 1 hA \Mem_dados|Memoria~792feeder_combout\ $end
$var wire 1 iA \Mem_dados|Memoria~792_q\ $end
$var wire 1 jA \Mem_dados|Memoria~664_q\ $end
$var wire 1 kA \Mem_dados|Memoria~1447_combout\ $end
$var wire 1 lA \Mem_dados|Memoria~1448_combout\ $end
$var wire 1 mA \Mem_dados|Memoria~856feeder_combout\ $end
$var wire 1 nA \Mem_dados|Memoria~856_q\ $end
$var wire 1 oA \Mem_dados|Memoria~984_q\ $end
$var wire 1 pA \Mem_dados|Memoria~728feeder_combout\ $end
$var wire 1 qA \Mem_dados|Memoria~728_q\ $end
$var wire 1 rA \Mem_dados|Memoria~600_q\ $end
$var wire 1 sA \Mem_dados|Memoria~1442_combout\ $end
$var wire 1 tA \Mem_dados|Memoria~1443_combout\ $end
$var wire 1 uA \Mem_dados|Memoria~696_q\ $end
$var wire 1 vA \Mem_dados|Memoria~568_q\ $end
$var wire 1 wA \Mem_dados|Memoria~824_q\ $end
$var wire 1 xA \Mem_dados|Memoria~1444_combout\ $end
$var wire 1 yA \Mem_dados|Memoria~952_q\ $end
$var wire 1 zA \Mem_dados|Memoria~1445_combout\ $end
$var wire 1 {A \Mem_dados|Memoria~1446_combout\ $end
$var wire 1 |A \Mem_dados|Memoria~1016feeder_combout\ $end
$var wire 1 }A \Mem_dados|Memoria~1016_q\ $end
$var wire 1 ~A \Mem_dados|Memoria~760_q\ $end
$var wire 1 !B \Mem_dados|Memoria~888feeder_combout\ $end
$var wire 1 "B \Mem_dados|Memoria~888_q\ $end
$var wire 1 #B \Mem_dados|Memoria~632_q\ $end
$var wire 1 $B \Mem_dados|Memoria~1440_combout\ $end
$var wire 1 %B \Mem_dados|Memoria~1441_combout\ $end
$var wire 1 &B \Mem_dados|Memoria~1449_combout\ $end
$var wire 1 'B \Mem_dados|Memoria~536feeder_combout\ $end
$var wire 1 (B \Mem_dados|Memoria~536_q\ $end
$var wire 1 )B \Mem_dados|Memoria~472_q\ $end
$var wire 1 *B \Mem_dados|Memoria~504_q\ $end
$var wire 1 +B \Mem_dados|Memoria~440_q\ $end
$var wire 1 ,B \Mem_dados|Memoria~1457_combout\ $end
$var wire 1 -B \Mem_dados|Memoria~1458_combout\ $end
$var wire 1 .B \Mem_dados|Memoria~408feeder_combout\ $end
$var wire 1 /B \Mem_dados|Memoria~408_q\ $end
$var wire 1 0B \Mem_dados|Memoria~376feeder_combout\ $end
$var wire 1 1B \Mem_dados|Memoria~376_q\ $end
$var wire 1 2B \Mem_dados|Memoria~344feeder_combout\ $end
$var wire 1 3B \Mem_dados|Memoria~344_q\ $end
$var wire 1 4B \Mem_dados|Memoria~312feeder_combout\ $end
$var wire 1 5B \Mem_dados|Memoria~312_q\ $end
$var wire 1 6B \Mem_dados|Memoria~1450_combout\ $end
$var wire 1 7B \Mem_dados|Memoria~1451_combout\ $end
$var wire 1 8B \Mem_dados|Memoria~120feeder_combout\ $end
$var wire 1 9B \Mem_dados|Memoria~120_q\ $end
$var wire 1 :B \Mem_dados|Memoria~152_q\ $end
$var wire 1 ;B \Mem_dados|Memoria~88feeder_combout\ $end
$var wire 1 <B \Mem_dados|Memoria~88_q\ $end
$var wire 1 =B \Mem_dados|Memoria~56_q\ $end
$var wire 1 >B \Mem_dados|Memoria~1454_combout\ $end
$var wire 1 ?B \Mem_dados|Memoria~1455_combout\ $end
$var wire 1 @B \Mem_dados|Memoria~216feeder_combout\ $end
$var wire 1 AB \Mem_dados|Memoria~216_q\ $end
$var wire 1 BB \Mem_dados|Memoria~280_q\ $end
$var wire 1 CB \Mem_dados|Memoria~248feeder_combout\ $end
$var wire 1 DB \Mem_dados|Memoria~248_q\ $end
$var wire 1 EB \Mem_dados|Memoria~184_q\ $end
$var wire 1 FB \Mem_dados|Memoria~1452_combout\ $end
$var wire 1 GB \Mem_dados|Memoria~1453_combout\ $end
$var wire 1 HB \Mem_dados|Memoria~1456_combout\ $end
$var wire 1 IB \Mem_dados|Memoria~1459_combout\ $end
$var wire 1 JB \Mem_dados|Memoria~1460_combout\ $end
$var wire 1 KB \muxDepoisULA|X[18]~18_combout\ $end
$var wire 1 LB \Banco_Regis|registers~56_q\ $end
$var wire 1 MB \muxAntesULA|X[18]~74_combout\ $end
$var wire 1 NB \ALU|Bnot|Add0~38\ $end
$var wire 1 OB \ALU|Bnot|Add0~39_combout\ $end
$var wire 1 PB \ALU|somaSub[18]~37\ $end
$var wire 1 QB \ALU|somaSub[19]~38_combout\ $end
$var wire 1 RB \ALU|Add0~18_combout\ $end
$var wire 1 SB \Banco_Regis|registers~377_q\ $end
$var wire 1 TB \Banco_Regis|registers~345_q\ $end
$var wire 1 UB \Banco_Regis|registers~1161_combout\ $end
$var wire 1 VB \Banco_Regis|registers~1162_combout\ $end
$var wire 1 WB \Mem_dados|Memoria~249feeder_combout\ $end
$var wire 1 XB \Mem_dados|Memoria~249_q\ $end
$var wire 1 YB \Mem_dados|Memoria~281_q\ $end
$var wire 1 ZB \Mem_dados|Memoria~217feeder_combout\ $end
$var wire 1 [B \Mem_dados|Memoria~217_q\ $end
$var wire 1 \B \Mem_dados|Memoria~185_q\ $end
$var wire 1 ]B \Mem_dados|Memoria~1471_combout\ $end
$var wire 1 ^B \Mem_dados|Memoria~1472_combout\ $end
$var wire 1 _B \Mem_dados|Memoria~537feeder_combout\ $end
$var wire 1 `B \Mem_dados|Memoria~537_q\ $end
$var wire 1 aB \Mem_dados|Memoria~505_q\ $end
$var wire 1 bB \Mem_dados|Memoria~473feeder_combout\ $end
$var wire 1 cB \Mem_dados|Memoria~473_q\ $end
$var wire 1 dB \Mem_dados|Memoria~441_q\ $end
$var wire 1 eB \Mem_dados|Memoria~1478_combout\ $end
$var wire 1 fB \Mem_dados|Memoria~1479_combout\ $end
$var wire 1 gB \Mem_dados|Memoria~345feeder_combout\ $end
$var wire 1 hB \Mem_dados|Memoria~345_q\ $end
$var wire 1 iB \Mem_dados|Memoria~409_q\ $end
$var wire 1 jB \Mem_dados|Memoria~377feeder_combout\ $end
$var wire 1 kB \Mem_dados|Memoria~377_q\ $end
$var wire 1 lB \Mem_dados|Memoria~313_q\ $end
$var wire 1 mB \Mem_dados|Memoria~1473_combout\ $end
$var wire 1 nB \Mem_dados|Memoria~1474_combout\ $end
$var wire 1 oB \Mem_dados|Memoria~89feeder_combout\ $end
$var wire 1 pB \Mem_dados|Memoria~89_q\ $end
$var wire 1 qB \Mem_dados|Memoria~153_q\ $end
$var wire 1 rB \Mem_dados|Memoria~121feeder_combout\ $end
$var wire 1 sB \Mem_dados|Memoria~121_q\ $end
$var wire 1 tB \Mem_dados|Memoria~57_q\ $end
$var wire 1 uB \Mem_dados|Memoria~1475_combout\ $end
$var wire 1 vB \Mem_dados|Memoria~1476_combout\ $end
$var wire 1 wB \Mem_dados|Memoria~1477_combout\ $end
$var wire 1 xB \Mem_dados|Memoria~1480_combout\ $end
$var wire 1 yB \Mem_dados|Memoria~793feeder_combout\ $end
$var wire 1 zB \Mem_dados|Memoria~793_q\ $end
$var wire 1 {B \Mem_dados|Memoria~1049_q\ $end
$var wire 1 |B \Mem_dados|Memoria~921feeder_combout\ $end
$var wire 1 }B \Mem_dados|Memoria~921_q\ $end
$var wire 1 ~B \Mem_dados|Memoria~665_q\ $end
$var wire 1 !C \Mem_dados|Memoria~1468_combout\ $end
$var wire 1 "C \Mem_dados|Memoria~1469_combout\ $end
$var wire 1 #C \Mem_dados|Memoria~985_q\ $end
$var wire 1 $C \Mem_dados|Memoria~729_q\ $end
$var wire 1 %C \Mem_dados|Memoria~857feeder_combout\ $end
$var wire 1 &C \Mem_dados|Memoria~857_q\ $end
$var wire 1 'C \Mem_dados|Memoria~601_q\ $end
$var wire 1 (C \Mem_dados|Memoria~1461_combout\ $end
$var wire 1 )C \Mem_dados|Memoria~1462_combout\ $end
$var wire 1 *C \Mem_dados|Memoria~825feeder_combout\ $end
$var wire 1 +C \Mem_dados|Memoria~825_q\ $end
$var wire 1 ,C \Mem_dados|Memoria~953_q\ $end
$var wire 1 -C \Mem_dados|Memoria~697feeder_combout\ $end
$var wire 1 .C \Mem_dados|Memoria~697_q\ $end
$var wire 1 /C \Mem_dados|Memoria~569_q\ $end
$var wire 1 0C \Mem_dados|Memoria~1465_combout\ $end
$var wire 1 1C \Mem_dados|Memoria~1466_combout\ $end
$var wire 1 2C \Mem_dados|Memoria~889feeder_combout\ $end
$var wire 1 3C \Mem_dados|Memoria~889_q\ $end
$var wire 1 4C \Mem_dados|Memoria~1017_q\ $end
$var wire 1 5C \Mem_dados|Memoria~761feeder_combout\ $end
$var wire 1 6C \Mem_dados|Memoria~761_q\ $end
$var wire 1 7C \Mem_dados|Memoria~633_q\ $end
$var wire 1 8C \Mem_dados|Memoria~1463_combout\ $end
$var wire 1 9C \Mem_dados|Memoria~1464_combout\ $end
$var wire 1 :C \Mem_dados|Memoria~1467_combout\ $end
$var wire 1 ;C \Mem_dados|Memoria~1470_combout\ $end
$var wire 1 <C \Mem_dados|Memoria~1481_combout\ $end
$var wire 1 =C \muxDepoisULA|X[19]~19_combout\ $end
$var wire 1 >C \Banco_Regis|registers~57_q\ $end
$var wire 1 ?C \muxAntesULA|X[19]~73_combout\ $end
$var wire 1 @C \ALU|Bnot|Add0~40\ $end
$var wire 1 AC \ALU|Bnot|Add0~41_combout\ $end
$var wire 1 BC \Banco_Regis|registers~1212_combout\ $end
$var wire 1 CC \ALU|somaSub[19]~39\ $end
$var wire 1 DC \ALU|somaSub[20]~40_combout\ $end
$var wire 1 EC \ALU|Add0~21_combout\ $end
$var wire 1 FC \Banco_Regis|registers~378feeder_combout\ $end
$var wire 1 GC \Banco_Regis|registers~378_q\ $end
$var wire 1 HC \Banco_Regis|registers~346_q\ $end
$var wire 1 IC \Banco_Regis|registers~1167_combout\ $end
$var wire 1 JC \Banco_Regis|registers~1168_combout\ $end
$var wire 1 KC \Mem_dados|Memoria~410feeder_combout\ $end
$var wire 1 LC \Mem_dados|Memoria~410_q\ $end
$var wire 1 MC \Mem_dados|Memoria~378_q\ $end
$var wire 1 NC \Mem_dados|Memoria~346feeder_combout\ $end
$var wire 1 OC \Mem_dados|Memoria~346_q\ $end
$var wire 1 PC \Mem_dados|Memoria~314_q\ $end
$var wire 1 QC \Mem_dados|Memoria~1492_combout\ $end
$var wire 1 RC \Mem_dados|Memoria~1493_combout\ $end
$var wire 1 SC \Mem_dados|Memoria~538feeder_combout\ $end
$var wire 1 TC \Mem_dados|Memoria~538_q\ $end
$var wire 1 UC \Mem_dados|Memoria~474_q\ $end
$var wire 1 VC \Mem_dados|Memoria~506feeder_combout\ $end
$var wire 1 WC \Mem_dados|Memoria~506_q\ $end
$var wire 1 XC \Mem_dados|Memoria~442_q\ $end
$var wire 1 YC \Mem_dados|Memoria~1499_combout\ $end
$var wire 1 ZC \Mem_dados|Memoria~1500_combout\ $end
$var wire 1 [C \Mem_dados|Memoria~282feeder_combout\ $end
$var wire 1 \C \Mem_dados|Memoria~282_q\ $end
$var wire 1 ]C \Mem_dados|Memoria~218feeder_combout\ $end
$var wire 1 ^C \Mem_dados|Memoria~218_q\ $end
$var wire 1 _C \Mem_dados|Memoria~250feeder_combout\ $end
$var wire 1 `C \Mem_dados|Memoria~250_q\ $end
$var wire 1 aC \Mem_dados|Memoria~186feeder_combout\ $end
$var wire 1 bC \Mem_dados|Memoria~186_q\ $end
$var wire 1 cC \Mem_dados|Memoria~1494_combout\ $end
$var wire 1 dC \Mem_dados|Memoria~1495_combout\ $end
$var wire 1 eC \Mem_dados|Memoria~122feeder_combout\ $end
$var wire 1 fC \Mem_dados|Memoria~122_q\ $end
$var wire 1 gC \Mem_dados|Memoria~154_q\ $end
$var wire 1 hC \Mem_dados|Memoria~90feeder_combout\ $end
$var wire 1 iC \Mem_dados|Memoria~90_q\ $end
$var wire 1 jC \Mem_dados|Memoria~58_q\ $end
$var wire 1 kC \Mem_dados|Memoria~1496_combout\ $end
$var wire 1 lC \Mem_dados|Memoria~1497_combout\ $end
$var wire 1 mC \Mem_dados|Memoria~1498_combout\ $end
$var wire 1 nC \Mem_dados|Memoria~1501_combout\ $end
$var wire 1 oC \Mem_dados|Memoria~1018feeder_combout\ $end
$var wire 1 pC \Mem_dados|Memoria~1018_q\ $end
$var wire 1 qC \Mem_dados|Memoria~762_q\ $end
$var wire 1 rC \Mem_dados|Memoria~890feeder_combout\ $end
$var wire 1 sC \Mem_dados|Memoria~890_q\ $end
$var wire 1 tC \Mem_dados|Memoria~634_q\ $end
$var wire 1 uC \Mem_dados|Memoria~1482_combout\ $end
$var wire 1 vC \Mem_dados|Memoria~1483_combout\ $end
$var wire 1 wC \Mem_dados|Memoria~922feeder_combout\ $end
$var wire 1 xC \Mem_dados|Memoria~922_q\ $end
$var wire 1 yC \Mem_dados|Memoria~1050_q\ $end
$var wire 1 zC \Mem_dados|Memoria~794feeder_combout\ $end
$var wire 1 {C \Mem_dados|Memoria~794_q\ $end
$var wire 1 |C \Mem_dados|Memoria~666_q\ $end
$var wire 1 }C \Mem_dados|Memoria~1489_combout\ $end
$var wire 1 ~C \Mem_dados|Memoria~1490_combout\ $end
$var wire 1 !D \Mem_dados|Memoria~858feeder_combout\ $end
$var wire 1 "D \Mem_dados|Memoria~858_q\ $end
$var wire 1 #D \Mem_dados|Memoria~986_q\ $end
$var wire 1 $D \Mem_dados|Memoria~730feeder_combout\ $end
$var wire 1 %D \Mem_dados|Memoria~730_q\ $end
$var wire 1 &D \Mem_dados|Memoria~602_q\ $end
$var wire 1 'D \Mem_dados|Memoria~1484_combout\ $end
$var wire 1 (D \Mem_dados|Memoria~1485_combout\ $end
$var wire 1 )D \Mem_dados|Memoria~698feeder_combout\ $end
$var wire 1 *D \Mem_dados|Memoria~698_q\ $end
$var wire 1 +D \Mem_dados|Memoria~954_q\ $end
$var wire 1 ,D \Mem_dados|Memoria~826feeder_combout\ $end
$var wire 1 -D \Mem_dados|Memoria~826_q\ $end
$var wire 1 .D \Mem_dados|Memoria~570_q\ $end
$var wire 1 /D \Mem_dados|Memoria~1486_combout\ $end
$var wire 1 0D \Mem_dados|Memoria~1487_combout\ $end
$var wire 1 1D \Mem_dados|Memoria~1488_combout\ $end
$var wire 1 2D \Mem_dados|Memoria~1491_combout\ $end
$var wire 1 3D \Mem_dados|Memoria~1502_combout\ $end
$var wire 1 4D \muxDepoisULA|X[20]~20_combout\ $end
$var wire 1 5D \Banco_Regis|registers~58_q\ $end
$var wire 1 6D \muxAntesULA|X[20]~76_combout\ $end
$var wire 1 7D \ALU|Bnot|Add0~42\ $end
$var wire 1 8D \ALU|Bnot|Add0~43_combout\ $end
$var wire 1 9D \ALU|somaSub[20]~41\ $end
$var wire 1 :D \ALU|somaSub[21]~42_combout\ $end
$var wire 1 ;D \ALU|Add0~20_combout\ $end
$var wire 1 <D \Banco_Regis|registers~379_q\ $end
$var wire 1 =D \Banco_Regis|registers~347_q\ $end
$var wire 1 >D \Banco_Regis|registers~1165_combout\ $end
$var wire 1 ?D \Banco_Regis|registers~1166_combout\ $end
$var wire 1 @D \Mem_dados|Memoria~539feeder_combout\ $end
$var wire 1 AD \Mem_dados|Memoria~539_q\ $end
$var wire 1 BD \Mem_dados|Memoria~507_q\ $end
$var wire 1 CD \Mem_dados|Memoria~443feeder_combout\ $end
$var wire 1 DD \Mem_dados|Memoria~443_q\ $end
$var wire 1 ED \Mem_dados|Memoria~475feeder_combout\ $end
$var wire 1 FD \Mem_dados|Memoria~475_q\ $end
$var wire 1 GD \Mem_dados|Memoria~1520_combout\ $end
$var wire 1 HD \Mem_dados|Memoria~1521_combout\ $end
$var wire 1 ID \Mem_dados|Memoria~283feeder_combout\ $end
$var wire 1 JD \Mem_dados|Memoria~283_q\ $end
$var wire 1 KD \Mem_dados|Memoria~251_q\ $end
$var wire 1 LD \Mem_dados|Memoria~219feeder_combout\ $end
$var wire 1 MD \Mem_dados|Memoria~219_q\ $end
$var wire 1 ND \Mem_dados|Memoria~187_q\ $end
$var wire 1 OD \Mem_dados|Memoria~1513_combout\ $end
$var wire 1 PD \Mem_dados|Memoria~1514_combout\ $end
$var wire 1 QD \Mem_dados|Memoria~347feeder_combout\ $end
$var wire 1 RD \Mem_dados|Memoria~347_q\ $end
$var wire 1 SD \Mem_dados|Memoria~411_q\ $end
$var wire 1 TD \Mem_dados|Memoria~379feeder_combout\ $end
$var wire 1 UD \Mem_dados|Memoria~379_q\ $end
$var wire 1 VD \Mem_dados|Memoria~315_q\ $end
$var wire 1 WD \Mem_dados|Memoria~1515_combout\ $end
$var wire 1 XD \Mem_dados|Memoria~1516_combout\ $end
$var wire 1 YD \Mem_dados|Memoria~91feeder_combout\ $end
$var wire 1 ZD \Mem_dados|Memoria~91_q\ $end
$var wire 1 [D \Mem_dados|Memoria~155_q\ $end
$var wire 1 \D \Mem_dados|Memoria~123feeder_combout\ $end
$var wire 1 ]D \Mem_dados|Memoria~123_q\ $end
$var wire 1 ^D \Mem_dados|Memoria~59_q\ $end
$var wire 1 _D \Mem_dados|Memoria~1517_combout\ $end
$var wire 1 `D \Mem_dados|Memoria~1518_combout\ $end
$var wire 1 aD \Mem_dados|Memoria~1519_combout\ $end
$var wire 1 bD \Mem_dados|Memoria~1522_combout\ $end
$var wire 1 cD \Mem_dados|Memoria~987_q\ $end
$var wire 1 dD \Mem_dados|Memoria~731_q\ $end
$var wire 1 eD \Mem_dados|Memoria~859feeder_combout\ $end
$var wire 1 fD \Mem_dados|Memoria~859_q\ $end
$var wire 1 gD \Mem_dados|Memoria~603_q\ $end
$var wire 1 hD \Mem_dados|Memoria~1503_combout\ $end
$var wire 1 iD \Mem_dados|Memoria~1504_combout\ $end
$var wire 1 jD \Mem_dados|Memoria~795feeder_combout\ $end
$var wire 1 kD \Mem_dados|Memoria~795_q\ $end
$var wire 1 lD \Mem_dados|Memoria~923feeder_combout\ $end
$var wire 1 mD \Mem_dados|Memoria~923_q\ $end
$var wire 1 nD \Mem_dados|Memoria~667_q\ $end
$var wire 1 oD \Mem_dados|Memoria~1510_combout\ $end
$var wire 1 pD \Mem_dados|Memoria~1051_q\ $end
$var wire 1 qD \Mem_dados|Memoria~1511_combout\ $end
$var wire 1 rD \Mem_dados|Memoria~891_q\ $end
$var wire 1 sD \Mem_dados|Memoria~1019_q\ $end
$var wire 1 tD \Mem_dados|Memoria~763feeder_combout\ $end
$var wire 1 uD \Mem_dados|Memoria~763_q\ $end
$var wire 1 vD \Mem_dados|Memoria~635_q\ $end
$var wire 1 wD \Mem_dados|Memoria~1505_combout\ $end
$var wire 1 xD \Mem_dados|Memoria~1506_combout\ $end
$var wire 1 yD \Mem_dados|Memoria~827feeder_combout\ $end
$var wire 1 zD \Mem_dados|Memoria~827_q\ $end
$var wire 1 {D \Mem_dados|Memoria~571_q\ $end
$var wire 1 |D \Mem_dados|Memoria~955_q\ $end
$var wire 1 }D \Mem_dados|Memoria~699_q\ $end
$var wire 1 ~D \Mem_dados|Memoria~1507_combout\ $end
$var wire 1 !E \Mem_dados|Memoria~1508_combout\ $end
$var wire 1 "E \Mem_dados|Memoria~1509_combout\ $end
$var wire 1 #E \Mem_dados|Memoria~1512_combout\ $end
$var wire 1 $E \Mem_dados|Memoria~1523_combout\ $end
$var wire 1 %E \muxDepoisULA|X[21]~21_combout\ $end
$var wire 1 &E \Banco_Regis|registers~59_q\ $end
$var wire 1 'E \muxAntesULA|X[21]~75_combout\ $end
$var wire 1 (E \ALU|Bnot|Add0~44\ $end
$var wire 1 )E \ALU|Bnot|Add0~45_combout\ $end
$var wire 1 *E \ALU|somaSub[21]~43\ $end
$var wire 1 +E \ALU|somaSub[22]~44_combout\ $end
$var wire 1 ,E \ALU|Add0~23_combout\ $end
$var wire 1 -E \Banco_Regis|registers~348_q\ $end
$var wire 1 .E \Banco_Regis|registers~380_q\ $end
$var wire 1 /E \Banco_Regis|registers~1171_combout\ $end
$var wire 1 0E \Banco_Regis|registers~1172_combout\ $end
$var wire 1 1E \Mem_dados|Memoria~924feeder_combout\ $end
$var wire 1 2E \Mem_dados|Memoria~924_q\ $end
$var wire 1 3E \Mem_dados|Memoria~796feeder_combout\ $end
$var wire 1 4E \Mem_dados|Memoria~796_q\ $end
$var wire 1 5E \Mem_dados|Memoria~668_q\ $end
$var wire 1 6E \Mem_dados|Memoria~1531_combout\ $end
$var wire 1 7E \Mem_dados|Memoria~1052_q\ $end
$var wire 1 8E \Mem_dados|Memoria~1532_combout\ $end
$var wire 1 9E \Mem_dados|Memoria~860feeder_combout\ $end
$var wire 1 :E \Mem_dados|Memoria~860_q\ $end
$var wire 1 ;E \Mem_dados|Memoria~988_q\ $end
$var wire 1 <E \Mem_dados|Memoria~732feeder_combout\ $end
$var wire 1 =E \Mem_dados|Memoria~732_q\ $end
$var wire 1 >E \Mem_dados|Memoria~604_q\ $end
$var wire 1 ?E \Mem_dados|Memoria~1526_combout\ $end
$var wire 1 @E \Mem_dados|Memoria~1527_combout\ $end
$var wire 1 AE \Mem_dados|Memoria~700feeder_combout\ $end
$var wire 1 BE \Mem_dados|Memoria~700_q\ $end
$var wire 1 CE \Mem_dados|Memoria~956_q\ $end
$var wire 1 DE \Mem_dados|Memoria~828feeder_combout\ $end
$var wire 1 EE \Mem_dados|Memoria~828_q\ $end
$var wire 1 FE \Mem_dados|Memoria~572_q\ $end
$var wire 1 GE \Mem_dados|Memoria~1528_combout\ $end
$var wire 1 HE \Mem_dados|Memoria~1529_combout\ $end
$var wire 1 IE \Mem_dados|Memoria~1530_combout\ $end
$var wire 1 JE \Mem_dados|Memoria~1020feeder_combout\ $end
$var wire 1 KE \Mem_dados|Memoria~1020_q\ $end
$var wire 1 LE \Mem_dados|Memoria~764_q\ $end
$var wire 1 ME \Mem_dados|Memoria~892feeder_combout\ $end
$var wire 1 NE \Mem_dados|Memoria~892_q\ $end
$var wire 1 OE \Mem_dados|Memoria~636_q\ $end
$var wire 1 PE \Mem_dados|Memoria~1524_combout\ $end
$var wire 1 QE \Mem_dados|Memoria~1525_combout\ $end
$var wire 1 RE \Mem_dados|Memoria~1533_combout\ $end
$var wire 1 SE \Mem_dados|Memoria~380feeder_combout\ $end
$var wire 1 TE \Mem_dados|Memoria~380_q\ $end
$var wire 1 UE \Mem_dados|Memoria~412_q\ $end
$var wire 1 VE \Mem_dados|Memoria~348feeder_combout\ $end
$var wire 1 WE \Mem_dados|Memoria~348_q\ $end
$var wire 1 XE \Mem_dados|Memoria~316_q\ $end
$var wire 1 YE \Mem_dados|Memoria~1534_combout\ $end
$var wire 1 ZE \Mem_dados|Memoria~1535_combout\ $end
$var wire 1 [E \Mem_dados|Memoria~476feeder_combout\ $end
$var wire 1 \E \Mem_dados|Memoria~476_q\ $end
$var wire 1 ]E \Mem_dados|Memoria~540feeder_combout\ $end
$var wire 1 ^E \Mem_dados|Memoria~540_q\ $end
$var wire 1 _E \Mem_dados|Memoria~508feeder_combout\ $end
$var wire 1 `E \Mem_dados|Memoria~508_q\ $end
$var wire 1 aE \Mem_dados|Memoria~444feeder_combout\ $end
$var wire 1 bE \Mem_dados|Memoria~444_q\ $end
$var wire 1 cE \Mem_dados|Memoria~1541_combout\ $end
$var wire 1 dE \Mem_dados|Memoria~1542_combout\ $end
$var wire 1 eE \Mem_dados|Memoria~220feeder_combout\ $end
$var wire 1 fE \Mem_dados|Memoria~220_q\ $end
$var wire 1 gE \Mem_dados|Memoria~284_q\ $end
$var wire 1 hE \Mem_dados|Memoria~252feeder_combout\ $end
$var wire 1 iE \Mem_dados|Memoria~252_q\ $end
$var wire 1 jE \Mem_dados|Memoria~188_q\ $end
$var wire 1 kE \Mem_dados|Memoria~1536_combout\ $end
$var wire 1 lE \Mem_dados|Memoria~1537_combout\ $end
$var wire 1 mE \Mem_dados|Memoria~124feeder_combout\ $end
$var wire 1 nE \Mem_dados|Memoria~124_q\ $end
$var wire 1 oE \Mem_dados|Memoria~156_q\ $end
$var wire 1 pE \Mem_dados|Memoria~92feeder_combout\ $end
$var wire 1 qE \Mem_dados|Memoria~92_q\ $end
$var wire 1 rE \Mem_dados|Memoria~60_q\ $end
$var wire 1 sE \Mem_dados|Memoria~1538_combout\ $end
$var wire 1 tE \Mem_dados|Memoria~1539_combout\ $end
$var wire 1 uE \Mem_dados|Memoria~1540_combout\ $end
$var wire 1 vE \Mem_dados|Memoria~1543_combout\ $end
$var wire 1 wE \Mem_dados|Memoria~1544_combout\ $end
$var wire 1 xE \muxDepoisULA|X[22]~22_combout\ $end
$var wire 1 yE \Banco_Regis|registers~60_q\ $end
$var wire 1 zE \muxAntesULA|X[22]~78_combout\ $end
$var wire 1 {E \ALU|Bnot|Add0~46\ $end
$var wire 1 |E \ALU|Bnot|Add0~47_combout\ $end
$var wire 1 }E \ALU|somaSub[22]~45\ $end
$var wire 1 ~E \ALU|somaSub[23]~46_combout\ $end
$var wire 1 !F \ALU|Add0~22_combout\ $end
$var wire 1 "F \Banco_Regis|registers~381_q\ $end
$var wire 1 #F \Banco_Regis|registers~349_q\ $end
$var wire 1 $F \Banco_Regis|registers~1169_combout\ $end
$var wire 1 %F \Banco_Regis|registers~1170_combout\ $end
$var wire 1 &F \Mem_dados|Memoria~733feeder_combout\ $end
$var wire 1 'F \Mem_dados|Memoria~733_q\ $end
$var wire 1 (F \Mem_dados|Memoria~989_q\ $end
$var wire 1 )F \Mem_dados|Memoria~861feeder_combout\ $end
$var wire 1 *F \Mem_dados|Memoria~861_q\ $end
$var wire 1 +F \Mem_dados|Memoria~605_q\ $end
$var wire 1 ,F \Mem_dados|Memoria~1545_combout\ $end
$var wire 1 -F \Mem_dados|Memoria~1546_combout\ $end
$var wire 1 .F \Mem_dados|Memoria~701feeder_combout\ $end
$var wire 1 /F \Mem_dados|Memoria~701_q\ $end
$var wire 1 0F \Mem_dados|Memoria~573_q\ $end
$var wire 1 1F \Mem_dados|Memoria~1549_combout\ $end
$var wire 1 2F \Mem_dados|Memoria~957_q\ $end
$var wire 1 3F \Mem_dados|Memoria~829_q\ $end
$var wire 1 4F \Mem_dados|Memoria~1550_combout\ $end
$var wire 1 5F \Mem_dados|Memoria~893feeder_combout\ $end
$var wire 1 6F \Mem_dados|Memoria~893_q\ $end
$var wire 1 7F \Mem_dados|Memoria~1021_q\ $end
$var wire 1 8F \Mem_dados|Memoria~765feeder_combout\ $end
$var wire 1 9F \Mem_dados|Memoria~765_q\ $end
$var wire 1 :F \Mem_dados|Memoria~637_q\ $end
$var wire 1 ;F \Mem_dados|Memoria~1547_combout\ $end
$var wire 1 <F \Mem_dados|Memoria~1548_combout\ $end
$var wire 1 =F \Mem_dados|Memoria~1551_combout\ $end
$var wire 1 >F \Mem_dados|Memoria~797feeder_combout\ $end
$var wire 1 ?F \Mem_dados|Memoria~797_q\ $end
$var wire 1 @F \Mem_dados|Memoria~1053_q\ $end
$var wire 1 AF \Mem_dados|Memoria~925feeder_combout\ $end
$var wire 1 BF \Mem_dados|Memoria~925_q\ $end
$var wire 1 CF \Mem_dados|Memoria~669_q\ $end
$var wire 1 DF \Mem_dados|Memoria~1552_combout\ $end
$var wire 1 EF \Mem_dados|Memoria~1553_combout\ $end
$var wire 1 FF \Mem_dados|Memoria~1554_combout\ $end
$var wire 1 GF \Mem_dados|Memoria~253feeder_combout\ $end
$var wire 1 HF \Mem_dados|Memoria~253_q\ $end
$var wire 1 IF \Mem_dados|Memoria~285_q\ $end
$var wire 1 JF \Mem_dados|Memoria~221feeder_combout\ $end
$var wire 1 KF \Mem_dados|Memoria~221_q\ $end
$var wire 1 LF \Mem_dados|Memoria~189_q\ $end
$var wire 1 MF \Mem_dados|Memoria~1555_combout\ $end
$var wire 1 NF \Mem_dados|Memoria~1556_combout\ $end
$var wire 1 OF \Mem_dados|Memoria~509feeder_combout\ $end
$var wire 1 PF \Mem_dados|Memoria~509_q\ $end
$var wire 1 QF \Mem_dados|Memoria~541feeder_combout\ $end
$var wire 1 RF \Mem_dados|Memoria~541_q\ $end
$var wire 1 SF \Mem_dados|Memoria~477feeder_combout\ $end
$var wire 1 TF \Mem_dados|Memoria~477_q\ $end
$var wire 1 UF \Mem_dados|Memoria~445feeder_combout\ $end
$var wire 1 VF \Mem_dados|Memoria~445_q\ $end
$var wire 1 WF \Mem_dados|Memoria~1562_combout\ $end
$var wire 1 XF \Mem_dados|Memoria~1563_combout\ $end
$var wire 1 YF \Mem_dados|Memoria~93feeder_combout\ $end
$var wire 1 ZF \Mem_dados|Memoria~93_q\ $end
$var wire 1 [F \Mem_dados|Memoria~157_q\ $end
$var wire 1 \F \Mem_dados|Memoria~125feeder_combout\ $end
$var wire 1 ]F \Mem_dados|Memoria~125_q\ $end
$var wire 1 ^F \Mem_dados|Memoria~61_q\ $end
$var wire 1 _F \Mem_dados|Memoria~1559_combout\ $end
$var wire 1 `F \Mem_dados|Memoria~1560_combout\ $end
$var wire 1 aF \Mem_dados|Memoria~349feeder_combout\ $end
$var wire 1 bF \Mem_dados|Memoria~349_q\ $end
$var wire 1 cF \Mem_dados|Memoria~413_q\ $end
$var wire 1 dF \Mem_dados|Memoria~381feeder_combout\ $end
$var wire 1 eF \Mem_dados|Memoria~381_q\ $end
$var wire 1 fF \Mem_dados|Memoria~317_q\ $end
$var wire 1 gF \Mem_dados|Memoria~1557_combout\ $end
$var wire 1 hF \Mem_dados|Memoria~1558_combout\ $end
$var wire 1 iF \Mem_dados|Memoria~1561_combout\ $end
$var wire 1 jF \Mem_dados|Memoria~1564_combout\ $end
$var wire 1 kF \Mem_dados|Memoria~1565_combout\ $end
$var wire 1 lF \muxDepoisULA|X[23]~23_combout\ $end
$var wire 1 mF \Banco_Regis|registers~61_q\ $end
$var wire 1 nF \muxAntesULA|X[23]~77_combout\ $end
$var wire 1 oF \ALU|Bnot|Add0~48\ $end
$var wire 1 pF \ALU|Bnot|Add0~49_combout\ $end
$var wire 1 qF \ALU|somaSub[23]~47\ $end
$var wire 1 rF \ALU|somaSub[24]~48_combout\ $end
$var wire 1 sF \ALU|Add0~25_combout\ $end
$var wire 1 tF \Banco_Regis|registers~382_q\ $end
$var wire 1 uF \Banco_Regis|registers~350_q\ $end
$var wire 1 vF \Banco_Regis|registers~1175_combout\ $end
$var wire 1 wF \Banco_Regis|registers~1176_combout\ $end
$var wire 1 xF \Mem_dados|Memoria~894feeder_combout\ $end
$var wire 1 yF \Mem_dados|Memoria~894_q\ $end
$var wire 1 zF \Mem_dados|Memoria~638_q\ $end
$var wire 1 {F \Mem_dados|Memoria~1566_combout\ $end
$var wire 1 |F \Mem_dados|Memoria~1022feeder_combout\ $end
$var wire 1 }F \Mem_dados|Memoria~1022_q\ $end
$var wire 1 ~F \Mem_dados|Memoria~766_q\ $end
$var wire 1 !G \Mem_dados|Memoria~1567_combout\ $end
$var wire 1 "G \Mem_dados|Memoria~926feeder_combout\ $end
$var wire 1 #G \Mem_dados|Memoria~926_q\ $end
$var wire 1 $G \Mem_dados|Memoria~798feeder_combout\ $end
$var wire 1 %G \Mem_dados|Memoria~798_q\ $end
$var wire 1 &G \Mem_dados|Memoria~670_q\ $end
$var wire 1 'G \Mem_dados|Memoria~1573_combout\ $end
$var wire 1 (G \Mem_dados|Memoria~1054_q\ $end
$var wire 1 )G \Mem_dados|Memoria~1574_combout\ $end
$var wire 1 *G \Mem_dados|Memoria~702feeder_combout\ $end
$var wire 1 +G \Mem_dados|Memoria~702_q\ $end
$var wire 1 ,G \Mem_dados|Memoria~958_q\ $end
$var wire 1 -G \Mem_dados|Memoria~830feeder_combout\ $end
$var wire 1 .G \Mem_dados|Memoria~830_q\ $end
$var wire 1 /G \Mem_dados|Memoria~574_q\ $end
$var wire 1 0G \Mem_dados|Memoria~1570_combout\ $end
$var wire 1 1G \Mem_dados|Memoria~1571_combout\ $end
$var wire 1 2G \Mem_dados|Memoria~862feeder_combout\ $end
$var wire 1 3G \Mem_dados|Memoria~862_q\ $end
$var wire 1 4G \Mem_dados|Memoria~990_q\ $end
$var wire 1 5G \Mem_dados|Memoria~734feeder_combout\ $end
$var wire 1 6G \Mem_dados|Memoria~734_q\ $end
$var wire 1 7G \Mem_dados|Memoria~606_q\ $end
$var wire 1 8G \Mem_dados|Memoria~1568_combout\ $end
$var wire 1 9G \Mem_dados|Memoria~1569_combout\ $end
$var wire 1 :G \Mem_dados|Memoria~1572_combout\ $end
$var wire 1 ;G \Mem_dados|Memoria~1575_combout\ $end
$var wire 1 <G \Mem_dados|Memoria~542feeder_combout\ $end
$var wire 1 =G \Mem_dados|Memoria~542_q\ $end
$var wire 1 >G \Mem_dados|Memoria~478_q\ $end
$var wire 1 ?G \Mem_dados|Memoria~510feeder_combout\ $end
$var wire 1 @G \Mem_dados|Memoria~510_q\ $end
$var wire 1 AG \Mem_dados|Memoria~446_q\ $end
$var wire 1 BG \Mem_dados|Memoria~1583_combout\ $end
$var wire 1 CG \Mem_dados|Memoria~1584_combout\ $end
$var wire 1 DG \Mem_dados|Memoria~222feeder_combout\ $end
$var wire 1 EG \Mem_dados|Memoria~222_q\ $end
$var wire 1 FG \Mem_dados|Memoria~286_q\ $end
$var wire 1 GG \Mem_dados|Memoria~254feeder_combout\ $end
$var wire 1 HG \Mem_dados|Memoria~254_q\ $end
$var wire 1 IG \Mem_dados|Memoria~190_q\ $end
$var wire 1 JG \Mem_dados|Memoria~1578_combout\ $end
$var wire 1 KG \Mem_dados|Memoria~1579_combout\ $end
$var wire 1 LG \Mem_dados|Memoria~126feeder_combout\ $end
$var wire 1 MG \Mem_dados|Memoria~126_q\ $end
$var wire 1 NG \Mem_dados|Memoria~158_q\ $end
$var wire 1 OG \Mem_dados|Memoria~94feeder_combout\ $end
$var wire 1 PG \Mem_dados|Memoria~94_q\ $end
$var wire 1 QG \Mem_dados|Memoria~62_q\ $end
$var wire 1 RG \Mem_dados|Memoria~1580_combout\ $end
$var wire 1 SG \Mem_dados|Memoria~1581_combout\ $end
$var wire 1 TG \Mem_dados|Memoria~1582_combout\ $end
$var wire 1 UG \Mem_dados|Memoria~382feeder_combout\ $end
$var wire 1 VG \Mem_dados|Memoria~382_q\ $end
$var wire 1 WG \Mem_dados|Memoria~414_q\ $end
$var wire 1 XG \Mem_dados|Memoria~350feeder_combout\ $end
$var wire 1 YG \Mem_dados|Memoria~350_q\ $end
$var wire 1 ZG \Mem_dados|Memoria~318_q\ $end
$var wire 1 [G \Mem_dados|Memoria~1576_combout\ $end
$var wire 1 \G \Mem_dados|Memoria~1577_combout\ $end
$var wire 1 ]G \Mem_dados|Memoria~1585_combout\ $end
$var wire 1 ^G \Mem_dados|Memoria~1586_combout\ $end
$var wire 1 _G \muxDepoisULA|X[24]~24_combout\ $end
$var wire 1 `G \Banco_Regis|registers~62_q\ $end
$var wire 1 aG \muxAntesULA|X[24]~80_combout\ $end
$var wire 1 bG \ALU|Bnot|Add0~50\ $end
$var wire 1 cG \ALU|Bnot|Add0~51_combout\ $end
$var wire 1 dG \ALU|somaSub[24]~49\ $end
$var wire 1 eG \ALU|somaSub[25]~50_combout\ $end
$var wire 1 fG \ALU|Add0~24_combout\ $end
$var wire 1 gG \enderecoDisplay[24]~input_o\ $end
$var wire 1 hG \enderecoDisplay[25]~input_o\ $end
$var wire 1 iG \comparadorDisplay|Equal0~15_combout\ $end
$var wire 1 jG \enderecoDisplay[26]~input_o\ $end
$var wire 1 kG \Banco_Regis|registers~384feeder_combout\ $end
$var wire 1 lG \Banco_Regis|registers~384_q\ $end
$var wire 1 mG \Banco_Regis|registers~352_q\ $end
$var wire 1 nG \Banco_Regis|registers~1179_combout\ $end
$var wire 1 oG \Banco_Regis|registers~1180_combout\ $end
$var wire 1 pG \Mem_dados|Memoria~1024feeder_combout\ $end
$var wire 1 qG \Mem_dados|Memoria~1024_q\ $end
$var wire 1 rG \Mem_dados|Memoria~768_q\ $end
$var wire 1 sG \Mem_dados|Memoria~896feeder_combout\ $end
$var wire 1 tG \Mem_dados|Memoria~896_q\ $end
$var wire 1 uG \Mem_dados|Memoria~640_q\ $end
$var wire 1 vG \Mem_dados|Memoria~1608_combout\ $end
$var wire 1 wG \Mem_dados|Memoria~1609_combout\ $end
$var wire 1 xG \Mem_dados|Memoria~864feeder_combout\ $end
$var wire 1 yG \Mem_dados|Memoria~864_q\ $end
$var wire 1 zG \Mem_dados|Memoria~992_q\ $end
$var wire 1 {G \Mem_dados|Memoria~736feeder_combout\ $end
$var wire 1 |G \Mem_dados|Memoria~736_q\ $end
$var wire 1 }G \Mem_dados|Memoria~608_q\ $end
$var wire 1 ~G \Mem_dados|Memoria~1610_combout\ $end
$var wire 1 !H \Mem_dados|Memoria~1611_combout\ $end
$var wire 1 "H \Mem_dados|Memoria~704feeder_combout\ $end
$var wire 1 #H \Mem_dados|Memoria~704_q\ $end
$var wire 1 $H \Mem_dados|Memoria~960_q\ $end
$var wire 1 %H \Mem_dados|Memoria~832feeder_combout\ $end
$var wire 1 &H \Mem_dados|Memoria~832_q\ $end
$var wire 1 'H \Mem_dados|Memoria~576_q\ $end
$var wire 1 (H \Mem_dados|Memoria~1612_combout\ $end
$var wire 1 )H \Mem_dados|Memoria~1613_combout\ $end
$var wire 1 *H \Mem_dados|Memoria~1614_combout\ $end
$var wire 1 +H \Mem_dados|Memoria~1056feeder_combout\ $end
$var wire 1 ,H \Mem_dados|Memoria~1056_q\ $end
$var wire 1 -H \Mem_dados|Memoria~928feeder_combout\ $end
$var wire 1 .H \Mem_dados|Memoria~928_q\ $end
$var wire 1 /H \Mem_dados|Memoria~800feeder_combout\ $end
$var wire 1 0H \Mem_dados|Memoria~800_q\ $end
$var wire 1 1H \Mem_dados|Memoria~672feeder_combout\ $end
$var wire 1 2H \Mem_dados|Memoria~672_q\ $end
$var wire 1 3H \Mem_dados|Memoria~1615_combout\ $end
$var wire 1 4H \Mem_dados|Memoria~1616_combout\ $end
$var wire 1 5H \Mem_dados|Memoria~1617_combout\ $end
$var wire 1 6H \Mem_dados|Memoria~544_q\ $end
$var wire 1 7H \Mem_dados|Memoria~480_q\ $end
$var wire 1 8H \Mem_dados|Memoria~512_q\ $end
$var wire 1 9H \Mem_dados|Memoria~448_q\ $end
$var wire 1 :H \Mem_dados|Memoria~1625_combout\ $end
$var wire 1 ;H \Mem_dados|Memoria~1626_combout\ $end
$var wire 1 <H \Mem_dados|Memoria~416feeder_combout\ $end
$var wire 1 =H \Mem_dados|Memoria~416_q\ $end
$var wire 1 >H \Mem_dados|Memoria~384_q\ $end
$var wire 1 ?H \Mem_dados|Memoria~352feeder_combout\ $end
$var wire 1 @H \Mem_dados|Memoria~352_q\ $end
$var wire 1 AH \Mem_dados|Memoria~320_q\ $end
$var wire 1 BH \Mem_dados|Memoria~1618_combout\ $end
$var wire 1 CH \Mem_dados|Memoria~1619_combout\ $end
$var wire 1 DH \Mem_dados|Memoria~128feeder_combout\ $end
$var wire 1 EH \Mem_dados|Memoria~128_q\ $end
$var wire 1 FH \Mem_dados|Memoria~160_q\ $end
$var wire 1 GH \Mem_dados|Memoria~96feeder_combout\ $end
$var wire 1 HH \Mem_dados|Memoria~96_q\ $end
$var wire 1 IH \Mem_dados|Memoria~64_q\ $end
$var wire 1 JH \Mem_dados|Memoria~1622_combout\ $end
$var wire 1 KH \Mem_dados|Memoria~1623_combout\ $end
$var wire 1 LH \Mem_dados|Memoria~224feeder_combout\ $end
$var wire 1 MH \Mem_dados|Memoria~224_q\ $end
$var wire 1 NH \Mem_dados|Memoria~288_q\ $end
$var wire 1 OH \Mem_dados|Memoria~256feeder_combout\ $end
$var wire 1 PH \Mem_dados|Memoria~256_q\ $end
$var wire 1 QH \Mem_dados|Memoria~192_q\ $end
$var wire 1 RH \Mem_dados|Memoria~1620_combout\ $end
$var wire 1 SH \Mem_dados|Memoria~1621_combout\ $end
$var wire 1 TH \Mem_dados|Memoria~1624_combout\ $end
$var wire 1 UH \Mem_dados|Memoria~1627_combout\ $end
$var wire 1 VH \Mem_dados|Memoria~1628_combout\ $end
$var wire 1 WH \muxDepoisULA|X[26]~26_combout\ $end
$var wire 1 XH \Banco_Regis|registers~64_q\ $end
$var wire 1 YH \Banco_Regis|registers~1218_combout\ $end
$var wire 1 ZH \muxAntesULA|X[26]~82_combout\ $end
$var wire 1 [H \ALU|Bnot|Add0~52\ $end
$var wire 1 \H \ALU|Bnot|Add0~53_combout\ $end
$var wire 1 ]H \ALU|somaSub[25]~51\ $end
$var wire 1 ^H \ALU|somaSub[26]~52_combout\ $end
$var wire 1 _H \ALU|Add0~27_combout\ $end
$var wire 1 `H \enderecoDisplay[27]~input_o\ $end
$var wire 1 aH \Banco_Regis|registers~385_q\ $end
$var wire 1 bH \Banco_Regis|registers~353_q\ $end
$var wire 1 cH \Banco_Regis|registers~1177_combout\ $end
$var wire 1 dH \Banco_Regis|registers~1178_combout\ $end
$var wire 1 eH \Mem_dados|Memoria~737feeder_combout\ $end
$var wire 1 fH \Mem_dados|Memoria~737_q\ $end
$var wire 1 gH \Mem_dados|Memoria~993_q\ $end
$var wire 1 hH \Mem_dados|Memoria~609_q\ $end
$var wire 1 iH \Mem_dados|Memoria~865feeder_combout\ $end
$var wire 1 jH \Mem_dados|Memoria~865_q\ $end
$var wire 1 kH \Mem_dados|Memoria~1629_combout\ $end
$var wire 1 lH \Mem_dados|Memoria~1630_combout\ $end
$var wire 1 mH \Mem_dados|Memoria~897feeder_combout\ $end
$var wire 1 nH \Mem_dados|Memoria~897_q\ $end
$var wire 1 oH \Mem_dados|Memoria~1025_q\ $end
$var wire 1 pH \Mem_dados|Memoria~769feeder_combout\ $end
$var wire 1 qH \Mem_dados|Memoria~769_q\ $end
$var wire 1 rH \Mem_dados|Memoria~641_q\ $end
$var wire 1 sH \Mem_dados|Memoria~1631_combout\ $end
$var wire 1 tH \Mem_dados|Memoria~1632_combout\ $end
$var wire 1 uH \Mem_dados|Memoria~833feeder_combout\ $end
$var wire 1 vH \Mem_dados|Memoria~833_q\ $end
$var wire 1 wH \Mem_dados|Memoria~961_q\ $end
$var wire 1 xH \Mem_dados|Memoria~705feeder_combout\ $end
$var wire 1 yH \Mem_dados|Memoria~705_q\ $end
$var wire 1 zH \Mem_dados|Memoria~577feeder_combout\ $end
$var wire 1 {H \Mem_dados|Memoria~577_q\ $end
$var wire 1 |H \Mem_dados|Memoria~1633_combout\ $end
$var wire 1 }H \Mem_dados|Memoria~1634_combout\ $end
$var wire 1 ~H \Mem_dados|Memoria~1635_combout\ $end
$var wire 1 !I \Mem_dados|Memoria~801feeder_combout\ $end
$var wire 1 "I \Mem_dados|Memoria~801_q\ $end
$var wire 1 #I \Mem_dados|Memoria~1057_q\ $end
$var wire 1 $I \Mem_dados|Memoria~929feeder_combout\ $end
$var wire 1 %I \Mem_dados|Memoria~929_q\ $end
$var wire 1 &I \Mem_dados|Memoria~673_q\ $end
$var wire 1 'I \Mem_dados|Memoria~1636_combout\ $end
$var wire 1 (I \Mem_dados|Memoria~1637_combout\ $end
$var wire 1 )I \Mem_dados|Memoria~1638_combout\ $end
$var wire 1 *I \Mem_dados|Memoria~545feeder_combout\ $end
$var wire 1 +I \Mem_dados|Memoria~545_q\ $end
$var wire 1 ,I \Mem_dados|Memoria~513_q\ $end
$var wire 1 -I \Mem_dados|Memoria~481_q\ $end
$var wire 1 .I \Mem_dados|Memoria~449_q\ $end
$var wire 1 /I \Mem_dados|Memoria~1646_combout\ $end
$var wire 1 0I \Mem_dados|Memoria~1647_combout\ $end
$var wire 1 1I \Mem_dados|Memoria~97feeder_combout\ $end
$var wire 1 2I \Mem_dados|Memoria~97_q\ $end
$var wire 1 3I \Mem_dados|Memoria~161_q\ $end
$var wire 1 4I \Mem_dados|Memoria~129feeder_combout\ $end
$var wire 1 5I \Mem_dados|Memoria~129_q\ $end
$var wire 1 6I \Mem_dados|Memoria~65_q\ $end
$var wire 1 7I \Mem_dados|Memoria~1643_combout\ $end
$var wire 1 8I \Mem_dados|Memoria~1644_combout\ $end
$var wire 1 9I \Mem_dados|Memoria~353feeder_combout\ $end
$var wire 1 :I \Mem_dados|Memoria~353_q\ $end
$var wire 1 ;I \Mem_dados|Memoria~417_q\ $end
$var wire 1 <I \Mem_dados|Memoria~385feeder_combout\ $end
$var wire 1 =I \Mem_dados|Memoria~385_q\ $end
$var wire 1 >I \Mem_dados|Memoria~321_q\ $end
$var wire 1 ?I \Mem_dados|Memoria~1641_combout\ $end
$var wire 1 @I \Mem_dados|Memoria~1642_combout\ $end
$var wire 1 AI \Mem_dados|Memoria~1645_combout\ $end
$var wire 1 BI \Mem_dados|Memoria~289feeder_combout\ $end
$var wire 1 CI \Mem_dados|Memoria~289_q\ $end
$var wire 1 DI \Mem_dados|Memoria~257_q\ $end
$var wire 1 EI \Mem_dados|Memoria~225feeder_combout\ $end
$var wire 1 FI \Mem_dados|Memoria~225_q\ $end
$var wire 1 GI \Mem_dados|Memoria~193_q\ $end
$var wire 1 HI \Mem_dados|Memoria~1639_combout\ $end
$var wire 1 II \Mem_dados|Memoria~1640_combout\ $end
$var wire 1 JI \Mem_dados|Memoria~1648_combout\ $end
$var wire 1 KI \Mem_dados|Memoria~1649_combout\ $end
$var wire 1 LI \muxDepoisULA|X[27]~27_combout\ $end
$var wire 1 MI \Banco_Regis|registers~65_q\ $end
$var wire 1 NI \Banco_Regis|registers~1217_combout\ $end
$var wire 1 OI \muxAntesULA|X[27]~81_combout\ $end
$var wire 1 PI \ALU|Bnot|Add0~54\ $end
$var wire 1 QI \ALU|Bnot|Add0~55_combout\ $end
$var wire 1 RI \ALU|somaSub[26]~53\ $end
$var wire 1 SI \ALU|somaSub[27]~54_combout\ $end
$var wire 1 TI \ALU|Add0~26_combout\ $end
$var wire 1 UI \comparadorDisplay|Equal0~16_combout\ $end
$var wire 1 VI \Banco_Regis|registers~386feeder_combout\ $end
$var wire 1 WI \Banco_Regis|registers~386_q\ $end
$var wire 1 XI \Banco_Regis|registers~354_q\ $end
$var wire 1 YI \Banco_Regis|registers~1183_combout\ $end
$var wire 1 ZI \Banco_Regis|registers~1184_combout\ $end
$var wire 1 [I \Mem_dados|Memoria~546feeder_combout\ $end
$var wire 1 \I \Mem_dados|Memoria~546_q\ $end
$var wire 1 ]I \Mem_dados|Memoria~482_q\ $end
$var wire 1 ^I \Mem_dados|Memoria~514_q\ $end
$var wire 1 _I \Mem_dados|Memoria~450_q\ $end
$var wire 1 `I \Mem_dados|Memoria~1667_combout\ $end
$var wire 1 aI \Mem_dados|Memoria~1668_combout\ $end
$var wire 1 bI \Mem_dados|Memoria~130feeder_combout\ $end
$var wire 1 cI \Mem_dados|Memoria~130_q\ $end
$var wire 1 dI \Mem_dados|Memoria~162_q\ $end
$var wire 1 eI \Mem_dados|Memoria~98feeder_combout\ $end
$var wire 1 fI \Mem_dados|Memoria~98_q\ $end
$var wire 1 gI \Mem_dados|Memoria~66_q\ $end
$var wire 1 hI \Mem_dados|Memoria~1664_combout\ $end
$var wire 1 iI \Mem_dados|Memoria~1665_combout\ $end
$var wire 1 jI \Mem_dados|Memoria~226feeder_combout\ $end
$var wire 1 kI \Mem_dados|Memoria~226_q\ $end
$var wire 1 lI \Mem_dados|Memoria~290_q\ $end
$var wire 1 mI \Mem_dados|Memoria~258feeder_combout\ $end
$var wire 1 nI \Mem_dados|Memoria~258_q\ $end
$var wire 1 oI \Mem_dados|Memoria~194_q\ $end
$var wire 1 pI \Mem_dados|Memoria~1662_combout\ $end
$var wire 1 qI \Mem_dados|Memoria~1663_combout\ $end
$var wire 1 rI \Mem_dados|Memoria~1666_combout\ $end
$var wire 1 sI \Mem_dados|Memoria~418feeder_combout\ $end
$var wire 1 tI \Mem_dados|Memoria~418_q\ $end
$var wire 1 uI \Mem_dados|Memoria~386_q\ $end
$var wire 1 vI \Mem_dados|Memoria~322feeder_combout\ $end
$var wire 1 wI \Mem_dados|Memoria~322_q\ $end
$var wire 1 xI \Mem_dados|Memoria~354feeder_combout\ $end
$var wire 1 yI \Mem_dados|Memoria~354_q\ $end
$var wire 1 zI \Mem_dados|Memoria~1660_combout\ $end
$var wire 1 {I \Mem_dados|Memoria~1661_combout\ $end
$var wire 1 |I \Mem_dados|Memoria~1669_combout\ $end
$var wire 1 }I \Mem_dados|Memoria~1026feeder_combout\ $end
$var wire 1 ~I \Mem_dados|Memoria~1026_q\ $end
$var wire 1 !J \Mem_dados|Memoria~770_q\ $end
$var wire 1 "J \Mem_dados|Memoria~898feeder_combout\ $end
$var wire 1 #J \Mem_dados|Memoria~898_q\ $end
$var wire 1 $J \Mem_dados|Memoria~642_q\ $end
$var wire 1 %J \Mem_dados|Memoria~1650_combout\ $end
$var wire 1 &J \Mem_dados|Memoria~1651_combout\ $end
$var wire 1 'J \Mem_dados|Memoria~930feeder_combout\ $end
$var wire 1 (J \Mem_dados|Memoria~930_q\ $end
$var wire 1 )J \Mem_dados|Memoria~1058_q\ $end
$var wire 1 *J \Mem_dados|Memoria~802feeder_combout\ $end
$var wire 1 +J \Mem_dados|Memoria~802_q\ $end
$var wire 1 ,J \Mem_dados|Memoria~674_q\ $end
$var wire 1 -J \Mem_dados|Memoria~1657_combout\ $end
$var wire 1 .J \Mem_dados|Memoria~1658_combout\ $end
$var wire 1 /J \Mem_dados|Memoria~866feeder_combout\ $end
$var wire 1 0J \Mem_dados|Memoria~866_q\ $end
$var wire 1 1J \Mem_dados|Memoria~610_q\ $end
$var wire 1 2J \Mem_dados|Memoria~994feeder_combout\ $end
$var wire 1 3J \Mem_dados|Memoria~994_q\ $end
$var wire 1 4J \Mem_dados|Memoria~738_q\ $end
$var wire 1 5J \Mem_dados|Memoria~1652_combout\ $end
$var wire 1 6J \Mem_dados|Memoria~1653_combout\ $end
$var wire 1 7J \Mem_dados|Memoria~706feeder_combout\ $end
$var wire 1 8J \Mem_dados|Memoria~706_q\ $end
$var wire 1 9J \Mem_dados|Memoria~962_q\ $end
$var wire 1 :J \Mem_dados|Memoria~578feeder_combout\ $end
$var wire 1 ;J \Mem_dados|Memoria~578_q\ $end
$var wire 1 <J \Mem_dados|Memoria~834_q\ $end
$var wire 1 =J \Mem_dados|Memoria~1654_combout\ $end
$var wire 1 >J \Mem_dados|Memoria~1655_combout\ $end
$var wire 1 ?J \Mem_dados|Memoria~1656_combout\ $end
$var wire 1 @J \Mem_dados|Memoria~1659_combout\ $end
$var wire 1 AJ \Mem_dados|Memoria~1670_combout\ $end
$var wire 1 BJ \muxDepoisULA|X[28]~28_combout\ $end
$var wire 1 CJ \Banco_Regis|registers~66_q\ $end
$var wire 1 DJ \muxAntesULA|X[28]~84_combout\ $end
$var wire 1 EJ \ALU|Bnot|Add0~56\ $end
$var wire 1 FJ \ALU|Bnot|Add0~57_combout\ $end
$var wire 1 GJ \Banco_Regis|registers~1220_combout\ $end
$var wire 1 HJ \ALU|somaSub[27]~55\ $end
$var wire 1 IJ \ALU|somaSub[28]~56_combout\ $end
$var wire 1 JJ \ALU|Add0~29_combout\ $end
$var wire 1 KJ \enderecoDisplay[28]~input_o\ $end
$var wire 1 LJ \enderecoDisplay[29]~input_o\ $end
$var wire 1 MJ \Banco_Regis|registers~387_q\ $end
$var wire 1 NJ \Banco_Regis|registers~355_q\ $end
$var wire 1 OJ \Banco_Regis|registers~1181_combout\ $end
$var wire 1 PJ \Banco_Regis|registers~1182_combout\ $end
$var wire 1 QJ \Mem_dados|Memoria~739feeder_combout\ $end
$var wire 1 RJ \Mem_dados|Memoria~739_q\ $end
$var wire 1 SJ \Mem_dados|Memoria~611_q\ $end
$var wire 1 TJ \Mem_dados|Memoria~867feeder_combout\ $end
$var wire 1 UJ \Mem_dados|Memoria~867_q\ $end
$var wire 1 VJ \Mem_dados|Memoria~1671_combout\ $end
$var wire 1 WJ \Mem_dados|Memoria~995feeder_combout\ $end
$var wire 1 XJ \Mem_dados|Memoria~995_q\ $end
$var wire 1 YJ \Mem_dados|Memoria~1672_combout\ $end
$var wire 1 ZJ \Mem_dados|Memoria~803feeder_combout\ $end
$var wire 1 [J \Mem_dados|Memoria~803_q\ $end
$var wire 1 \J \Mem_dados|Memoria~1059_q\ $end
$var wire 1 ]J \Mem_dados|Memoria~931feeder_combout\ $end
$var wire 1 ^J \Mem_dados|Memoria~931_q\ $end
$var wire 1 _J \Mem_dados|Memoria~675_q\ $end
$var wire 1 `J \Mem_dados|Memoria~1678_combout\ $end
$var wire 1 aJ \Mem_dados|Memoria~1679_combout\ $end
$var wire 1 bJ \Mem_dados|Memoria~835feeder_combout\ $end
$var wire 1 cJ \Mem_dados|Memoria~835_q\ $end
$var wire 1 dJ \Mem_dados|Memoria~963_q\ $end
$var wire 1 eJ \Mem_dados|Memoria~707feeder_combout\ $end
$var wire 1 fJ \Mem_dados|Memoria~707_q\ $end
$var wire 1 gJ \Mem_dados|Memoria~579_q\ $end
$var wire 1 hJ \Mem_dados|Memoria~1675_combout\ $end
$var wire 1 iJ \Mem_dados|Memoria~1676_combout\ $end
$var wire 1 jJ \Mem_dados|Memoria~899feeder_combout\ $end
$var wire 1 kJ \Mem_dados|Memoria~899_q\ $end
$var wire 1 lJ \Mem_dados|Memoria~1027_q\ $end
$var wire 1 mJ \Mem_dados|Memoria~771feeder_combout\ $end
$var wire 1 nJ \Mem_dados|Memoria~771_q\ $end
$var wire 1 oJ \Mem_dados|Memoria~643_q\ $end
$var wire 1 pJ \Mem_dados|Memoria~1673_combout\ $end
$var wire 1 qJ \Mem_dados|Memoria~1674_combout\ $end
$var wire 1 rJ \Mem_dados|Memoria~1677_combout\ $end
$var wire 1 sJ \Mem_dados|Memoria~1680_combout\ $end
$var wire 1 tJ \Mem_dados|Memoria~291feeder_combout\ $end
$var wire 1 uJ \Mem_dados|Memoria~291_q\ $end
$var wire 1 vJ \Mem_dados|Memoria~259_q\ $end
$var wire 1 wJ \Mem_dados|Memoria~227feeder_combout\ $end
$var wire 1 xJ \Mem_dados|Memoria~227_q\ $end
$var wire 1 yJ \Mem_dados|Memoria~195_q\ $end
$var wire 1 zJ \Mem_dados|Memoria~1681_combout\ $end
$var wire 1 {J \Mem_dados|Memoria~1682_combout\ $end
$var wire 1 |J \Mem_dados|Memoria~99feeder_combout\ $end
$var wire 1 }J \Mem_dados|Memoria~99_q\ $end
$var wire 1 ~J \Mem_dados|Memoria~163_q\ $end
$var wire 1 !K \Mem_dados|Memoria~131_q\ $end
$var wire 1 "K \Mem_dados|Memoria~67_q\ $end
$var wire 1 #K \Mem_dados|Memoria~1685_combout\ $end
$var wire 1 $K \Mem_dados|Memoria~1686_combout\ $end
$var wire 1 %K \Mem_dados|Memoria~355feeder_combout\ $end
$var wire 1 &K \Mem_dados|Memoria~355_q\ $end
$var wire 1 'K \Mem_dados|Memoria~419_q\ $end
$var wire 1 (K \Mem_dados|Memoria~387feeder_combout\ $end
$var wire 1 )K \Mem_dados|Memoria~387_q\ $end
$var wire 1 *K \Mem_dados|Memoria~323_q\ $end
$var wire 1 +K \Mem_dados|Memoria~1683_combout\ $end
$var wire 1 ,K \Mem_dados|Memoria~1684_combout\ $end
$var wire 1 -K \Mem_dados|Memoria~1687_combout\ $end
$var wire 1 .K \Mem_dados|Memoria~547feeder_combout\ $end
$var wire 1 /K \Mem_dados|Memoria~547_q\ $end
$var wire 1 0K \Mem_dados|Memoria~515_q\ $end
$var wire 1 1K \Mem_dados|Memoria~483feeder_combout\ $end
$var wire 1 2K \Mem_dados|Memoria~483_q\ $end
$var wire 1 3K \Mem_dados|Memoria~451_q\ $end
$var wire 1 4K \Mem_dados|Memoria~1688_combout\ $end
$var wire 1 5K \Mem_dados|Memoria~1689_combout\ $end
$var wire 1 6K \Mem_dados|Memoria~1690_combout\ $end
$var wire 1 7K \Mem_dados|Memoria~1691_combout\ $end
$var wire 1 8K \muxDepoisULA|X[29]~29_combout\ $end
$var wire 1 9K \Banco_Regis|registers~67_q\ $end
$var wire 1 :K \Banco_Regis|registers~1219_combout\ $end
$var wire 1 ;K \muxAntesULA|X[29]~83_combout\ $end
$var wire 1 <K \ALU|Bnot|Add0~58\ $end
$var wire 1 =K \ALU|Bnot|Add0~59_combout\ $end
$var wire 1 >K \ALU|somaSub[28]~57\ $end
$var wire 1 ?K \ALU|somaSub[29]~58_combout\ $end
$var wire 1 @K \ALU|Add0~28_combout\ $end
$var wire 1 AK \comparadorDisplay|Equal0~17_combout\ $end
$var wire 1 BK \enderecoDisplay[31]~input_o\ $end
$var wire 1 CK \Banco_Regis|registers~388feeder_combout\ $end
$var wire 1 DK \Banco_Regis|registers~388_q\ $end
$var wire 1 EK \Banco_Regis|registers~356_q\ $end
$var wire 1 FK \Banco_Regis|registers~1187_combout\ $end
$var wire 1 GK \Banco_Regis|registers~1188_combout\ $end
$var wire 1 HK \Mem_dados|Memoria~388feeder_combout\ $end
$var wire 1 IK \Mem_dados|Memoria~388_q\ $end
$var wire 1 JK \Mem_dados|Memoria~420_q\ $end
$var wire 1 KK \Mem_dados|Memoria~356feeder_combout\ $end
$var wire 1 LK \Mem_dados|Memoria~356_q\ $end
$var wire 1 MK \Mem_dados|Memoria~324_q\ $end
$var wire 1 NK \Mem_dados|Memoria~1702_combout\ $end
$var wire 1 OK \Mem_dados|Memoria~1703_combout\ $end
$var wire 1 PK \Mem_dados|Memoria~548feeder_combout\ $end
$var wire 1 QK \Mem_dados|Memoria~548_q\ $end
$var wire 1 RK \Mem_dados|Memoria~484_q\ $end
$var wire 1 SK \Mem_dados|Memoria~516_q\ $end
$var wire 1 TK \Mem_dados|Memoria~452_q\ $end
$var wire 1 UK \Mem_dados|Memoria~1709_combout\ $end
$var wire 1 VK \Mem_dados|Memoria~1710_combout\ $end
$var wire 1 WK \Mem_dados|Memoria~132feeder_combout\ $end
$var wire 1 XK \Mem_dados|Memoria~132_q\ $end
$var wire 1 YK \Mem_dados|Memoria~164_q\ $end
$var wire 1 ZK \Mem_dados|Memoria~100feeder_combout\ $end
$var wire 1 [K \Mem_dados|Memoria~100_q\ $end
$var wire 1 \K \Mem_dados|Memoria~68_q\ $end
$var wire 1 ]K \Mem_dados|Memoria~1706_combout\ $end
$var wire 1 ^K \Mem_dados|Memoria~1707_combout\ $end
$var wire 1 _K \Mem_dados|Memoria~228feeder_combout\ $end
$var wire 1 `K \Mem_dados|Memoria~228_q\ $end
$var wire 1 aK \Mem_dados|Memoria~292_q\ $end
$var wire 1 bK \Mem_dados|Memoria~260feeder_combout\ $end
$var wire 1 cK \Mem_dados|Memoria~260_q\ $end
$var wire 1 dK \Mem_dados|Memoria~196_q\ $end
$var wire 1 eK \Mem_dados|Memoria~1704_combout\ $end
$var wire 1 fK \Mem_dados|Memoria~1705_combout\ $end
$var wire 1 gK \Mem_dados|Memoria~1708_combout\ $end
$var wire 1 hK \Mem_dados|Memoria~1711_combout\ $end
$var wire 1 iK \Mem_dados|Memoria~1028feeder_combout\ $end
$var wire 1 jK \Mem_dados|Memoria~1028_q\ $end
$var wire 1 kK \Mem_dados|Memoria~772_q\ $end
$var wire 1 lK \Mem_dados|Memoria~900feeder_combout\ $end
$var wire 1 mK \Mem_dados|Memoria~900_q\ $end
$var wire 1 nK \Mem_dados|Memoria~644_q\ $end
$var wire 1 oK \Mem_dados|Memoria~1692_combout\ $end
$var wire 1 pK \Mem_dados|Memoria~1693_combout\ $end
$var wire 1 qK \Mem_dados|Memoria~932feeder_combout\ $end
$var wire 1 rK \Mem_dados|Memoria~932_q\ $end
$var wire 1 sK \Mem_dados|Memoria~676_q\ $end
$var wire 1 tK \Mem_dados|Memoria~804feeder_combout\ $end
$var wire 1 uK \Mem_dados|Memoria~804_q\ $end
$var wire 1 vK \Mem_dados|Memoria~1699_combout\ $end
$var wire 1 wK \Mem_dados|Memoria~1060_q\ $end
$var wire 1 xK \Mem_dados|Memoria~1700_combout\ $end
$var wire 1 yK \Mem_dados|Memoria~868feeder_combout\ $end
$var wire 1 zK \Mem_dados|Memoria~868_q\ $end
$var wire 1 {K \Mem_dados|Memoria~996_q\ $end
$var wire 1 |K \Mem_dados|Memoria~740feeder_combout\ $end
$var wire 1 }K \Mem_dados|Memoria~740_q\ $end
$var wire 1 ~K \Mem_dados|Memoria~612_q\ $end
$var wire 1 !L \Mem_dados|Memoria~1694_combout\ $end
$var wire 1 "L \Mem_dados|Memoria~1695_combout\ $end
$var wire 1 #L \Mem_dados|Memoria~708feeder_combout\ $end
$var wire 1 $L \Mem_dados|Memoria~708_q\ $end
$var wire 1 %L \Mem_dados|Memoria~964_q\ $end
$var wire 1 &L \Mem_dados|Memoria~836feeder_combout\ $end
$var wire 1 'L \Mem_dados|Memoria~836_q\ $end
$var wire 1 (L \Mem_dados|Memoria~580_q\ $end
$var wire 1 )L \Mem_dados|Memoria~1696_combout\ $end
$var wire 1 *L \Mem_dados|Memoria~1697_combout\ $end
$var wire 1 +L \Mem_dados|Memoria~1698_combout\ $end
$var wire 1 ,L \Mem_dados|Memoria~1701_combout\ $end
$var wire 1 -L \Mem_dados|Memoria~1712_combout\ $end
$var wire 1 .L \muxDepoisULA|X[30]~30_combout\ $end
$var wire 1 /L \Banco_Regis|registers~68_q\ $end
$var wire 1 0L \Banco_Regis|registers~1222_combout\ $end
$var wire 1 1L \muxAntesULA|X[30]~86_combout\ $end
$var wire 1 2L \ALU|Bnot|Add0~60\ $end
$var wire 1 3L \ALU|Bnot|Add0~61_combout\ $end
$var wire 1 4L \ALU|somaSub[29]~59\ $end
$var wire 1 5L \ALU|somaSub[30]~60_combout\ $end
$var wire 1 6L \ALU|Add0~31_combout\ $end
$var wire 1 7L \Banco_Regis|registers~357feeder_combout\ $end
$var wire 1 8L \Banco_Regis|registers~357_q\ $end
$var wire 1 9L \Banco_Regis|registers~389_q\ $end
$var wire 1 :L \Banco_Regis|registers~1185_combout\ $end
$var wire 1 ;L \Banco_Regis|registers~1186_combout\ $end
$var wire 1 <L \Mem_dados|Memoria~997_q\ $end
$var wire 1 =L \Mem_dados|Memoria~741_q\ $end
$var wire 1 >L \Mem_dados|Memoria~613feeder_combout\ $end
$var wire 1 ?L \Mem_dados|Memoria~613_q\ $end
$var wire 1 @L \Mem_dados|Memoria~869_q\ $end
$var wire 1 AL \Mem_dados|Memoria~1713_combout\ $end
$var wire 1 BL \Mem_dados|Memoria~1714_combout\ $end
$var wire 1 CL \Mem_dados|Memoria~837feeder_combout\ $end
$var wire 1 DL \Mem_dados|Memoria~837_q\ $end
$var wire 1 EL \Mem_dados|Memoria~965_q\ $end
$var wire 1 FL \Mem_dados|Memoria~709feeder_combout\ $end
$var wire 1 GL \Mem_dados|Memoria~709_q\ $end
$var wire 1 HL \Mem_dados|Memoria~581feeder_combout\ $end
$var wire 1 IL \Mem_dados|Memoria~581_q\ $end
$var wire 1 JL \Mem_dados|Memoria~1717_combout\ $end
$var wire 1 KL \Mem_dados|Memoria~1718_combout\ $end
$var wire 1 LL \Mem_dados|Memoria~901feeder_combout\ $end
$var wire 1 ML \Mem_dados|Memoria~901_q\ $end
$var wire 1 NL \Mem_dados|Memoria~1029_q\ $end
$var wire 1 OL \Mem_dados|Memoria~773feeder_combout\ $end
$var wire 1 PL \Mem_dados|Memoria~773_q\ $end
$var wire 1 QL \Mem_dados|Memoria~645_q\ $end
$var wire 1 RL \Mem_dados|Memoria~1715_combout\ $end
$var wire 1 SL \Mem_dados|Memoria~1716_combout\ $end
$var wire 1 TL \Mem_dados|Memoria~1719_combout\ $end
$var wire 1 UL \Mem_dados|Memoria~805feeder_combout\ $end
$var wire 1 VL \Mem_dados|Memoria~805_q\ $end
$var wire 1 WL \Mem_dados|Memoria~1061_q\ $end
$var wire 1 XL \Mem_dados|Memoria~933feeder_combout\ $end
$var wire 1 YL \Mem_dados|Memoria~933_q\ $end
$var wire 1 ZL \Mem_dados|Memoria~677_q\ $end
$var wire 1 [L \Mem_dados|Memoria~1720_combout\ $end
$var wire 1 \L \Mem_dados|Memoria~1721_combout\ $end
$var wire 1 ]L \Mem_dados|Memoria~1722_combout\ $end
$var wire 1 ^L \Mem_dados|Memoria~293feeder_combout\ $end
$var wire 1 _L \Mem_dados|Memoria~293_q\ $end
$var wire 1 `L \Mem_dados|Memoria~261_q\ $end
$var wire 1 aL \Mem_dados|Memoria~229feeder_combout\ $end
$var wire 1 bL \Mem_dados|Memoria~229_q\ $end
$var wire 1 cL \Mem_dados|Memoria~197_q\ $end
$var wire 1 dL \Mem_dados|Memoria~1723_combout\ $end
$var wire 1 eL \Mem_dados|Memoria~1724_combout\ $end
$var wire 1 fL \Mem_dados|Memoria~101feeder_combout\ $end
$var wire 1 gL \Mem_dados|Memoria~101_q\ $end
$var wire 1 hL \Mem_dados|Memoria~165_q\ $end
$var wire 1 iL \Mem_dados|Memoria~133feeder_combout\ $end
$var wire 1 jL \Mem_dados|Memoria~133_q\ $end
$var wire 1 kL \Mem_dados|Memoria~69_q\ $end
$var wire 1 lL \Mem_dados|Memoria~1727_combout\ $end
$var wire 1 mL \Mem_dados|Memoria~1728_combout\ $end
$var wire 1 nL \Mem_dados|Memoria~421feeder_combout\ $end
$var wire 1 oL \Mem_dados|Memoria~421_q\ $end
$var wire 1 pL \Mem_dados|Memoria~357feeder_combout\ $end
$var wire 1 qL \Mem_dados|Memoria~357_q\ $end
$var wire 1 rL \Mem_dados|Memoria~325feeder_combout\ $end
$var wire 1 sL \Mem_dados|Memoria~325_q\ $end
$var wire 1 tL \Mem_dados|Memoria~389feeder_combout\ $end
$var wire 1 uL \Mem_dados|Memoria~389_q\ $end
$var wire 1 vL \Mem_dados|Memoria~1725_combout\ $end
$var wire 1 wL \Mem_dados|Memoria~1726_combout\ $end
$var wire 1 xL \Mem_dados|Memoria~1729_combout\ $end
$var wire 1 yL \Mem_dados|Memoria~549feeder_combout\ $end
$var wire 1 zL \Mem_dados|Memoria~549_q\ $end
$var wire 1 {L \Mem_dados|Memoria~517_q\ $end
$var wire 1 |L \Mem_dados|Memoria~485feeder_combout\ $end
$var wire 1 }L \Mem_dados|Memoria~485_q\ $end
$var wire 1 ~L \Mem_dados|Memoria~453_q\ $end
$var wire 1 !M \Mem_dados|Memoria~1730_combout\ $end
$var wire 1 "M \Mem_dados|Memoria~1731_combout\ $end
$var wire 1 #M \Mem_dados|Memoria~1732_combout\ $end
$var wire 1 $M \Mem_dados|Memoria~1733_combout\ $end
$var wire 1 %M \muxDepoisULA|X[31]~31_combout\ $end
$var wire 1 &M \Banco_Regis|registers~69_q\ $end
$var wire 1 'M \muxAntesULA|X[31]~85_combout\ $end
$var wire 1 (M \ALU|Bnot|Add0~62\ $end
$var wire 1 )M \ALU|Bnot|Add0~63_combout\ $end
$var wire 1 *M \Banco_Regis|registers~1221_combout\ $end
$var wire 1 +M \ALU|somaSub[30]~61\ $end
$var wire 1 ,M \ALU|somaSub[31]~62_combout\ $end
$var wire 1 -M \ALU|Add0~30_combout\ $end
$var wire 1 .M \enderecoDisplay[30]~input_o\ $end
$var wire 1 /M \comparadorDisplay|Equal0~18_combout\ $end
$var wire 1 0M \comparadorDisplay|Equal0~19_combout\ $end
$var wire 1 1M \enderecoDisplay[22]~input_o\ $end
$var wire 1 2M \enderecoDisplay[23]~input_o\ $end
$var wire 1 3M \comparadorDisplay|Equal0~13_combout\ $end
$var wire 1 4M \enderecoDisplay[16]~input_o\ $end
$var wire 1 5M \enderecoDisplay[17]~input_o\ $end
$var wire 1 6M \comparadorDisplay|Equal0~10_combout\ $end
$var wire 1 7M \enderecoDisplay[20]~input_o\ $end
$var wire 1 8M \enderecoDisplay[21]~input_o\ $end
$var wire 1 9M \comparadorDisplay|Equal0~12_combout\ $end
$var wire 1 :M \enderecoDisplay[18]~input_o\ $end
$var wire 1 ;M \enderecoDisplay[19]~input_o\ $end
$var wire 1 <M \comparadorDisplay|Equal0~11_combout\ $end
$var wire 1 =M \comparadorDisplay|Equal0~14_combout\ $end
$var wire 1 >M \enderecoDisplay[6]~input_o\ $end
$var wire 1 ?M \enderecoDisplay[7]~input_o\ $end
$var wire 1 @M \comparadorDisplay|Equal0~3_combout\ $end
$var wire 1 AM \enderecoDisplay[3]~input_o\ $end
$var wire 1 BM \enderecoDisplay[2]~input_o\ $end
$var wire 1 CM \comparadorDisplay|Equal0~1_combout\ $end
$var wire 1 DM \enderecoDisplay[4]~input_o\ $end
$var wire 1 EM \enderecoDisplay[5]~input_o\ $end
$var wire 1 FM \comparadorDisplay|Equal0~2_combout\ $end
$var wire 1 GM \enderecoDisplay[1]~input_o\ $end
$var wire 1 HM \enderecoDisplay[0]~input_o\ $end
$var wire 1 IM \comparadorDisplay|Equal0~0_combout\ $end
$var wire 1 JM \comparadorDisplay|Equal0~4_combout\ $end
$var wire 1 KM \enderecoDisplay[15]~input_o\ $end
$var wire 1 LM \enderecoDisplay[14]~input_o\ $end
$var wire 1 MM \comparadorDisplay|Equal0~8_combout\ $end
$var wire 1 NM \enderecoDisplay[9]~input_o\ $end
$var wire 1 OM \enderecoDisplay[8]~input_o\ $end
$var wire 1 PM \comparadorDisplay|Equal0~5_combout\ $end
$var wire 1 QM \enderecoDisplay[12]~input_o\ $end
$var wire 1 RM \enderecoDisplay[13]~input_o\ $end
$var wire 1 SM \comparadorDisplay|Equal0~7_combout\ $end
$var wire 1 TM \enderecoDisplay[10]~input_o\ $end
$var wire 1 UM \enderecoDisplay[11]~input_o\ $end
$var wire 1 VM \comparadorDisplay|Equal0~6_combout\ $end
$var wire 1 WM \comparadorDisplay|Equal0~9_combout\ $end
$var wire 1 XM \comparadorDisplay|Equal0~20_combout\ $end
$var wire 1 YM \PC|DOUT[6]~_Duplicate_1_q\ $end
$var wire 1 ZM \add4toPC|Add0~7\ $end
$var wire 1 [M \add4toPC|Add0~8_combout\ $end
$var wire 1 \M \MuxProxPC|X[6]~4_combout\ $end
$var wire 1 ]M \Mem_Inst|MemoriaDeInstrucao~1_combout\ $end
$var wire 1 ^M \PC|DOUT[7]~_Duplicate_1feeder_combout\ $end
$var wire 1 _M \PC|DOUT[7]~_Duplicate_1_q\ $end
$var wire 1 `M \add4toPC|Add0~9\ $end
$var wire 1 aM \add4toPC|Add0~10_combout\ $end
$var wire 1 bM \AddPC4andExtSin|Add0~0_combout\ $end
$var wire 1 cM \BEQ~input_o\ $end
$var wire 1 dM \ALU|norZero|Equal0~9_combout\ $end
$var wire 1 eM \ALU|norZero|Equal0~6_combout\ $end
$var wire 1 fM \ALU|norZero|Equal0~1_combout\ $end
$var wire 1 gM \ALU|norZero|Equal0~2_combout\ $end
$var wire 1 hM \ALU|norZero|Equal0~3_combout\ $end
$var wire 1 iM \ALU|norZero|Equal0~4_combout\ $end
$var wire 1 jM \ALU|norZero|Equal0~5_combout\ $end
$var wire 1 kM \ALU|norZero|Equal0~7_combout\ $end
$var wire 1 lM \ALU|norZero|Equal0~0_combout\ $end
$var wire 1 mM \ALU|norZero|Equal0~8_combout\ $end
$var wire 1 nM \ALU|norZero|Equal0~10_combout\ $end
$var wire 1 oM \AndBEQ~combout\ $end
$var wire 1 pM \PC|DOUT[7]~0_combout\ $end
$var wire 1 qM \PC|DOUT[7]~SLOAD_MUX_combout\ $end
$var wire 1 rM \PC|DOUT[8]~_Duplicate_1feeder_combout\ $end
$var wire 1 sM \PC|DOUT[8]~_Duplicate_1_q\ $end
$var wire 1 tM \add4toPC|Add0~11\ $end
$var wire 1 uM \add4toPC|Add0~12_combout\ $end
$var wire 1 vM \AddPC4andExtSin|Add0~1\ $end
$var wire 1 wM \AddPC4andExtSin|Add0~2_combout\ $end
$var wire 1 xM \MuxProxPC|X[8]~5_combout\ $end
$var wire 1 yM \PC|DOUT[9]~_Duplicate_1feeder_combout\ $end
$var wire 1 zM \PC|DOUT[9]~_Duplicate_1_q\ $end
$var wire 1 {M \add4toPC|Add0~13\ $end
$var wire 1 |M \add4toPC|Add0~14_combout\ $end
$var wire 1 }M \AddPC4andExtSin|Add0~3\ $end
$var wire 1 ~M \AddPC4andExtSin|Add0~4_combout\ $end
$var wire 1 !N \MuxProxPC|X[9]~6_combout\ $end
$var wire 1 "N \PC|DOUT[10]~_Duplicate_1feeder_combout\ $end
$var wire 1 #N \PC|DOUT[10]~_Duplicate_1_q\ $end
$var wire 1 $N \add4toPC|Add0~15\ $end
$var wire 1 %N \add4toPC|Add0~16_combout\ $end
$var wire 1 &N \AddPC4andExtSin|Add0~5\ $end
$var wire 1 'N \AddPC4andExtSin|Add0~6_combout\ $end
$var wire 1 (N \MuxProxPC|X[10]~7_combout\ $end
$var wire 1 )N \PC|DOUT[11]~_Duplicate_1feeder_combout\ $end
$var wire 1 *N \PC|DOUT[11]~_Duplicate_1_q\ $end
$var wire 1 +N \add4toPC|Add0~17\ $end
$var wire 1 ,N \add4toPC|Add0~18_combout\ $end
$var wire 1 -N \AddPC4andExtSin|Add0~7\ $end
$var wire 1 .N \AddPC4andExtSin|Add0~8_combout\ $end
$var wire 1 /N \MuxProxPC|X[11]~8_combout\ $end
$var wire 1 0N \PC|DOUT[12]~_Duplicate_1feeder_combout\ $end
$var wire 1 1N \PC|DOUT[12]~_Duplicate_1_q\ $end
$var wire 1 2N \add4toPC|Add0~19\ $end
$var wire 1 3N \add4toPC|Add0~20_combout\ $end
$var wire 1 4N \AddPC4andExtSin|Add0~9\ $end
$var wire 1 5N \AddPC4andExtSin|Add0~10_combout\ $end
$var wire 1 6N \MuxProxPC|X[12]~9_combout\ $end
$var wire 1 7N \PC|DOUT[13]~_Duplicate_1feeder_combout\ $end
$var wire 1 8N \PC|DOUT[13]~_Duplicate_1_q\ $end
$var wire 1 9N \add4toPC|Add0~21\ $end
$var wire 1 :N \add4toPC|Add0~22_combout\ $end
$var wire 1 ;N \AddPC4andExtSin|Add0~11\ $end
$var wire 1 <N \AddPC4andExtSin|Add0~12_combout\ $end
$var wire 1 =N \MuxProxPC|X[13]~10_combout\ $end
$var wire 1 >N \PC|DOUT[14]~_Duplicate_1_q\ $end
$var wire 1 ?N \add4toPC|Add0~23\ $end
$var wire 1 @N \add4toPC|Add0~24_combout\ $end
$var wire 1 AN \AddPC4andExtSin|Add0~13\ $end
$var wire 1 BN \AddPC4andExtSin|Add0~14_combout\ $end
$var wire 1 CN \PC|DOUT[14]~1_combout\ $end
$var wire 1 DN \PC|DOUT[14]~SLOAD_MUX_combout\ $end
$var wire 1 EN \PC|DOUT[15]~_Duplicate_1_q\ $end
$var wire 1 FN \add4toPC|Add0~25\ $end
$var wire 1 GN \add4toPC|Add0~26_combout\ $end
$var wire 1 HN \AddPC4andExtSin|Add0~15\ $end
$var wire 1 IN \AddPC4andExtSin|Add0~16_combout\ $end
$var wire 1 JN \MuxProxPC|X[15]~11_combout\ $end
$var wire 1 KN \PC|DOUT[16]~_Duplicate_1_q\ $end
$var wire 1 LN \add4toPC|Add0~27\ $end
$var wire 1 MN \add4toPC|Add0~28_combout\ $end
$var wire 1 NN \AddPC4andExtSin|Add0~17\ $end
$var wire 1 ON \AddPC4andExtSin|Add0~18_combout\ $end
$var wire 1 PN \PC|DOUT[16]~2_combout\ $end
$var wire 1 QN \PC|DOUT[16]~SLOAD_MUX_combout\ $end
$var wire 1 RN \PC|DOUT[17]~_Duplicate_1feeder_combout\ $end
$var wire 1 SN \PC|DOUT[17]~_Duplicate_1_q\ $end
$var wire 1 TN \add4toPC|Add0~29\ $end
$var wire 1 UN \add4toPC|Add0~30_combout\ $end
$var wire 1 VN \AddPC4andExtSin|Add0~19\ $end
$var wire 1 WN \AddPC4andExtSin|Add0~20_combout\ $end
$var wire 1 XN \MuxProxPC|X[17]~12_combout\ $end
$var wire 1 YN \PC|DOUT[18]~_Duplicate_1_q\ $end
$var wire 1 ZN \add4toPC|Add0~31\ $end
$var wire 1 [N \add4toPC|Add0~32_combout\ $end
$var wire 1 \N \AddPC4andExtSin|Add0~21\ $end
$var wire 1 ]N \AddPC4andExtSin|Add0~22_combout\ $end
$var wire 1 ^N \PC|DOUT[18]~3_combout\ $end
$var wire 1 _N \PC|DOUT[18]~SLOAD_MUX_combout\ $end
$var wire 1 `N \Mem_Inst|MemoriaDeInstrucao~2_combout\ $end
$var wire 1 aN \PC|DOUT[19]~_Duplicate_1_q\ $end
$var wire 1 bN \add4toPC|Add0~33\ $end
$var wire 1 cN \add4toPC|Add0~34_combout\ $end
$var wire 1 dN \AddPC4andExtSin|Add0~23\ $end
$var wire 1 eN \AddPC4andExtSin|Add0~24_combout\ $end
$var wire 1 fN \PC|DOUT[19]~4_combout\ $end
$var wire 1 gN \PC|DOUT[19]~SLOAD_MUX_combout\ $end
$var wire 1 hN \PC|DOUT[20]~_Duplicate_1_q\ $end
$var wire 1 iN \add4toPC|Add0~35\ $end
$var wire 1 jN \add4toPC|Add0~36_combout\ $end
$var wire 1 kN \AddPC4andExtSin|Add0~25\ $end
$var wire 1 lN \AddPC4andExtSin|Add0~26_combout\ $end
$var wire 1 mN \MuxProxPC|X[20]~13_combout\ $end
$var wire 1 nN \PC|DOUT[21]~_Duplicate_1_q\ $end
$var wire 1 oN \add4toPC|Add0~37\ $end
$var wire 1 pN \add4toPC|Add0~38_combout\ $end
$var wire 1 qN \AddPC4andExtSin|Add0~27\ $end
$var wire 1 rN \AddPC4andExtSin|Add0~28_combout\ $end
$var wire 1 sN \PC|DOUT[21]~5_combout\ $end
$var wire 1 tN \PC|DOUT[21]~SLOAD_MUX_combout\ $end
$var wire 1 uN \PC|DOUT[22]~_Duplicate_1_q\ $end
$var wire 1 vN \add4toPC|Add0~39\ $end
$var wire 1 wN \add4toPC|Add0~40_combout\ $end
$var wire 1 xN \AddPC4andExtSin|Add0~29\ $end
$var wire 1 yN \AddPC4andExtSin|Add0~30_combout\ $end
$var wire 1 zN \MuxProxPC|X[22]~14_combout\ $end
$var wire 1 {N \PC|DOUT[23]~_Duplicate_1_q\ $end
$var wire 1 |N \add4toPC|Add0~41\ $end
$var wire 1 }N \add4toPC|Add0~42_combout\ $end
$var wire 1 ~N \AddPC4andExtSin|Add0~31\ $end
$var wire 1 !O \AddPC4andExtSin|Add0~32_combout\ $end
$var wire 1 "O \PC|DOUT[23]~6_combout\ $end
$var wire 1 #O \PC|DOUT[23]~SLOAD_MUX_combout\ $end
$var wire 1 $O \PC|DOUT[24]~_Duplicate_1_q\ $end
$var wire 1 %O \add4toPC|Add0~43\ $end
$var wire 1 &O \add4toPC|Add0~44_combout\ $end
$var wire 1 'O \AddPC4andExtSin|Add0~33\ $end
$var wire 1 (O \AddPC4andExtSin|Add0~34_combout\ $end
$var wire 1 )O \PC|DOUT[24]~7_combout\ $end
$var wire 1 *O \PC|DOUT[24]~SLOAD_MUX_combout\ $end
$var wire 1 +O \PC|DOUT[25]~_Duplicate_1_q\ $end
$var wire 1 ,O \add4toPC|Add0~45\ $end
$var wire 1 -O \add4toPC|Add0~46_combout\ $end
$var wire 1 .O \AddPC4andExtSin|Add0~35\ $end
$var wire 1 /O \AddPC4andExtSin|Add0~36_combout\ $end
$var wire 1 0O \MuxProxPC|X[25]~15_combout\ $end
$var wire 1 1O \PC|DOUT[26]~_Duplicate_1_q\ $end
$var wire 1 2O \add4toPC|Add0~47\ $end
$var wire 1 3O \add4toPC|Add0~48_combout\ $end
$var wire 1 4O \AddPC4andExtSin|Add0~37\ $end
$var wire 1 5O \AddPC4andExtSin|Add0~38_combout\ $end
$var wire 1 6O \PC|DOUT[26]~8_combout\ $end
$var wire 1 7O \PC|DOUT[26]~SLOAD_MUX_combout\ $end
$var wire 1 8O \PC|DOUT[27]~_Duplicate_1_q\ $end
$var wire 1 9O \add4toPC|Add0~49\ $end
$var wire 1 :O \add4toPC|Add0~50_combout\ $end
$var wire 1 ;O \AddPC4andExtSin|Add0~39\ $end
$var wire 1 <O \AddPC4andExtSin|Add0~40_combout\ $end
$var wire 1 =O \MuxProxPC|X[27]~16_combout\ $end
$var wire 1 >O \PC|DOUT[28]~_Duplicate_1_q\ $end
$var wire 1 ?O \add4toPC|Add0~51\ $end
$var wire 1 @O \add4toPC|Add0~52_combout\ $end
$var wire 1 AO \AddPC4andExtSin|Add0~41\ $end
$var wire 1 BO \AddPC4andExtSin|Add0~42_combout\ $end
$var wire 1 CO \MuxProxPC|X[28]~17_combout\ $end
$var wire 1 DO \PC|DOUT[29]~_Duplicate_1_q\ $end
$var wire 1 EO \add4toPC|Add0~53\ $end
$var wire 1 FO \add4toPC|Add0~54_combout\ $end
$var wire 1 GO \AddPC4andExtSin|Add0~43\ $end
$var wire 1 HO \AddPC4andExtSin|Add0~44_combout\ $end
$var wire 1 IO \MuxProxPC|X[29]~18_combout\ $end
$var wire 1 JO \PC|DOUT[30]~_Duplicate_1_q\ $end
$var wire 1 KO \add4toPC|Add0~55\ $end
$var wire 1 LO \add4toPC|Add0~56_combout\ $end
$var wire 1 MO \AddPC4andExtSin|Add0~45\ $end
$var wire 1 NO \AddPC4andExtSin|Add0~46_combout\ $end
$var wire 1 OO \MuxProxPC|X[30]~19_combout\ $end
$var wire 1 PO \PC|DOUT[31]~_Duplicate_1_q\ $end
$var wire 1 QO \add4toPC|Add0~57\ $end
$var wire 1 RO \add4toPC|Add0~58_combout\ $end
$var wire 1 SO \AddPC4andExtSin|Add0~47\ $end
$var wire 1 TO \AddPC4andExtSin|Add0~48_combout\ $end
$var wire 1 UO \MuxProxPC|X[31]~20_combout\ $end
$var wire 1 VO \Mem_Inst|MemoriaDeInstrucao~3_combout\ $end
$var wire 1 WO \muxAntesULA|X[0]~87_combout\ $end
$var wire 1 XO \MuxBEQ|X[8]~0_combout\ $end
$var wire 1 YO \MuxBEQ|X[9]~1_combout\ $end
$var wire 1 ZO \MuxBEQ|X[10]~2_combout\ $end
$var wire 1 [O \MuxBEQ|X[11]~3_combout\ $end
$var wire 1 \O \MuxBEQ|X[12]~4_combout\ $end
$var wire 1 ]O \MuxBEQ|X[13]~5_combout\ $end
$var wire 1 ^O \MuxBEQ|X[15]~6_combout\ $end
$var wire 1 _O \MuxBEQ|X[17]~7_combout\ $end
$var wire 1 `O \MuxBEQ|X[20]~8_combout\ $end
$var wire 1 aO \MuxBEQ|X[22]~9_combout\ $end
$var wire 1 bO \MuxBEQ|X[25]~10_combout\ $end
$var wire 1 cO \MuxBEQ|X[27]~11_combout\ $end
$var wire 1 dO \MuxBEQ|X[28]~12_combout\ $end
$var wire 1 eO \MuxBEQ|X[29]~13_combout\ $end
$var wire 1 fO \MuxBEQ|X[30]~14_combout\ $end
$var wire 1 gO \MuxBEQ|X[31]~15_combout\ $end
$var wire 1 hO \muxRt_Rd|X[0]~0_combout\ $end
$var wire 1 iO \muxRt_Rd|X[1]~1_combout\ $end
$var wire 1 jO \muxRt_Rd|X[3]~2_combout\ $end
$var wire 1 kO \PC|DOUT\ [31] $end
$var wire 1 lO \PC|DOUT\ [30] $end
$var wire 1 mO \PC|DOUT\ [29] $end
$var wire 1 nO \PC|DOUT\ [28] $end
$var wire 1 oO \PC|DOUT\ [27] $end
$var wire 1 pO \PC|DOUT\ [26] $end
$var wire 1 qO \PC|DOUT\ [25] $end
$var wire 1 rO \PC|DOUT\ [24] $end
$var wire 1 sO \PC|DOUT\ [23] $end
$var wire 1 tO \PC|DOUT\ [22] $end
$var wire 1 uO \PC|DOUT\ [21] $end
$var wire 1 vO \PC|DOUT\ [20] $end
$var wire 1 wO \PC|DOUT\ [19] $end
$var wire 1 xO \PC|DOUT\ [18] $end
$var wire 1 yO \PC|DOUT\ [17] $end
$var wire 1 zO \PC|DOUT\ [16] $end
$var wire 1 {O \PC|DOUT\ [15] $end
$var wire 1 |O \PC|DOUT\ [14] $end
$var wire 1 }O \PC|DOUT\ [13] $end
$var wire 1 ~O \PC|DOUT\ [12] $end
$var wire 1 !P \PC|DOUT\ [11] $end
$var wire 1 "P \PC|DOUT\ [10] $end
$var wire 1 #P \PC|DOUT\ [9] $end
$var wire 1 $P \PC|DOUT\ [8] $end
$var wire 1 %P \PC|DOUT\ [7] $end
$var wire 1 &P \PC|DOUT\ [6] $end
$var wire 1 'P \PC|DOUT\ [5] $end
$var wire 1 (P \PC|DOUT\ [4] $end
$var wire 1 )P \PC|DOUT\ [3] $end
$var wire 1 *P \PC|DOUT\ [2] $end
$var wire 1 +P \PC|DOUT\ [1] $end
$var wire 1 ,P \PC|DOUT\ [0] $end
$var wire 1 -P \Mem_dados|DadoLido\ [31] $end
$var wire 1 .P \Mem_dados|DadoLido\ [30] $end
$var wire 1 /P \Mem_dados|DadoLido\ [29] $end
$var wire 1 0P \Mem_dados|DadoLido\ [28] $end
$var wire 1 1P \Mem_dados|DadoLido\ [27] $end
$var wire 1 2P \Mem_dados|DadoLido\ [26] $end
$var wire 1 3P \Mem_dados|DadoLido\ [25] $end
$var wire 1 4P \Mem_dados|DadoLido\ [24] $end
$var wire 1 5P \Mem_dados|DadoLido\ [23] $end
$var wire 1 6P \Mem_dados|DadoLido\ [22] $end
$var wire 1 7P \Mem_dados|DadoLido\ [21] $end
$var wire 1 8P \Mem_dados|DadoLido\ [20] $end
$var wire 1 9P \Mem_dados|DadoLido\ [19] $end
$var wire 1 :P \Mem_dados|DadoLido\ [18] $end
$var wire 1 ;P \Mem_dados|DadoLido\ [17] $end
$var wire 1 <P \Mem_dados|DadoLido\ [16] $end
$var wire 1 =P \Mem_dados|DadoLido\ [15] $end
$var wire 1 >P \Mem_dados|DadoLido\ [14] $end
$var wire 1 ?P \Mem_dados|DadoLido\ [13] $end
$var wire 1 @P \Mem_dados|DadoLido\ [12] $end
$var wire 1 AP \Mem_dados|DadoLido\ [11] $end
$var wire 1 BP \Mem_dados|DadoLido\ [10] $end
$var wire 1 CP \Mem_dados|DadoLido\ [9] $end
$var wire 1 DP \Mem_dados|DadoLido\ [8] $end
$var wire 1 EP \Mem_dados|DadoLido\ [7] $end
$var wire 1 FP \Mem_dados|DadoLido\ [6] $end
$var wire 1 GP \Mem_dados|DadoLido\ [5] $end
$var wire 1 HP \Mem_dados|DadoLido\ [4] $end
$var wire 1 IP \Mem_dados|DadoLido\ [3] $end
$var wire 1 JP \Mem_dados|DadoLido\ [2] $end
$var wire 1 KP \Mem_dados|DadoLido\ [1] $end
$var wire 1 LP \Mem_dados|DadoLido\ [0] $end
$var wire 1 MP \ALT_INV_RST_PC~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
1M
0N
0O
1P
0Q
1R
0S
1T
0U
0V
0W
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
0b
1c
0d
0e
0f
0g
1h
0i
0j
1k
0l
1m
0n
1o
0p
0q
0r
0s
0t
0u
1v
0w
0x
0y
0z
0{
0}
1~
0!!
0"!
0#!
0$!
1%!
0&!
0'!
1(!
0I!
1J!
0K!
1L!
0M!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
1S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
xx"
xy"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
x3#
x4#
x5#
x6#
x7#
x8#
x9#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
1q#
0r#
0s#
0t#
0u#
0v#
0w#
1x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
1?$
0@$
0A$
0C$
0D$
0E$
0F$
0G$
1H$
0I$
0J$
0K$
0L$
1M$
0N$
0O$
1P$
0Q$
1R$
0S$
1T$
0U$
0V$
0W$
0X$
0Y$
0Z$
1[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
1u$
0v$
1w$
0x$
0y$
0z$
0{$
0|$
0}$
1~$
0!%
0"%
0#%
0$%
1%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
1E%
0F%
0G%
0H%
0I%
1J%
0K%
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
1d$
0e$
1[%
0\%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
1|%
0}%
0~%
0!&
0"&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
1K&
0L&
0M&
0N&
0O&
1P&
0Q&
0R&
1S&
0T&
1U&
0V&
1W&
0X&
0Y&
0Z&
0[&
0\&
0]&
1^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
1%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
1D'
1E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
1d'
1e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
1%(
0&(
0'(
x((
x)(
x*(
x+(
x,(
x-(
x.(
x/(
x0(
x1(
x2(
x3(
x4(
x5(
x6(
x7(
x8(
x9(
x:(
x;(
x<(
x=(
x>(
x?(
x@(
xA(
xB(
xC(
xD(
xE(
xF(
xG(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
1e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
1w(
0x(
1y(
0z(
0{(
0|(
0}(
0~(
0!)
1")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
1G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
1O)
0P)
0Q)
0R)
0S)
1T)
0U)
0V)
1W)
0X)
1Y)
0Z)
1[)
0\)
0])
0^)
0_)
0`)
0a)
1b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
1y)
0z)
1{)
0|)
0})
0~)
0!*
0"*
0#*
1$*
0%*
0&*
0'*
0(*
1)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
1I*
0J*
0K*
0L*
1M*
0N*
0O*
0P*
0Q*
1R*
0S*
0T*
1U*
0V*
1W*
0X*
1Y*
0Z*
0[*
1\*
0]*
0^*
0_*
0`*
1a*
0b*
0c*
1d*
0e*
1f*
0g*
1h*
0i*
0j*
0k*
0l*
0m*
0n*
1o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
1w*
0x*
0z*
0{*
0|*
0}*
0~*
0!+
0kO
0lO
0mO
0nO
0oO
0pO
0qO
0rO
0sO
0tO
0uO
0vO
0wO
0xO
0yO
0zO
0{O
0|O
0}O
0~O
0!P
0"P
0#P
0$P
0%P
0&P
0'P
0(P
0)P
0*P
x+P
x,P
x-P
x.P
x/P
x0P
x1P
x2P
x3P
x4P
x5P
x6P
x7P
x8P
x9P
x:P
x;P
x<P
x=P
x>P
x?P
x@P
xAP
xBP
xCP
xDP
xEP
xFP
xGP
xHP
xIP
xJP
xKP
xLP
1*+
1++
1,+
0-+
1&+
1'+
1(+
1)+
1"+
1#+
1$+
0%+
0a
0|
0N!
0O!
1P!
0Q!
0t"
0u"
1v"
0w"
1B$
0c$
0L%
1M%
xN%
1O%
1P%
1Q%
1R%
1S%
1T%
0U%
1V%
0W%
1X%
1Y%
0Z%
0]%
0^%
0_%
0`%
0#&
0y*
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
1T+
0U+
0V+
0W+
0X+
0Y+
0Z+
1[+
0\+
1]+
0^+
1_+
0`+
0a+
1b+
0c+
0d+
0e+
0f+
1g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
1o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
11,
12,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
1Q,
1R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
1s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
x3-
x4-
x5-
x6-
x7-
x8-
x9-
x:-
x;-
x<-
x=-
x>-
x?-
x@-
xA-
xB-
xC-
xD-
xE-
xF-
xG-
xH-
xI-
xJ-
xK-
xL-
xM-
xN-
xO-
xP-
xQ-
xR-
0S-
0T-
1U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
1z-
0{-
0|-
0}-
0~-
0!.
0".
1#.
0$.
1%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
17.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
1\.
0].
0^.
0_.
0`.
0a.
0b.
1c.
0d.
1e.
0f.
1g.
0h.
0i.
1j.
0k.
0l.
0m.
0n.
1o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
1w.
0x.
0y.
0z.
0{.
1|.
0}.
0~.
0!/
0"/
0#/
0$/
1%/
0&/
1'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
19/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
1Z/
0[/
1\/
0]/
0^/
1_/
0`/
0a/
1b/
0c/
1d/
0e/
0f/
0g/
0h/
0i/
0j/
1k/
0l/
0m/
0n/
0o/
0p/
0q/
1r/
0s/
1t/
0u/
1v/
0w/
0x/
1y/
0z/
0{/
0|/
0}/
1~/
0!0
0"0
1#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
1-0
0.0
0/0
000
010
120
130
140
150
060
070
080
090
0:0
1;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
1C0
1D0
0E0
0F0
0G0
0H0
1I0
1J0
1K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
1j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
1i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
1u1
0v1
0w1
0x1
1y1
0z1
0{1
0|1
0}1
1~1
0!2
1"2
0#2
0$2
0%2
0&2
0'2
1(2
0)2
0*2
1+2
0,2
0-2
0.2
0/2
002
112
022
132
042
152
062
172
082
092
0:2
0;2
0<2
1=2
0>2
0?2
0@2
0A2
1B2
0C2
0D2
0E2
0F2
0G2
0H2
1I2
0J2
0K2
1L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
1T2
1U2
0V2
0W2
0X2
0Y2
0Z2
1[2
0\2
1]2
1^2
1_2
0`2
1a2
0b2
0c2
1d2
0e2
0f2
1g2
1h2
0i2
0j2
1k2
0l2
0m2
0n2
0o2
1p2
0q2
0r2
1s2
0t2
0u2
0v2
0w2
1x2
0y2
0z2
1{2
0|2
0}2
0~2
0!3
0"3
1#3
0$3
0%3
1&3
0'3
0(3
0)3
0*3
0+3
1,3
0-3
0.3
1/3
003
013
023
033
143
053
063
073
083
093
0:3
0;3
1<3
0=3
0>3
1?3
0@3
0A3
0B3
0C3
0D3
1E3
0F3
0G3
1H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
1P3
0Q3
1R3
0S3
1T3
1U3
1V3
0W3
0X3
1Y3
1Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
1N4
0O4
0P4
0Q4
0R4
1S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
1}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
0%7
1&7
0'7
1(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
078
088
098
0:8
0;8
0<8
0=8
0>8
0?8
0@8
0A8
0B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
1w8
0x8
1y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
0q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
1^:
0_:
1`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0?<
0@<
1A<
0B<
0C<
1D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
0v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0,=
0-=
0.=
0/=
00=
01=
02=
03=
04=
05=
06=
07=
08=
09=
0:=
0;=
0<=
0==
0>=
0?=
0@=
0A=
0B=
0C=
0D=
0E=
0F=
0G=
0H=
0I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0^=
0_=
0`=
0a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
0o=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
0w=
0x=
0y=
0z=
0{=
0|=
0}=
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
1/>
00>
11>
02>
03>
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
0D>
0E>
0F>
0G>
0H>
0I>
0J>
0K>
0L>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
0[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
0/?
00?
01?
02?
03?
04?
05?
06?
07?
08?
09?
0:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
0o?
0p?
0q?
0r?
0s?
1t?
0u?
1v?
0w?
0x?
0y?
0z?
0{?
0|?
0}?
0~?
0!@
0"@
0#@
0$@
0%@
0&@
0'@
0(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
00@
01@
02@
03@
04@
05@
06@
07@
08@
09@
0:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
0C@
0D@
0E@
0F@
0G@
0H@
0I@
0J@
0K@
0L@
0M@
0N@
0O@
0P@
0Q@
0R@
0S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
0t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
0'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
0/A
00A
01A
02A
03A
04A
05A
06A
07A
08A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
0SA
0TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
1\A
0]A
1^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
0gA
0hA
0iA
0jA
0kA
0lA
0mA
0nA
0oA
0pA
0qA
0rA
0sA
0tA
0uA
0vA
0wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
01B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
0=B
0>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
0"C
0#C
0$C
0%C
0&C
0'C
0(C
0)C
0*C
0+C
0,C
0-C
0.C
0/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
1@C
0AC
0BC
1CC
0DC
0EC
0FC
0GC
0HC
0IC
0JC
0KC
0LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
0VC
0WC
0XC
0YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
0hC
0iC
0jC
0kC
0lC
0mC
0nC
0oC
0pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
0zC
0{C
0|C
0}C
0~C
0!D
0"D
0#D
0$D
0%D
0&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
0/D
00D
01D
02D
03D
04D
05D
06D
07D
08D
09D
0:D
0;D
0<D
0=D
0>D
0?D
0@D
0AD
0BD
0CD
0DD
0ED
0FD
0GD
0HD
0ID
0JD
0KD
0LD
0MD
0ND
0OD
0PD
0QD
0RD
0SD
0TD
0UD
0VD
0WD
0XD
0YD
0ZD
0[D
0\D
0]D
0^D
0_D
0`D
0aD
0bD
0cD
0dD
0eD
0fD
0gD
0hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
0yD
0zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
0$E
0%E
0&E
0'E
1(E
0)E
1*E
0+E
0,E
0-E
0.E
0/E
00E
01E
02E
03E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0AE
0BE
0CE
0DE
0EE
0FE
0GE
0HE
0IE
0JE
0KE
0LE
0ME
0NE
0OE
0PE
0QE
0RE
0SE
0TE
0UE
0VE
0WE
0XE
0YE
0ZE
0[E
0\E
0]E
0^E
0_E
0`E
0aE
0bE
0cE
0dE
0eE
0fE
0gE
0hE
0iE
0jE
0kE
0lE
0mE
0nE
0oE
0pE
0qE
0rE
0sE
0tE
0uE
0vE
0wE
0xE
0yE
0zE
0{E
0|E
0}E
0~E
0!F
0"F
0#F
0$F
0%F
0&F
0'F
0(F
0)F
0*F
0+F
0,F
0-F
0.F
0/F
00F
01F
02F
03F
04F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
0JF
0KF
0LF
0MF
0NF
0OF
0PF
0QF
0RF
0SF
0TF
0UF
0VF
0WF
0XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
0`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
0jF
0kF
0lF
0mF
0nF
1oF
0pF
1qF
0rF
0sF
0tF
0uF
0vF
0wF
0xF
0yF
0zF
0{F
0|F
0}F
0~F
0!G
0"G
0#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
00G
01G
02G
03G
04G
05G
06G
07G
08G
09G
0:G
0;G
0<G
0=G
0>G
0?G
0@G
0AG
0BG
0CG
0DG
0EG
0FG
0GG
0HG
0IG
0JG
0KG
0LG
0MG
0NG
0OG
0PG
0QG
0RG
0SG
0TG
0UG
0VG
0WG
0XG
0YG
0ZG
0[G
0\G
0]G
0^G
0_G
0`G
0aG
0bG
0cG
0dG
0eG
0fG
0gG
0hG
1iG
0jG
0kG
0lG
0mG
0nG
0oG
0pG
0qG
0rG
0sG
0tG
0uG
0vG
0wG
0xG
0yG
0zG
0{G
0|G
0}G
0~G
0!H
0"H
0#H
0$H
0%H
0&H
0'H
0(H
0)H
0*H
0+H
0,H
0-H
0.H
0/H
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
0CH
0DH
0EH
0FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
0OH
0PH
0QH
0RH
0SH
0TH
0UH
0VH
0WH
0XH
0YH
0ZH
1[H
0\H
1]H
0^H
0_H
0`H
0aH
0bH
0cH
0dH
0eH
0fH
0gH
0hH
0iH
0jH
0kH
0lH
0mH
0nH
0oH
0pH
0qH
0rH
0sH
0tH
0uH
0vH
0wH
0xH
0yH
0zH
0{H
0|H
0}H
0~H
0!I
0"I
0#I
0$I
0%I
0&I
0'I
0(I
0)I
0*I
0+I
0,I
0-I
0.I
0/I
00I
01I
02I
03I
04I
05I
06I
07I
08I
09I
0:I
0;I
0<I
0=I
0>I
0?I
0@I
0AI
0BI
0CI
0DI
0EI
0FI
0GI
0HI
0II
0JI
0KI
0LI
0MI
0NI
0OI
0PI
0QI
0RI
0SI
0TI
1UI
0VI
0WI
0XI
0YI
0ZI
0[I
0\I
0]I
0^I
0_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
0}I
0~I
0!J
0"J
0#J
0$J
0%J
0&J
0'J
0(J
0)J
0*J
0+J
0,J
0-J
0.J
0/J
00J
01J
02J
03J
04J
05J
06J
07J
08J
09J
0:J
0;J
0<J
0=J
0>J
0?J
0@J
0AJ
0BJ
0CJ
0DJ
1EJ
0FJ
0GJ
1HJ
0IJ
0JJ
0KJ
0LJ
0MJ
0NJ
0OJ
0PJ
0QJ
0RJ
0SJ
0TJ
0UJ
0VJ
0WJ
0XJ
0YJ
0ZJ
0[J
0\J
0]J
0^J
0_J
0`J
0aJ
0bJ
0cJ
0dJ
0eJ
0fJ
0gJ
0hJ
0iJ
0jJ
0kJ
0lJ
0mJ
0nJ
0oJ
0pJ
0qJ
0rJ
0sJ
0tJ
0uJ
0vJ
0wJ
0xJ
0yJ
0zJ
0{J
0|J
0}J
0~J
0!K
0"K
0#K
0$K
0%K
0&K
0'K
0(K
0)K
0*K
0+K
0,K
0-K
0.K
0/K
00K
01K
02K
03K
04K
05K
06K
07K
08K
09K
0:K
0;K
0<K
0=K
0>K
0?K
0@K
1AK
0BK
0CK
0DK
0EK
0FK
0GK
0HK
0IK
0JK
0KK
0LK
0MK
0NK
0OK
0PK
0QK
0RK
0SK
0TK
0UK
0VK
0WK
0XK
0YK
0ZK
0[K
0\K
0]K
0^K
0_K
0`K
0aK
0bK
0cK
0dK
0eK
0fK
0gK
0hK
0iK
0jK
0kK
0lK
0mK
0nK
0oK
0pK
0qK
0rK
0sK
0tK
0uK
0vK
0wK
0xK
0yK
0zK
0{K
0|K
0}K
0~K
0!L
0"L
0#L
0$L
0%L
0&L
0'L
0(L
0)L
0*L
0+L
0,L
0-L
0.L
0/L
00L
01L
12L
03L
14L
05L
06L
07L
08L
09L
0:L
0;L
0<L
0=L
0>L
0?L
0@L
0AL
0BL
0CL
0DL
0EL
0FL
0GL
0HL
0IL
0JL
0KL
0LL
0ML
0NL
0OL
0PL
0QL
0RL
0SL
0TL
0UL
0VL
0WL
0XL
0YL
0ZL
0[L
0\L
0]L
0^L
0_L
0`L
0aL
0bL
0cL
0dL
0eL
0fL
0gL
0hL
0iL
0jL
0kL
0lL
0mL
0nL
0oL
0pL
0qL
0rL
0sL
0tL
0uL
0vL
0wL
0xL
0yL
0zL
0{L
0|L
0}L
0~L
0!M
0"M
0#M
0$M
0%M
0&M
0'M
0(M
0)M
0*M
0+M
0,M
0-M
0.M
1/M
10M
01M
02M
13M
04M
05M
16M
07M
08M
19M
0:M
0;M
1<M
1=M
0>M
0?M
1@M
0AM
0BM
0CM
1DM
0EM
0FM
0GM
0HM
1IM
0JM
0KM
0LM
1MM
0NM
0OM
1PM
0QM
0RM
1SM
0TM
0UM
1VM
1WM
0XM
0YM
1ZM
0[M
0\M
1]M
0^M
0_M
0`M
0aM
1bM
0cM
1dM
1eM
0fM
1gM
1hM
1iM
0jM
0kM
1lM
0mM
0nM
0oM
0pM
0qM
0rM
0sM
1tM
0uM
0vM
0wM
0xM
0yM
0zM
0{M
0|M
1}M
0~M
0!N
0"N
0#N
1$N
0%N
0&N
0'N
0(N
0)N
0*N
0+N
0,N
1-N
0.N
0/N
00N
01N
12N
03N
04N
05N
06N
07N
08N
09N
0:N
1;N
0<N
0=N
0>N
1?N
0@N
0AN
1BN
0CN
0DN
0EN
0FN
0GN
1HN
0IN
0JN
0KN
1LN
0MN
0NN
1ON
0PN
0QN
0RN
0SN
0TN
0UN
1VN
0WN
0XN
0YN
1ZN
0[N
0\N
0]N
0^N
0_N
0`N
0aN
0bN
0cN
1dN
0eN
0fN
0gN
0hN
1iN
0jN
0kN
0lN
0mN
0nN
0oN
0pN
1qN
0rN
0sN
0tN
0uN
1vN
0wN
0xN
0yN
0zN
0{N
0|N
0}N
1~N
0!O
0"O
0#O
0$O
1%O
0&O
0'O
0(O
0)O
0*O
0+O
0,O
0-O
1.O
0/O
00O
01O
12O
03O
04O
05O
06O
07O
08O
09O
0:O
1;O
0<O
0=O
0>O
1?O
0@O
0AO
0BO
0CO
0DO
0EO
0FO
1GO
0HO
0IO
0JO
1KO
0LO
0MO
0NO
0OO
0PO
0QO
0RO
1SO
0TO
0UO
0VO
1WO
0XO
0YO
0ZO
0[O
0\O
0]O
0^O
0_O
0`O
0aO
0bO
0cO
0dO
0eO
0fO
0gO
0hO
1iO
1jO
0MP
$end
#20000
1|
0B$
1U%
0V%
040
1/0
0)+
1-+
100
050
1MP
1L0
1S3
#200000
0|
0U%
0/0
0-+
000
#400000
1|
0v"
0P!
1u"
1w"
1O!
0d$
1U%
0X%
0Y%
1Z%
1]%
1`%
0[%
0-0
1S0
1E0
1H0
0J0
0I0
1/0
1-+
1hO
0iO
0K0
0U3
1A5
18=
1#?
0WO
xi1
xX2
xO3
xD4
x>5
x.6
x"7
xt7
xt8
xi9
x[:
xK;
x><
x1=
x,>
xz>
xq?
xf@
xYA
xKB
x=C
x4D
x%E
xxE
xlF
x_G
xWH
xLI
xBJ
x8K
x.L
x%M
1k0
0_2
0U2
x7L
xCK
xVI
xkG
xFC
x)?
x|>
x3=
x|8
x36
xP3
xR3
x[2
10>
1B<
1C5
0a2
100
1e2
1X3
1E5
1E<
12>
1V2
0d2
xr-
xq-
xp-
xo-
xn-
xm-
xk-
xj-
xi-
xh-
xg-
xf-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x^-
x]-
x\-
x[-
xZ-
xl-
xY-
xV-
xX-
xW-
xT-
xS-
xU-
0Q,
1_,
1],
1V,
0R,
0b/
1a/
160
1M2
153
1*P
0e2
1W2
13>
1F<
1F5
0Y3
1f2
xH(
xI(
xJ(
xK(
xL(
xM(
xO(
xP(
xQ(
xR(
xS(
xT(
xU(
xV(
xW(
xX(
xY(
xZ(
x[(
x\(
x](
x^(
x_(
x`(
xN(
xa(
xd(
xb(
xc(
xf(
xg(
xe(
0e'
1W'
1Y'
1`'
0d'
0Y*
1Z*
1;3
1O2
020
170
1O0
0T2
0]2
0T3
1P4
0A5
08=
0#?
0]M
1`N
1VO
1iO
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
0S"
0R"
1N"
1G"
1E"
1M!
0L!
0Z3
0j0
1,1
1~2
119
1V:
1~D
15J
0gM
0SM
0MM
0iM
0IM
0f2
0bM
0BN
0ON
0hO
00>
0B<
0C5
1T4
0g2
0^2
0V2
1P0
180
030
1P2
11+
0WM
1-1
0k0
0,1
1/1
0O2
1:3
0;3
1"6
1CM
1r,
1v,
1},
1!-
1q,
190
1Q0
1Y0
1b0
1i0
1r0
1y0
1$1
1+1
161
1;1
1B1
1G1
1N1
1T1
1Z1
1_1
0W2
0u1
0y1
0~1
0"2
0(2
0+2
012
032
052
072
0=2
0B2
0I2
0L2
0h2
0k2
0p2
0s2
0x2
0{2
0#3
0&3
0,3
0/3
043
173
0<3
0?3
0E3
0H3
1U4
0E5
0E<
02>
1A&
1b/
1j+
1(0
1`+
1d+
1e+
1i+
1l+
1n+
1h.
1l.
1m.
1W/
1X/
1]/
1w/
1{/
1|/
1'0
1*0
1,0
0T+
0[+
0]+
0_+
0z-
0#.
0%.
0\.
0c.
0e.
0g.
0\/
0k/
0r/
0t/
0v/
0_,
0],
0V,
1s+
0o+
07.
0w.
09/
1#6
1;3
0P2
101
0-1
1&(
1"(
1y'
1w'
1'(
1>
0r,
0s,
03>
0F<
0F5
1}0
0/1
1@1
1L1
1S1
1d1
1s1
1x1
1%2
1.2
1Q2
1n2
1v2
0~2
1!3
1)3
1D3
1}3
1'4
1/4
174
1?4
1y4
1#5
1+5
125
195
1K5
1U5
1]5
1f5
1+6
1=6
1C6
1O6
1X6
1}6
157
1=7
1E7
1L7
1q7
188
1@8
1G8
1Q8
1q8
1)9
019
129
199
1A9
1f9
1/:
1>:
1F:
1N:
0V:
1W:
1m:
1u:
1|:
1&;
1H;
1];
1e;
1m;
1u;
13<
1`<
1r<
1z<
1$=
1-=
1[=
1j=
1s=
1}=
1'>
1:>
1B>
1J>
1T>
1w>
13?
1<?
1C?
1L?
1f?
1%@
1-@
14@
1=@
1c@
1,A
1<A
1DA
1LA
1TA
1kA
1sA
1xA
1$B
1HB
1wB
1!C
1(C
10C
18C
1mC
1uC
1}C
1'D
1/D
1aD
1hD
1oD
1wD
0~D
1!E
16E
1?E
1GE
1PE
1uE
1,F
11F
1;F
1DF
1iF
1{F
1'G
10G
18G
1TG
1vG
1~G
1(H
13H
1TH
1kH
1sH
1|H
1'I
1AI
1rI
1%J
1-J
05J
16J
1=J
1VJ
1`J
1hJ
1pJ
1-K
1gK
1oK
1vK
1!L
1)L
1AL
1JL
1RL
1[L
1xL
1IM
1fM
1Y*
1H&
1~*
1R&
1N&
1M&
1I&
1F&
1D&
1V)
1R)
1Q)
1P*
1O*
1T*
1c*
1_*
1^*
1!+
1|*
1z*
0^&
0W&
0U&
0S&
0")
0y(
0w(
0b)
0[)
0Y)
0W)
0U*
0o*
0h*
0f*
0d*
0W'
0Y'
0`'
1!'
0%'
0G)
0)*
0I*
1s"
1r"
1n"
1g"
1e"
18.
1x.
1:/
13,
01,
02,
0a/
0'/
0%/
0|.
0&(
0%(
1L!
0[
0T
0R
0P
1O
1K
1J
1F
1E
1C
1A
1_#
1^#
1\#
1Z#
0[$
0T$
0R$
0P$
1O$
1K$
1J$
1#!
1"!
0(!
1'!
0v
0o
0m
0k
1j
1f
1e
0x#
0q#
0o#
0N"
0G"
0E"
0q!
1m!
0?$
0%%
0E%
06J
1"E
0!E
0W:
029
0!3
001
1~0
1]0
0}0
141
0@1
1A1
0L1
1M1
0S1
0d1
0s1
1t1
0x1
0%2
1'2
0.2
0Q2
1R2
0n2
0v2
1w2
0)3
0D3
0}3
1~3
0'4
0/4
104
074
0?4
1@4
0y4
0#5
0+5
025
135
095
1:5
0K5
0U5
1V5
0]5
1^5
0f5
0+6
0=6
1?6
0C6
0O6
1P6
0X6
0}6
1~6
057
0=7
0E7
1F7
0L7
1M7
0q7
088
0@8
0G8
1H8
0Q8
1R8
0q8
0)9
099
0A9
1C9
0f9
1g9
0/:
0>:
0F:
0N:
1O:
0m:
1n:
0u:
0|:
0&;
1';
0H;
1I;
0];
0e;
0m;
1n;
0u;
1v;
03<
0`<
1k<
0r<
1s<
0z<
0$=
1%=
0-=
0[=
0j=
0s=
0}=
1~=
0'>
1(>
0:>
1;>
0B>
1C>
0J>
0T>
0w>
1x>
03?
0<?
1=?
0C?
1D?
0L?
0f?
0%@
1&@
0-@
04@
15@
0=@
0c@
1d@
0,A
0<A
0DA
0LA
1MA
0TA
1UA
0kA
1lA
0sA
1tA
0xA
0$B
0HB
1IB
0wB
0!C
0(C
00C
11C
08C
19C
0mC
1nC
0uC
0}C
1~C
0'D
1(D
0/D
0aD
0hD
0oD
0wD
1xD
06E
18E
0?E
1@E
0GE
0PE
0uE
1vE
0,F
01F
14F
0;F
1<F
0DF
0iF
0{F
0'G
1)G
00G
08G
19G
0TG
1]G
0vG
0~G
1!H
0(H
03H
14H
0TH
1UH
0kH
0sH
1tH
0|H
1}H
0'I
0AI
0rI
1|I
0%J
0-J
1.J
0=J
0VJ
0`J
0hJ
1iJ
0pJ
1qJ
0-K
0gK
1hK
0oK
0vK
1xK
0!L
1"L
0)L
0AL
0JL
1KL
0RL
1SL
0[L
0xL
1FM
1SM
1MM
1iM
1F)
1(*
1H*
1C'
0E'
0D'
0Z*
0y)
0{)
0$*
0r"
0q"
1u,
0q,
1>$
1$%
0~$
0w$
0u$
1D%
03"
02"
11"
0M!
1WM
1JM
0SL
1TL
0KL
0"L
0xK
1-L
0hK
0qJ
1rJ
0iJ
0.J
1AJ
0|I
0}H
1~H
0tH
1VH
0UH
04H
0!H
1^G
0]G
09G
0)G
0<F
1=F
04F
1wE
0vE
0@E
08E
0xD
0(D
0~C
13D
0nC
09C
1:C
01C
1JB
0IB
0tA
0lA
0UA
1VA
0MA
1e@
0d@
05@
0&@
0D?
1E?
0=?
1y>
0x>
0C>
0;>
0(>
1)>
0~=
0%=
0s<
10=
0k<
0v;
1w;
0n;
1J;
0I;
0';
0n:
0O:
1h9
0g9
0C9
0R8
1S8
0H8
0M7
1N7
0F7
1!7
0~6
0P6
0?6
0^5
1_5
0V5
0:5
1;5
035
0@4
004
1C4
0~3
0w2
1S2
0R2
0'2
0t1
0M1
0A1
0~0
1^0
1"3
1X:
0"E
1#E
1#(
0'(
0v,
0},
0!-
0s"
1o"
0#E
1Y:
1+3
0S2
0"3
0C4
1<5
0;5
1h5
0_5
0!7
1O7
0N7
1T8
0S8
0h9
0X:
0J;
1x;
0w;
00=
1*>
0)>
0y>
1N?
0E?
0e@
1WA
0VA
0JB
1;C
0:C
03D
0wE
1FF
0=F
0^G
0VH
1)I
0~H
0AJ
1sJ
0rJ
0-L
1]L
0TL
1XM
0"(
0y'
0w'
0n"
0g"
0e"
0]L
0sJ
0)I
0FF
0;C
0WA
0N?
0*>
0x;
0Y:
0T8
0O7
0h5
0<5
0+3
1.+
1#&
1N!
#600000
0|
0U%
0/0
0-+
000
#800000
1|
0u"
0w"
0O!
1U%
0Z%
0]%
0`%
0S0
0E0
0H0
1/0
1-+
1n1
0i1
0X2
0O3
1D4
0>5
0.6
0"7
0t7
0t8
0i9
0[:
0K;
0><
01=
0,>
0z>
0q?
0f@
0YA
0KB
0=C
04D
0%E
0xE
0lF
0_G
0WH
0LI
0BJ
08K
0.L
0%M
0^0
07L
0CK
0VI
0kG
0FC
0)?
0|>
03=
0|8
036
1P3
1R3
1[2
1W3
100
1Y3
0r-
0q-
0p-
0o-
0n-
0m-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0l-
0Y-
0V-
0X-
1W-
0T-
0S-
0U-
1S,
060
1:0
0*P
1)P
1Z3
0H(
0I(
0J(
0K(
0L(
0M(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0N(
0a(
0d(
0b(
1c(
0f(
0g(
0e(
1c'
080
0;0
0C0
120
070
0O0
1T2
1]2
1T3
0P4
0`N
0iO
0Y#
0X#
0W#
0V#
1U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
1Q"
1R0
0]0
1i1
1O2
0:3
0;3
0"6
0#6
0CM
0fM
0T4
1V2
180
1;0
130
0P0
0n1
0T2
0T3
0jO
1<0
090
12+
01+
0JM
1;3
1P2
1s,
1=0
0V2
0W3
0Q0
0Y0
0b0
0i0
0r0
0y0
0$1
0+1
061
0;1
0B1
0G1
0N1
0T1
0Z1
0_1
0<0
190
1W2
0U4
1@&
0A&
0b/
0`+
0d+
0e+
0i+
0l+
0n+
0h.
0l.
0m.
0W/
0X/
0]/
0w/
0{/
0|/
0'0
0*0
0,0
0s+
1o+
17.
1w.
19/
0b+
0g+
0j.
0o.
0Z/
0_/
0y/
0~/
08.
0x.
0:/
0XM
1%(
0>
1=
1U-
0R0
1j0
041
1Q2
1D3
0D4
0FM
1gM
1X2
0IM
0=0
0Y3
0W2
0Y*
0R&
0N&
0M&
0I&
0F&
0D&
0V)
0R)
0Q)
0P*
0O*
0T*
0c*
0_*
0^*
0!+
0|*
0z*
0!'
1%'
1G)
1)*
1I*
0P&
0K&
0T)
0O)
0M*
0R*
0a*
0\*
0F)
0(*
0H*
1q"
19.
1y.
1;/
0d/
0o+
0S,
03,
18.
1x.
1:/
1e(
0L!
0O
0M
0K
0J
0H
0F
0C
0A
0O$
0M$
0K$
0J$
0H$
0#!
0"!
0~
0'!
0%!
0j
0h
0f
0e
0c
0_#
0\#
0Z#
1q!
0m!
1?$
0>$
1%%
0$%
1E%
0D%
0X2
1IM
0Z3
0[2
1M3
1R2
1E)
1'*
1G*
0W*
0%'
0c'
0C'
1F)
1(*
1H*
1W#
0u,
1q,
09.
0y.
0;/
1>$
1=$
1$%
1#%
1D%
1C%
0J!
0q!
0Q"
01"
0.+
1S2
1N3
0j0
1m0
0i1
0O2
1:3
0;3
1"6
1CM
1fM
1[2
0#(
1'(
0E)
0'*
0G*
0q,
1S-
0W-
0#&
1s"
0o"
0=$
0#%
0C%
1jM
1#6
0D3
1;3
0P2
0'(
1g(
0c(
0N!
0s,
0S-
0s"
1Y#
0U#
0Q2
1D3
0M3
1+6
1kM
0%(
0g(
0U-
0q"
0Y#
1mM
1,6
0N3
1M3
0R2
0e(
0W#
0S2
1N3
1-6
1nM
1&0
1y*
1c$
#1000000
