<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_model.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Global_Declarations_for_the_Register_Layer"></a><a name="Topic171"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">Global Declarations for the Register Layer</div>
 <div class="CBody"><p>This section defines globally available types, enums, and utility classes.</p></div>
</div>

<a name="Types"></a><a name="Topic172"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Types</div>
</div>

<a name="uvm_reg_data_t"></a><a name="Topic173"></a><div class="CTopic TType LSystemVerilog">
 <div class="CTitle">uvm_reg_data_t</div>
 <div class="CBody"><p>2-state data value with <a href="../index.html#File16:uvm_reg_defines.svh:`UVM_REG_DATA_WIDTH" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,727);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >`UVM_REG_DATA_WIDTH</a> bits</p></div>
</div>

<a name="uvm_reg_data_logic_t"></a><a name="Topic174"></a><div class="CTopic TType LSystemVerilog">
 <div class="CTitle">uvm_reg_data_logic_t</div>
 <div class="CBody"><p>4-state data value with <a href="../index.html#File16:uvm_reg_defines.svh:`UVM_REG_DATA_WIDTH" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,727);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >`UVM_REG_DATA_WIDTH</a> bits</p></div>
</div>

<a name="uvm_reg_addr_t"></a><a name="Topic175"></a><div class="CTopic TType LSystemVerilog">
 <div class="CTitle">uvm_reg_addr_t</div>
 <div class="CBody"><p>2-state address value with <a href="../index.html#File16:uvm_reg_defines.svh:`UVM_REG_ADDR_WIDTH" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,726);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >`UVM_REG_ADDR_WIDTH</a> bits</p></div>
</div>

<a name="uvm_reg_addr_logic_t"></a><a name="Topic176"></a><div class="CTopic TType LSystemVerilog">
 <div class="CTitle">uvm_reg_addr_logic_t</div>
 <div class="CBody"><p>4-state address value with <a href="../index.html#File16:uvm_reg_defines.svh:`UVM_REG_ADDR_WIDTH" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,726);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >`UVM_REG_ADDR_WIDTH</a> bits</p></div>
</div>

<a name="uvm_reg_byte_en_t"></a><a name="Topic177"></a><div class="CTopic TType LSystemVerilog">
 <div class="CTitle">uvm_reg_byte_en_t</div>
 <div class="CBody"><p>2-state byte_enable value with <a href="../index.html#File16:uvm_reg_defines.svh:`UVM_REG_BYTENABLE_WIDTH" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,728);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >`UVM_REG_BYTENABLE_WIDTH</a> bits</p></div>
</div>

<a name="uvm_reg_cvr_t"></a><a name="Topic178"></a><div class="CTopic TType LSystemVerilog">
 <div class="CTitle">uvm_reg_cvr_t</div>
 <div class="CBody"><p>Coverage model value set with <a href="../index.html#File16:uvm_reg_defines.svh:`UVM_REG_CVR_WIDTH" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,729);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >`UVM_REG_CVR_WIDTH</a> bits.</p><p>Symbolic values for individual coverage models are defined by the <a href="../index.html#File18:uvm_reg_model.svh:uvm_coverage_model_e" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,213);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_coverage_model_e</a> type.</p><p>The following bits in the set are assigned as follows</p><table class="CDefinitionList"><tr><td class="CDLEntry">0-7</td><td class="CDLDefinition"><p>UVM pre-defined coverage models</p></td></tr><tr><td class="CDLEntry">8-15</td><td class="CDLDefinition"><p>Coverage models defined by EDA vendors, implemented in a register model generator.</p></td></tr><tr><td class="CDLEntry">16-23</td><td class="CDLDefinition"><p>User-defined coverage models</p></td></tr><tr><td class="CDLEntry">24..</td><td class="CDLDefinition"><p>Reserved</p></td></tr></table></div>
</div>

<a name="uvm_hdl_path_slice"></a><a name="Topic179"></a><div class="CTopic TType LSystemVerilog">
 <div class="CTitle">uvm_hdl_path_slice</div>
 <div class="CBody"><p>Slice of an HDL path</p><p>Struct that specifies the HDL variable that corresponds to all or a portion of a register.</p><table class="CDefinitionList"><tr><td class="CDLEntry">path</td><td class="CDLDefinition"><p>Path to the HDL variable.</p></td></tr><tr><td class="CDLEntry">offset</td><td class="CDLDefinition"><p>Offset of the LSB in the register that this variable implements</p></td></tr><tr><td class="CDLEntry">size</td><td class="CDLDefinition"><p>Number of bits (toward the MSB) that this variable implements</p></td></tr></table><p>If the HDL variable implements all of the register, ~offset~ and ~size~ are specified as -1. For example:</p><pre class="CText">r1.add_hdl_path('{ '{&quot;r1&quot;, -1, -1} });</pre></div>
</div>

<a name="Enumerations"></a><a name="Topic180"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Enumerations</div>
</div>

<a name="uvm_status_e"></a><a name="Topic181"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_status_e</div>
 <div class="CBody"><p>Return status for register operations</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_IS_OK"></a><a name="Topic182"></a>UVM_IS_OK</td><td class="CDLDefinition"><p>Operation completed successfully</p></td></tr><tr><td class="CDLEntry"><a name="UVM_NOT_OK"></a><a name="Topic183"></a>UVM_NOT_OK</td><td class="CDLDefinition"><p>Operation completed with error</p></td></tr><tr><td class="CDLEntry"><a name="UVM_HAS_X"></a><a name="Topic184"></a>UVM_HAS_X</td><td class="CDLDefinition"><p>Operation completed successfully bit had unknown bits.</p></td></tr></table></div>
</div>

<a name="uvm_path_e"></a><a name="Topic185"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_path_e</div>
 <div class="CBody"><p>Path used for register operation</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_FRONTDOOR"></a><a name="Topic186"></a>UVM_FRONTDOOR</td><td class="CDLDefinition"><p>Use the front door</p></td></tr><tr><td class="CDLEntry"><a name="UVM_BACKDOOR"></a><a name="Topic187"></a>UVM_BACKDOOR</td><td class="CDLDefinition"><p>Use the back door</p></td></tr><tr><td class="CDLEntry"><a name="UVM_PREDICT"></a><a name="Topic188"></a>UVM_PREDICT</td><td class="CDLDefinition"><p>Operation derived from observations by a bus monitor via the <a href="../index.html#File18:uvm_reg_predictor.svh:uvm_reg_predictor" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,307);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_predictor</a> class.</p></td></tr><tr><td class="CDLEntry"><a name="UVM_DEFAULT_PATH"></a><a name="Topic189"></a>UVM_DEFAULT_PATH</td><td class="CDLDefinition"><p>Operation specified by the context</p></td></tr></table></div>
</div>

<a name="uvm_check_e"></a><a name="Topic190"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_check_e</div>
 <div class="CBody"><p>Read-only or read-and-check</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_NO_CHECK"></a><a name="Topic191"></a>UVM_NO_CHECK</td><td class="CDLDefinition"><p>Read only</p></td></tr><tr><td class="CDLEntry"><a name="UVM_CHECK"></a><a name="Topic192"></a>UVM_CHECK</td><td class="CDLDefinition"><p>Read and check</p></td></tr></table></div>
</div>

<a name="uvm_endianness_e"></a><a name="Topic193"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_endianness_e</div>
 <div class="CBody"><p>Specifies byte ordering</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_NO_ENDIAN"></a><a name="Topic194"></a>UVM_NO_ENDIAN</td><td class="CDLDefinition"><p>Byte ordering not applicable</p></td></tr><tr><td class="CDLEntry"><a name="UVM_LITTLE_ENDIAN"></a><a name="Topic195"></a>UVM_LITTLE_ENDIAN</td><td class="CDLDefinition"><p>Least-significant bytes first in consecutive addresses</p></td></tr><tr><td class="CDLEntry"><a name="UVM_BIG_ENDIAN"></a><a name="Topic196"></a>UVM_BIG_ENDIAN</td><td class="CDLDefinition"><p>Most-significant bytes first in consecutive addresses</p></td></tr><tr><td class="CDLEntry"><a name="UVM_LITTLE_FIFO"></a><a name="Topic197"></a>UVM_LITTLE_FIFO</td><td class="CDLDefinition"><p>Least-significant bytes first at the same address</p></td></tr><tr><td class="CDLEntry"><a name="UVM_BIG_FIFO"></a><a name="Topic198"></a>UVM_BIG_FIFO</td><td class="CDLDefinition"><p>Most-significant bytes first at the same address</p></td></tr></table></div>
</div>

<a name="uvm_elem_kind_e"></a><a name="Topic199"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_elem_kind_e</div>
 <div class="CBody"><p>Type of element being read or written</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_REG"></a><a name="Topic200"></a>UVM_REG</td><td class="CDLDefinition"><p>Register</p></td></tr><tr><td class="CDLEntry"><a name="UVM_FIELD"></a><a name="Topic201"></a>UVM_FIELD</td><td class="CDLDefinition"><p>Field</p></td></tr><tr><td class="CDLEntry"><a name="UVM_MEM"></a><a name="Topic202"></a>UVM_MEM</td><td class="CDLDefinition"><p>Memory location</p></td></tr></table></div>
</div>

<a name="uvm_access_e"></a><a name="Topic203"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_access_e</div>
 <div class="CBody"><p>Type of operation begin performed</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_READ"></a><a name="Topic204"></a>UVM_READ</td><td class="CDLDefinition"><p>Read operation</p></td></tr><tr><td class="CDLEntry"><a name="UVM_WRITE"></a><a name="Topic205"></a>UVM_WRITE</td><td class="CDLDefinition"><p>Write operation</p></td></tr></table></div>
</div>

<a name="uvm_hier_e"></a><a name="Topic206"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_hier_e</div>
 <div class="CBody"><p>Whether to provide the requested information from a hierarchical context.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_NO_HIER"></a><a name="Topic207"></a>UVM_NO_HIER</td><td class="CDLDefinition"><p>Provide info from the local context</p></td></tr><tr><td class="CDLEntry"><a name="UVM_HIER"></a><a name="Topic208"></a>UVM_HIER</td><td class="CDLDefinition"><p>Provide info based on the hierarchical context</p></td></tr></table></div>
</div>

<a name="uvm_predict_e"></a><a name="Topic209"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_predict_e</div>
 <div class="CBody"><p>How the mirror is to be updated</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_PREDICT_DIRECT"></a><a name="Topic210"></a>UVM_PREDICT_DIRECT</td><td class="CDLDefinition"><p>Predicted value is as-is</p></td></tr><tr><td class="CDLEntry"><a name="UVM_PREDICT_READ"></a><a name="Topic211"></a>UVM_PREDICT_READ</td><td class="CDLDefinition"><p>Predict based on the specified value having been read</p></td></tr><tr><td class="CDLEntry"><a name="UVM_PREDICT_WRITE"></a><a name="Topic212"></a>UVM_PREDICT_WRITE</td><td class="CDLDefinition"><p>Predict based on the specified value having been written</p></td></tr></table></div>
</div>

<a name="uvm_coverage_model_e"></a><a name="Topic213"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_coverage_model_e</div>
 <div class="CBody"><p>Coverage models available or desired.&nbsp; Multiple models may be specified by bitwise OR'ing individual model identifiers.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_NO_COVERAGE"></a><a name="Topic214"></a>UVM_NO_COVERAGE</td><td class="CDLDefinition"><p>None</p></td></tr><tr><td class="CDLEntry"><a name="UVM_CVR_REG_BITS"></a><a name="Topic215"></a>UVM_CVR_REG_BITS</td><td class="CDLDefinition"><p>Individual register bits</p></td></tr><tr><td class="CDLEntry"><a name="UVM_CVR_ADDR_MAP"></a><a name="Topic216"></a>UVM_CVR_ADDR_MAP</td><td class="CDLDefinition"><p>Individual register and memory addresses</p></td></tr><tr><td class="CDLEntry"><a name="UVM_CVR_FIELD_VALS"></a><a name="Topic217"></a>UVM_CVR_FIELD_VALS</td><td class="CDLDefinition"><p>Field values</p></td></tr><tr><td class="CDLEntry"><a name="UVM_CVR_ALL"></a><a name="Topic218"></a>UVM_CVR_ALL</td><td class="CDLDefinition"><p>All coverage models</p></td></tr></table></div>
</div>

<a name="uvm_reg_mem_tests_e"></a><a name="Topic219"></a><div class="CTopic TEnumeration LSystemVerilog">
 <div class="CTitle">uvm_reg_mem_tests_e</div>
 <div class="CBody"><p>Select which pre-defined test sequence to execute.</p><p>Multiple test sequences may be selected by bitwise OR'ing their respective symbolic values.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="UVM_DO_REG_HW_RESET"></a><a name="Topic220"></a>UVM_DO_REG_HW_RESET</td><td class="CDLDefinition"><p>Run <a href="../index.html#File18:uvm_reg_hw_reset_seq.svh:uvm_reg_hw_reset_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,598);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_hw_reset_seq</a></p></td></tr><tr><td class="CDLEntry"><a name="UVM_DO_REG_BIT_BASH"></a><a name="Topic221"></a>UVM_DO_REG_BIT_BASH</td><td class="CDLDefinition"><p>Run <a href="../index.html#File18:uvm_reg_bit_bash_seq.svh:uvm_reg_bit_bash_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,594);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_bit_bash_seq</a></p></td></tr><tr><td class="CDLEntry"><a name="UVM_DO_REG_ACCESS"></a><a name="Topic222"></a>UVM_DO_REG_ACCESS</td><td class="CDLDefinition"><p>Run <a href="../index.html#File18:uvm_reg_access_seq.svh:uvm_reg_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,321);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_access_seq</a></p></td></tr><tr><td class="CDLEntry"><a name="UVM_DO_MEM_ACCESS"></a><a name="Topic223"></a>UVM_DO_MEM_ACCESS</td><td class="CDLDefinition"><p>Run <a href="../index.html#File18:uvm_mem_access_seq.svh:uvm_mem_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,556);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem_access_seq</a></p></td></tr><tr><td class="CDLEntry"><a name="UVM_DO_SHARED_ACCESS"></a><a name="Topic224"></a>UVM_DO_SHARED_ACCESS</td><td class="CDLDefinition"><p>Run <a href="../index.html#File18:uvm_reg_mem_shared_access_seq.svh:uvm_reg_mem_shared_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,166);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_mem_shared_access_seq</a></p></td></tr><tr><td class="CDLEntry"><a name="UVM_DO_MEM_WALK"></a><a name="Topic225"></a>UVM_DO_MEM_WALK</td><td class="CDLDefinition"><p>Run <a href="../index.html#File18:uvm_mem_walk_seq.svh:uvm_mem_walk_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,241);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem_walk_seq</a></p></td></tr><tr><td class="CDLEntry"><a name="UVM_DO_ALL_REG_MEM_TESTS"></a><a name="Topic226"></a>UVM_DO_ALL_REG_MEM_TESTS</td><td class="CDLDefinition"><p>Run all of the above</p></td></tr></table><p>Test sequences, when selected, are executed in the order in which they are specified above.</p></div>
</div>

<a name="Utility_Classes"></a><a name="Topic227"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Utility Classes</div>
</div>

<a name="uvm_hdl_path_concat"></a><a name="Topic228"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_hdl_path_concat</div>
 <div class="NDClassPrototype" id="NDClassPrototype228"><div class="CPEntry TClass Current"><div class="CPName">uvm_hdl_path_concat</div></div></div>
 <div class="CBody"><p>Concatenation of HDL variables</p><p>An dArray of <a href="../index.html#File18:uvm_reg_model.svh:uvm_hdl_path_slice" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,179);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_hdl_path_slice</a> specifing a concatenation of HDL variables that implement a register in the HDL.</p><p>Slices must be specified in most-to-least significant order.&nbsp; Slices must not overlap. Gaps may exists in the concatentation if portions of the registers are not implemented.</p><p>For example, the following register</p><pre class="CText">       1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0<br />Bits:  5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0<br />      +-+---+-------------+---+-------+<br />      |A|xxx|      B      |xxx|   C   |<br />      +-+---+-------------+---+-------+</pre><p>If the register is implementd using a single HDL variable, The array should specify a single slice with its ~offset~ and ~size~ specified as -1. For example:</p><pre class="CText">concat.set('{ '{&quot;r1&quot;, -1, -1} });</pre></div>
</div>

<a name="uvm_hdl_path_concat.Variables"></a><a name="Topic229"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_hdl_path_concat.slices"></a><a name="Topic230"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">slices</div>
 <div id="NDPrototype230" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File18:uvm_reg_model.svh:uvm_hdl_path_slice" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,179);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_hdl_path_slice</a> slices[]</div></div>
 <div class="CBody"><p>Array of individual slices, stored in most-to-least significant order</p></div>
</div>

<a name="uvm_hdl_path_concat.Functions"></a><a name="Topic231"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="uvm_hdl_path_concat.set"></a><a name="Topic232"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">set</div>
 <div id="NDPrototype232" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> <span class="SHKeyword">void</span> set(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><a href="../index.html#File18:uvm_reg_model.svh:uvm_hdl_path_slice" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,179);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_hdl_path_slice</a>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">t[]</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Initialize the concatenation using an array literal</p></div>
</div>

<a name="uvm_hdl_path_concat.add_slice"></a><a name="Topic233"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">add_slice</div>
 <div id="NDPrototype233" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> <span class="SHKeyword">void</span> add_slice(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><a href="../index.html#File18:uvm_reg_model.svh:uvm_hdl_path_slice" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,179);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_hdl_path_slice</a>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">slice</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Append the specified ~slice~ literal to the path concatenation</p></div>
</div>

<a name="uvm_hdl_path_concat.add_path"></a><a name="Topic234"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">add_path</div>
 <div id="NDPrototype234" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="7" data-NarrowColumnCount="6"><div class="PBeforeParameters" data-WideGridArea="1/1/4/2" data-NarrowGridArea="1/1/2/7" style="grid-area:1/1/4/2"><span class="SHKeyword">function</span> <span class="SHKeyword">void</span> add_path(</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">path,</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">int</span>&nbsp;</div><div class="PType" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4"><span class="SHKeyword">unsigned</span>&nbsp;</div><div class="PName" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">offset</div><div class="PDefaultValueSeparator" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/6/3/7" data-NarrowGridArea="3/5/4/6" style="grid-area:2/6/3/7"><span class="SHNumber">-1</span>,</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">int</span>&nbsp;</div><div class="PType" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4"><span class="SHKeyword">unsigned</span>&nbsp;</div><div class="PName" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">size</div><div class="PDefaultValueSeparator" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/6/4/7" data-NarrowGridArea="4/5/5/6" style="grid-area:3/6/4/7"><span class="SHNumber">-1</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="3/7/4/8" data-NarrowGridArea="5/1/6/7" style="grid-area:3/7/4/8">)</div></div></div></div>
 <div class="CBody"><p>Append the specified ~path~ to the path concatenation, for the specified number of bits at the specified ~offset~.</p></div>
</div>

</body></html>