#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 13 13:07:34 2020
# Process ID: 3393
# Current directory: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex
# Command line: vivado -notrace -source /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0/xdma_0_ex.tcl
# Log file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/vivado.log
# Journal file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0/xdma_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/vivado-2018.3/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 6509.734 ; gain = 165.223 ; free physical = 57156 ; free virtual = 110165
INFO: [open_example_project] Importing original IP ...
import_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 6511.734 ; gain = 0.000 ; free physical = 57076 ; free virtual = 110169
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2-e
create_ip: Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 7701.820 ; gain = 1182.082 ; free physical = 55996 ; free virtual = 109096
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/xsim/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/modelsim/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/questa/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/ies/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/vcs/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/riviera/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/activehdl/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/activehdl/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/xcelium/blk_mem_gen_1.sh'
INFO: [SIM-utils-43] Exported '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_1/xcelium/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/xsim/xdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/modelsim/xdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/questa/xdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/ies/xdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/vcs/xdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/riviera/xdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/activehdl/xdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/xcelium/xdma_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 7709.918 ; gain = 0.000 ; free physical = 55961 ; free virtual = 109080
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/vivado-2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xilinx_vip -prj board_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_5_gtye4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtye4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gtye4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtwizard_gtye4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gtwizard_gtye4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_cxs_remap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_cxs_remap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_16k_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_16k_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_32k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_4k_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_4k_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_msix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_msix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_rep_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_rep_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_tph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_tph
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_phy_ff_chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_phy_ff_chain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_phy_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_phy_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_cdr_ctrl_on_eidle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_cdr_ctrl_on_eidle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_receiver_detect_rxterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_receiver_detect_rxterm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_pl_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_pl_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_vf_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_vf_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_vf_decode_attr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_vf_decode_attr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_seqnum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_seqnum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_sys_clk_gen_ps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_pcie4c_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_pcie4c_uscale_core_top
INFO: [VRFC 10-2458] undeclared symbol ccix_optimized_tlp_tx_and_rx_enable_i, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_pcie4c_uscale_core_top.v:2175]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/sim/xdma_0_pcie4c_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_1/sim/xdma_v4_1_2_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_2/sim/xdma_v4_1_2_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:309]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:310]
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4226]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4227]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4685]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/sim/xdma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/pcie_4_c_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_4_c_rp
INFO: [VRFC 10-2458] undeclared symbol cfg_ltr_enable, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/pcie_4_c_rp.v:1626]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xdma_app.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie4_uscale_rp
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_read_received, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:480]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_write_received, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:481]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_register_number, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:482]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_function_number, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:483]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_write_data, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:484]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_write_byte_enable, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:485]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_read_data, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:486]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_read_data_valid, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:487]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xp4c_usp_smsw_model_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xp4c_usp_smsw_model_core_top
INFO: [VRFC 10-2458] undeclared symbol mcap_rst_b, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xp4c_usp_smsw_model_core_top.v:3023]
INFO: [VRFC 10-2458] undeclared symbol mcap_rst_b, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xp4c_usp_smsw_model_core_top.v:4413]
INFO: [VRFC 10-2458] undeclared symbol mcap_rst_b, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xp4c_usp_smsw_model_core_top.v:4757]
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_phy_top
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_wrapper
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_cdr_ctrl_on_eidle
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_gt_channel
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_gt_common
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_clk
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_rst
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_rxeq
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_txeq
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_receiver_detect_rxterm
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_sync_cell
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_sync
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_sys_clk_gen_ps
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_model_init_ctrl
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_model_pipe
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_model_ccix_rx_fifo_bram
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_pl_eq
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_seqnum_fifo
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_vf_decode
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_model_tl_rx_ccix_fifo
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_phy_ff_chain
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_phy_pipeline
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_16k_int
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_16k
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_32k
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_4k_int
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_msix
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_rep_int
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_rep
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_tph
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_intfc_int
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_async_fifo
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_cc_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_cc_output_mux
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_cq_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_cq_output_mux
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_rc_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_rc_output_mux
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_rq_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_rq_output_mux
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_sync_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2458] undeclared symbol m_axi_rlast, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv:259]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 7729.832 ; gain = 0.000 ; free physical = 55904 ; free virtual = 109061
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/vivado-2018.3/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 3402a11057de4ee4906f84b66f7c2a4a --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_5 -L xdma_v4_1_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45056]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43648]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'cfg_interrupt_msi_select' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:5003]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'pci_exp_txn' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/board.v:227]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'pci_exp_txp' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/board.v:228]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'pci_exp_rxn' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/board.v:229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'pci_exp_rxp' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/board.v:230]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_rq_tready' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_cc_tready' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'cfg_ext_register_number' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:482]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cfg_ext_function_number' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:483]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cfg_ext_write_data' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:484]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'cfg_ext_write_byte_enable' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cfg_ext_read_data' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:486]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'cfg_interrupt_msi_select' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:503]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'cfg_interrupt_msi_pending_status_function_num' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:513]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 1 for port 'm_axis_cq_tready' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/pcie_4_c_rp.v:1588]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 1 for port 'm_axis_rc_tready' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/pcie_4_c_rp.v:1591]
WARNING: [VRFC 10-3091] actual bit length 81 differs from formal bit length 83 for port 's_axis_cc_tuser' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:578]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'pcie_tfc_nph_av' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:587]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'pcie_tfc_npd_av' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:588]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41324]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41325]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41326]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41327]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41328]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41329]
WARNING: [VRFC 10-3705] select index 1 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41331]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41333]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41334]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41335]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41336]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41337]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41338]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41340]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41342]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41343]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41344]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41345]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41346]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41347]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41349]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41360]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41361]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41362]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41363]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41364]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41365]
WARNING: [VRFC 10-3705] select index 1 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41367]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41369]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41370]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41371]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41372]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41373]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41374]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41376]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41378]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41379]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41380]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41381]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41382]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41383]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:41385]
WARNING: [VRFC 10-3283] element index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:27941]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_tx.v Line: 3368 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package xil_defaultlib.$unit_xdma_0_dma_bram_wrap_sv
Compiling package xdma_v4_1_2.$unit_xdma_v4_1_vl_rfs_sv
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module unisims_ver.IBUFDS_GTE4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_rdwr_eng(VERSION...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_rdwr(VERSION=6,D...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_rdwr_eng(VERSION...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_rdwr(VERSION=6,D...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_dsc_eng(VERSION=...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_top(VERSION=6,US...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbblock(C_NUM_CHNL=...
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_mm_master_omulti...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_mm_master_omulti...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_aximm(C_FAMILY="...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOAsync(BUF...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(MYID=1)
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbblock_default
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead(BUF_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_wb_eng(VERSION=6...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_str_masterbr_wrr...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_str_masterbr_rdt...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_mm_master_wr_br_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_mm_master_rd_br_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi4mm_axi_mm_master...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi4mm_axi_mm_master...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi4mm_bridge_top(C_...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi4mm_axi_pcie_rese...
Compiling module xdma_v4_1_2.xdma_v4_1_2_pcie_cap_structure(C...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_str_cq_if(C_S_AX...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axi_str_rq_if(C_M_AX...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbblock(C_NUM_CHNL=...
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_payloadmux(C_PAYLOAD...
Compiling module xdma_v4_1_2.xdma_v4_1_2_axidma_dcarb_v(C_FAM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFOHead2(BUF...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_pcie_rq(C_FAMILY...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_rc_mem_pfch(FFDA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_pcie_rc(C_FAMILY...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_pcie_req(C_FAMIL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_tar(H2C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_GenericFIFO(BUF_DATA...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_axilt_slv_defaul...
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_cfg(VERSION=6,SY...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbentity(C_NUM_CHNL...
Compiling module xdma_v4_1_2.xdma_v4_1_2_arbblock(C_NUM_CHNL=...
Compiling module xdma_v4_1_2.xdma_v4_1_2_udma_msix(G_MSIX_NUM...
Compiling module xdma_v4_1_2.xdma_v4_1_2_pcie_userapp_tgt_int...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xdma_v4_1_2.xdma_v4_1_2_vul_irq(VERSION=6,NU...
Compiling module xdma_v4_1_2.xdma_v4_1_2_dma_base(VERSION=6,D...
Compiling module xdma_v4_1_2.xdma_v4_1_2_udma_top(VERSION=6,U...
Compiling module xdma_v4_1_2.xdma_v4_1_2_udma_wrapper(VERSION...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module xdma_v4_1_2.xdma_v4_1_2_mem_simple_dport_ram...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_2_blk_mem_64_reg_be
Compiling module xil_defaultlib.xdma_v4_1_2_dma_bram_wrap(DATA_W...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="vir...
Compiling module xil_defaultlib.xdma_v4_1_2_blk_mem_64_noreg_be
Compiling module xil_defaultlib.xdma_v4_1_2_dma_bram_wrap(DATA_W...
Compiling module xdma_v4_1_2.xdma_v4_1_2_udma_ram_top(MM_SLAV...
Compiling secureip modules ...
Compiling module unisims_ver.PCIE4CE4(AXISTEN_IF_CC_ALIGNMENT...
Compiling module unisims_ver.RAMB36E2(EN_ECC_READ="TRUE",EN_E...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_bram_rep_int_de...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_bram_rep(TO_RAM...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_bram_16k_int_de...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_bram_16k(TO_RAM...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_bram_32k(TO_RAM...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_bram_msix(TO_RA...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_bram_tph(TO_RAM...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_bram(AXISTEN_IF...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_init_ctrl(CRM_C...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_vf_decode_attr
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_vf_decode(SRIOV...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_pl_eq(IMPL_TARG...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_pipe(IMPL_TARGE...
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_ff_chain(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_pipeline(PI...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_phy_clk(PHY_...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_sync_cell
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_sync(WIDTH=32's...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_phy_rst(PHY_...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_sync(WIDTH=2)
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_sync(WIDTH=4)
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_sync(WIDTH=6)
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_phy_txeq
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_sync(WIDTH=3)
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_phy_rxeq(PHY...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_sync_default
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_receiver_det...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_cdr_ctrl_on_...
Compiling secureip modules ...
Compiling module unisims_ver.GTYE4_CHANNEL(ADAPT_CFG0=16'b0,A...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_5_gtye4...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_gtye4_channe...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_reset...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_bit_s...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtye4...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtye4...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtye4...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gte4_...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtye4...
Compiling module gtwizard_ultrascale_v1_7_5.gtwizard_ultrascale_v1_7_5_gtye4...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_gtwizard_gty...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_gtwizard_top...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gtwizard_top(PH...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_gt_phy_wrapper(...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_phy_top(FPGA_FA...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_cxs_remap(AXIS_...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip_pcie4c_uscale_c...
Compiling module xil_defaultlib.xdma_0_pcie4c_ip
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="vir...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module unisims_ver.PCIE4CE4(ARI_CAP_ENABLE="TRUE",A...
Compiling module xil_defaultlib.xp4_usp_smsw_bram_rep_int_defaul...
Compiling module xil_defaultlib.xp4_usp_smsw_bram_rep_default
Compiling module xil_defaultlib.xp4_usp_smsw_bram_16k_int_defaul...
Compiling module xil_defaultlib.xp4_usp_smsw_bram_16k_default
Compiling module xil_defaultlib.xp4_usp_smsw_bram_msix_default
Compiling module xil_defaultlib.xp4_usp_smsw_bram_tph_default
Compiling module xil_defaultlib.xp4_usp_smsw_bram_default
Compiling module xil_defaultlib.xp4_usp_smsw_model_init_ctrl(PL_...
Compiling module xil_defaultlib.xp4_usp_smsw_vf_decode(ARI_CAP_E...
Compiling module xil_defaultlib.xp4_usp_smsw_pl_eq(IMPL_TARGET="...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_sync_fifo(IMPL...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_cq_output_mux(...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_cq_intfc(IMPL_...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_async_fifo(IMP...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_cc_output_mux(...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_cc_intfc(IMPL_...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_async_fifo(IMP...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_rq_output_mux(...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_rq_intfc(IMPL_...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_sync_fifo(IMPL...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_rc_output_mux(...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_rc_intfc(IMPL_...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_intfc_int(IMPL...
Compiling module xil_defaultlib.xp4_usp_smsw_512b_intfc(IMPL_TAR...
Compiling module xil_defaultlib.xp4_usp_smsw_model_tl_rx_ccix_fi...
Compiling module xil_defaultlib.xp4_usp_smsw_model_ccix_rx_fifo_...
Compiling module xil_defaultlib.xp4_usp_smsw_model_pipe(IMPL_TAR...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_ff_chain(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_pipeline(PIPELI...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_phy_clk(PHY_MAX_...
Compiling module xil_defaultlib.xp4_usp_smsw_sync_cell
Compiling module xil_defaultlib.xp4_usp_smsw_sync(WIDTH=32'sb010...
Compiling module xil_defaultlib.xp4_usp_smsw_sync(WIDTH=32'sb010...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_phy_rst(PHY_LANE...
Compiling module xil_defaultlib.xp4_usp_smsw_sync(WIDTH=2)
Compiling module xil_defaultlib.xp4_usp_smsw_sync(WIDTH=4)
Compiling module xil_defaultlib.xp4_usp_smsw_sync(WIDTH=6)
Compiling module xil_defaultlib.xp4_usp_smsw_gt_phy_txeq
Compiling module xil_defaultlib.xp4_usp_smsw_sync(WIDTH=3)
Compiling module xil_defaultlib.xp4_usp_smsw_gt_phy_rxeq(PHY_SIM...
Compiling module xil_defaultlib.xp4_usp_smsw_sync_default
Compiling module xil_defaultlib.xp4_usp_smsw_gt_receiver_detect_...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_cdr_ctrl_on_eidl...
Compiling secureip modules ...
Compiling module unisims_ver.GTYE4_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling secureip modules ...
Compiling module unisims_ver.GTYE4_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_common(PHY_SI...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_gt_channel(PHY_S...
Compiling module xil_defaultlib.xp4_usp_smsw_gt_phy_wrapper(PHY_...
Compiling module xil_defaultlib.xp4_usp_smsw_phy_top(FPGA_FAMILY...
Compiling module xil_defaultlib.xp4c_usp_smsw_model_core_top(AXI...
Compiling module xil_defaultlib.pcie_4_c_rp_default
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=5...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie4_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim/xsim.dir/board_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 13 13:59:50 2020...
run_program: Time (s): cpu = 00:14:44 ; elapsed = 00:08:03 . Memory (MB): peak = 7729.832 ; gain = 0.000 ; free physical = 55099 ; free virtual = 109043
INFO: [USF-XSim-69] 'elaborate' step finished in '483' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 fs
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.gen_h2c_bram.H2C_DAT0_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.gen_h2c_bram.H2C_DAT1_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.gen_h2c_bram.H2C_DAT2_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.gen_h2c_bram.H2C_DAT3_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.gen_c2h_bram.C2H_DAT0_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.gen_c2h_bram.C2H_DAT1_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.gen_c2h_bram.C2H_DAT2_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.gen_c2h_bram.C2H_DAT3_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.MASTER_WRITE_FIFO.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.genblk1[0].genblk1.u_buffermem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module board.EP.xdma_app_i.blk_mem_xdma_inst.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:33472
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7792.688 ; gain = 0.000 ; free physical = 54158 ; free virtual = 108118
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 7792.688 ; gain = 53.840 ; free physical = 54158 ; free virtual = 108118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:15:11 ; elapsed = 00:08:31 . Memory (MB): peak = 7792.688 ; gain = 62.855 ; free physical = 54158 ; free virtual = 108118
