TimeQuest Timing Analyzer report for Lab1Full
Wed Dec 22 14:40:30 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'UA:inst2|S1'
 12. Slow 1200mV 85C Model Setup: 'USBBridge:isntx|USBRDn'
 13. Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_25mhz'
 15. Slow 1200mV 85C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 16. Slow 1200mV 85C Model Hold: 'clk_25mhz'
 17. Slow 1200mV 85C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 18. Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'USBBridge:isntx|USBRDn'
 20. Slow 1200mV 85C Model Hold: 'UA:inst2|S1'
 21. Slow 1200mV 85C Model Recovery: 'USBBridge:isntx|USBRDn'
 22. Slow 1200mV 85C Model Recovery: 'UA:inst2|S1'
 23. Slow 1200mV 85C Model Recovery: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'UA:inst2|S1'
 26. Slow 1200mV 85C Model Removal: 'USBBridge:isntx|USBRDn'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'UA:inst2|S1'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Slow 1200mV 85C Model Metastability Report
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'UA:inst2|S1'
 46. Slow 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'
 47. Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'clk_25mhz'
 49. Slow 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 50. Slow 1200mV 0C Model Hold: 'clk_25mhz'
 51. Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 53. Slow 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'
 54. Slow 1200mV 0C Model Hold: 'UA:inst2|S1'
 55. Slow 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'
 56. Slow 1200mV 0C Model Recovery: 'UA:inst2|S1'
 57. Slow 1200mV 0C Model Recovery: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Removal: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Removal: 'UA:inst2|S1'
 60. Slow 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'UA:inst2|S1'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Propagation Delay
 71. Minimum Propagation Delay
 72. Slow 1200mV 0C Model Metastability Report
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'UA:inst2|S1'
 79. Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'
 81. Fast 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 82. Fast 1200mV 0C Model Setup: 'clk_25mhz'
 83. Fast 1200mV 0C Model Hold: 'clk_25mhz'
 84. Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 86. Fast 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'
 87. Fast 1200mV 0C Model Hold: 'UA:inst2|S1'
 88. Fast 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'
 89. Fast 1200mV 0C Model Recovery: 'UA:inst2|S1'
 90. Fast 1200mV 0C Model Recovery: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Removal: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Removal: 'UA:inst2|S1'
 93. Fast 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'UA:inst2|S1'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. Propagation Delay
104. Minimum Propagation Delay
105. Fast 1200mV 0C Model Metastability Report
106. Multicorner Timing Analysis Summary
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Progagation Delay
112. Minimum Progagation Delay
113. Board Trace Model Assignments
114. Input Transition Times
115. Slow Corner Signal Integrity Metrics
116. Fast Corner Signal Integrity Metrics
117. Setup Transfers
118. Hold Transfers
119. Recovery Transfers
120. Removal Transfers
121. Report TCCS
122. Report RSKM
123. Unconstrained Paths
124. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Lab1Full                                                       ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst5|altpll_component|auto_generated|pll1|inclk[0] ; { inst5|altpll_component|auto_generated|pll1|clk[0] } ;
; UA:inst2|S1                                       ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { UA:inst2|S1 }                                       ;
; USBBridge:isntx|USBRDn                            ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:isntx|USBRDn }                            ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:isntx|Z_ALTERA_SYNTHESIZED }              ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 66.51 MHz  ; 66.51 MHz       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 144.09 MHz ; 144.09 MHz      ; clk_25mhz                                         ;      ;
; 173.1 MHz  ; 173.1 MHz       ; USBBridge:isntx|USBRDn                            ;      ;
; 398.09 MHz ; 398.09 MHz      ; UA:inst2|S1                                       ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; UA:inst2|S1                                       ; -10.330 ; -103.300      ;
; USBBridge:isntx|USBRDn                            ; -4.777  ; -426.513      ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -4.299  ; -152.288      ;
; clk_25mhz                                         ; -0.464  ; -1.075        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0.029   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25mhz                                         ; -2.394 ; -10.801       ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -0.769 ; -15.175       ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.670 ; -9.243        ;
; USBBridge:isntx|USBRDn                            ; -0.142 ; -1.178        ;
; UA:inst2|S1                                       ; 0.409  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:isntx|USBRDn                            ; -2.058 ; -4.084        ;
; UA:inst2|S1                                       ; 0.014  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.105  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.461 ; -1.764        ;
; UA:inst2|S1                                       ; 0.428  ; 0.000         ;
; USBBridge:isntx|USBRDn                            ; 0.493  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.487  ; -172.492      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.487  ; -47.584       ;
; UA:inst2|S1                                       ; -1.487  ; -14.870       ;
; clk_25mhz                                         ; 19.700  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 499.606 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UA:inst2|S1'                                                                                                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.330 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.420     ; 7.901      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -10.144 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 7.695      ;
; -8.741  ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 6.292      ;
; -8.605  ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 6.156      ;
; -8.429  ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 5.980      ;
; -8.378  ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 5.929      ;
; -8.309  ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.440     ; 5.860      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.772  ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.753     ; 3.940      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -4.094  ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.463     ; 3.552      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.501  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.716      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.353  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.577      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.269  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.294      ; 5.484      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.245  ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.553      ; 3.719      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.188  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.303      ; 5.412      ;
; -2.040  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.293      ; 5.254      ;
; -2.040  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.293      ; 5.254      ;
; -2.040  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.293      ; 5.254      ;
; -2.040  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.293      ; 5.254      ;
; -2.040  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 2.293      ; 5.254      ;
+---------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.777 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.690      ;
; -4.777 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.690      ;
; -4.777 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.690      ;
; -4.777 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.690      ;
; -4.777 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.690      ;
; -4.777 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.690      ;
; -4.777 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.690      ;
; -4.777 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.690      ;
; -4.572 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.485      ;
; -4.572 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.485      ;
; -4.572 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.485      ;
; -4.572 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.485      ;
; -4.572 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.485      ;
; -4.572 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.485      ;
; -4.572 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.485      ;
; -4.572 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.485      ;
; -4.548 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.461      ;
; -4.548 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.461      ;
; -4.548 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.461      ;
; -4.548 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.461      ;
; -4.548 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.461      ;
; -4.548 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.461      ;
; -4.548 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.461      ;
; -4.548 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.461      ;
; -4.316 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.090     ; 3.227      ;
; -4.309 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.090     ; 3.220      ;
; -4.280 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.193      ;
; -4.280 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.193      ;
; -4.280 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.193      ;
; -4.280 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.193      ;
; -4.280 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.193      ;
; -4.280 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.193      ;
; -4.280 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.193      ;
; -4.280 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 5.193      ;
; -4.249 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 3.163      ;
; -4.249 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 3.163      ;
; -4.223 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.090     ; 3.134      ;
; -4.076 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 4.997      ;
; -4.076 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 4.997      ;
; -4.076 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 4.997      ;
; -4.076 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 4.997      ;
; -4.076 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 4.997      ;
; -4.076 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 4.997      ;
; -4.076 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 4.997      ;
; -4.076 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.080     ; 4.997      ;
; -4.075 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.988      ;
; -4.075 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.988      ;
; -4.075 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.988      ;
; -4.075 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.988      ;
; -4.075 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.988      ;
; -4.075 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.988      ;
; -4.075 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.988      ;
; -4.075 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.988      ;
; -4.060 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.090     ; 2.971      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.964      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.964      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.964      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.964      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.964      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.964      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.964      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.964      ;
; -4.045 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.959      ;
; -4.045 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.959      ;
; -4.033 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.090     ; 2.944      ;
; -4.027 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.940      ;
; -4.027 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.940      ;
; -4.027 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.940      ;
; -4.027 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.940      ;
; -4.027 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.940      ;
; -4.027 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.940      ;
; -4.027 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.940      ;
; -4.027 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.940      ;
; -3.985 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.899      ;
; -3.985 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.899      ;
; -3.981 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.090     ; 2.892      ;
; -3.979 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.090     ; 2.890      ;
; -3.959 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[3]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 4.884      ;
; -3.959 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[2]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.076     ; 4.884      ;
; -3.952 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.866      ;
; -3.952 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.866      ;
; -3.948 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 4.868      ;
; -3.948 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 4.868      ;
; -3.948 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 4.868      ;
; -3.948 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 4.868      ;
; -3.948 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 4.868      ;
; -3.948 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.081     ; 4.868      ;
; -3.945 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.859      ;
; -3.945 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.859      ;
; -3.924 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.838      ;
; -3.924 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -2.087     ; 2.838      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.833      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.833      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.833      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.833      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.833      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.833      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.833      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.088     ; 4.833      ;
; -3.871 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.083     ; 4.789      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.299 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 1.655      ;
; -4.255 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.586     ; 1.610      ;
; -4.231 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.584     ; 1.588      ;
; -4.227 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.584     ; 1.584      ;
; -4.227 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.584     ; 1.584      ;
; -4.216 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 1.572      ;
; -4.105 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.596     ; 1.450      ;
; -4.049 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.596     ; 1.394      ;
; -3.996 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.596     ; 1.341      ;
; -3.974 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.596     ; 1.319      ;
; -3.970 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 1.326      ;
; -3.957 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.596     ; 1.302      ;
; -3.954 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.584     ; 1.311      ;
; -3.931 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.584     ; 1.288      ;
; -3.773 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.600     ; 1.114      ;
; -3.765 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 1.121      ;
; -3.763 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 1.119      ;
; -3.762 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 1.118      ;
; -3.761 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 1.117      ;
; -3.761 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 1.117      ;
; -3.760 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.584     ; 1.117      ;
; -3.734 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.596     ; 1.079      ;
; -3.728 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.584     ; 1.085      ;
; -3.727 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.600     ; 1.068      ;
; -3.709 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.596     ; 1.054      ;
; -3.702 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 1.046      ;
; -3.539 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 0.883      ;
; -3.538 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 0.882      ;
; -3.538 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 0.882      ;
; -3.538 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 0.882      ;
; -3.538 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 0.882      ;
; -3.538 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 0.882      ;
; -3.537 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 0.881      ;
; -3.536 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.597     ; 0.880      ;
; -3.528 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 0.884      ;
; -3.527 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 0.883      ;
; -3.527 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 0.883      ;
; -3.526 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 0.882      ;
; -3.526 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 0.882      ;
; -3.525 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.585     ; 0.881      ;
; -0.335 ; USBBridge:isntx|DOStrobes[3]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.207      ; 1.483      ;
; -0.156 ; USBBridge:isntx|DOStrobes[2]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.207      ; 1.304      ;
; 0.088  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.875      ; 4.489      ;
; 0.234  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.875      ; 4.343      ;
; 0.419  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.875      ; 4.658      ;
; 0.424  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.875      ; 4.653      ;
; 21.276 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[5] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 12.526     ;
; 21.397 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 12.405     ;
; 21.423 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 12.379     ;
; 21.456 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[4] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 12.346     ;
; 21.554 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 12.248     ;
; 21.594 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 12.208     ;
; 21.640 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.143     ; 12.158     ;
; 21.646 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 12.156     ;
; 21.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.143     ; 12.056     ;
; 21.846 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.143     ; 11.952     ;
; 22.260 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.143     ; 11.538     ;
; 22.318 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.143     ; 11.480     ;
; 22.441 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.143     ; 11.357     ;
; 22.518 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.143     ; 11.280     ;
; 22.611 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.143     ; 11.187     ;
; 23.325 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 10.477     ;
; 23.471 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[44]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 10.331     ;
; 23.501 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 10.301     ;
; 23.617 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 10.185     ;
; 23.647 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 10.155     ;
; 23.763 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[40]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 10.039     ;
; 23.793 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[41]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 10.009     ;
; 23.909 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[38]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.893      ;
; 23.939 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[39]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.863      ;
; 24.055 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.747      ;
; 24.085 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.717      ;
; 24.201 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[34]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.601      ;
; 24.231 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[35]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.571      ;
; 24.347 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.455      ;
; 24.377 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.425      ;
; 24.501 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|inst11                                                                                               ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -4.468     ; 10.972     ;
; 24.507 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 9.309      ;
; 24.523 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.139     ; 9.279      ;
; 24.653 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 9.163      ;
; 24.683 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[29]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 9.133      ;
; 24.799 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 9.017      ;
; 24.829 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.987      ;
; 24.945 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[24]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.871      ;
; 24.975 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.841      ;
; 25.091 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.725      ;
; 25.121 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.695      ;
; 25.237 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.579      ;
; 25.258 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG4:inst49|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.129     ; 8.554      ;
; 25.267 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.549      ;
; 25.383 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.433      ;
; 25.413 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.403      ;
; 25.529 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.287      ;
; 25.559 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.125     ; 8.257      ;
; 25.585 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.154     ; 8.202      ;
; 25.585 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.154     ; 8.202      ;
; 25.585 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.154     ; 8.202      ;
; 25.585 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.154     ; 8.202      ;
; 25.585 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.154     ; 8.202      ;
; 25.585 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.154     ; 8.202      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25mhz'                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.464 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.722      ;
; -0.451 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.709      ;
; -0.429 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.687      ;
; -0.379 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.637      ;
; -0.303 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.561      ;
; -0.296 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 4.376      ;
; -0.239 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 4.319      ;
; -0.209 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.308      ;
; -0.177 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.435      ;
; -0.155 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.413      ;
; -0.132 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.231      ;
; -0.126 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.384      ;
; -0.123 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.381      ;
; -0.106 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.205      ;
; -0.099 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.220      ; 3.357      ;
; -0.078 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.177      ;
; -0.071 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.170      ;
; -0.040 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 4.120      ;
; -0.020 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.119      ;
; -0.008 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.107      ;
; 0.000  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.099      ;
; 0.032  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.067      ;
; 0.046  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.053      ;
; 0.071  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 4.009      ;
; 0.076  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 4.004      ;
; 0.097  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.002      ;
; 0.098  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 4.001      ;
; 0.106  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 3.993      ;
; 0.153  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 3.946      ;
; 0.157  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 3.942      ;
; 0.184  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 3.915      ;
; 0.210  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 3.870      ;
; 0.259  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 3.821      ;
; 0.302  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 3.778      ;
; 0.309  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 3.790      ;
; 0.310  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 3.789      ;
; 0.321  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 3.778      ;
; 0.334  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 3.746      ;
; 0.345  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.042      ; 3.735      ;
; 0.346  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 3.061      ; 3.753      ;
; 16.530 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.133     ; 3.338      ;
; 16.530 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.133     ; 3.338      ;
; 16.530 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.133     ; 3.338      ;
; 16.530 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.133     ; 3.338      ;
; 17.918 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.132     ; 1.951      ;
; 18.066 ; UA:inst2|DFF_inst4                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.131     ; 1.804      ;
; 18.086 ; UA:inst2|DFF_inst5                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.131     ; 1.784      ;
; 18.259 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S2                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; 0.248      ; 1.990      ;
; 18.302 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.028     ; 1.671      ;
; 19.073 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|DFF_inst5                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.030     ; 0.898      ;
; 19.075 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|DFF_inst4                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.030     ; 0.896      ;
; 19.731 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.067      ; 6.257      ;
; 19.731 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.067      ; 6.257      ;
; 19.731 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.067      ; 6.257      ;
; 19.731 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 6.067      ; 6.257      ;
; 37.945 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.975      ;
; 37.963 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.957      ;
; 37.993 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.927      ;
; 38.075 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.845      ;
; 38.082 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.838      ;
; 38.091 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.829      ;
; 38.623 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.297      ;
; 38.647 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.273      ;
; 38.660 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.260      ;
; 38.662 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.081     ; 1.258      ;
; 39.463 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.067      ; 6.525      ;
; 39.463 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.067      ; 6.525      ;
; 39.463 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.067      ; 6.525      ;
; 39.463 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 6.067      ; 6.525      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.029 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 3.239      ;
; 0.132 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 3.147      ;
; 0.134 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 3.134      ;
; 0.135 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.859      ; 3.145      ;
; 0.135 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.859      ; 3.145      ;
; 0.153 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 3.126      ;
; 0.156 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 3.112      ;
; 0.162 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 3.106      ;
; 0.167 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 3.112      ;
; 0.178 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 3.090      ;
; 0.179 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.859      ; 3.101      ;
; 0.190 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.859      ; 3.090      ;
; 0.194 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 3.085      ;
; 0.213 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 3.066      ;
; 0.256 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 3.023      ;
; 0.256 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.846      ; 3.011      ;
; 0.264 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 3.015      ;
; 0.286 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.846      ; 2.981      ;
; 0.292 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 2.987      ;
; 0.305 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.846      ; 2.962      ;
; 0.312 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 2.956      ;
; 0.314 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.859      ; 2.966      ;
; 0.324 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 2.944      ;
; 0.329 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 2.939      ;
; 0.337 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.846      ; 2.930      ;
; 0.362 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.859      ; 2.918      ;
; 0.400 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.843      ; 2.864      ;
; 0.415 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.846      ; 2.852      ;
; 0.423 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.859      ; 2.857      ;
; 0.439 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.847      ; 2.829      ;
; 0.464 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.858      ; 2.815      ;
; 0.523 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.859      ; 2.757      ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25mhz'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.394 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.408      ; 4.306      ;
; -2.394 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.408      ; 4.306      ;
; -2.394 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.408      ; 4.306      ;
; -2.394 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 6.408      ; 4.306      ;
; -0.424 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.300      ;
; -0.407 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.297      ;
; -0.394 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.330      ;
; -0.359 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.345      ;
; -0.355 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.369      ;
; -0.339 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.385      ;
; -0.333 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.371      ;
; -0.295 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.409      ;
; -0.250 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.454      ;
; -0.239 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.465      ;
; -0.229 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.495      ;
; -0.227 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.497      ;
; -0.220 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.504      ;
; -0.200 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.524      ;
; -0.197 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.527      ;
; -0.161 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.563      ;
; -0.150 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.574      ;
; -0.137 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.567      ;
; -0.137 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.587      ;
; -0.124 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.600      ;
; -0.120 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.584      ;
; -0.120 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.604      ;
; -0.094 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.630      ;
; -0.034 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.690      ;
; -0.027 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.677      ;
; 0.033  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.420      ; 3.737      ;
; 0.049  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.773      ;
; 0.052  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.776      ;
; 0.057  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.781      ;
; 0.116  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.440      ; 3.840      ;
; 0.177  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.024      ;
; 0.212  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.059      ;
; 0.222  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.069      ;
; 0.248  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.095      ;
; 0.276  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.123      ;
; 0.277  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.124      ;
; 0.290  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.137      ;
; 0.360  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.207      ;
; 0.362  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.209      ;
; 0.385  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.563      ; 3.232      ;
; 0.728  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.041      ;
; 0.730  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.043      ;
; 0.743  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.056      ;
; 0.744  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.057      ;
; 1.082  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.395      ;
; 1.082  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.395      ;
; 1.091  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.404      ;
; 1.091  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.404      ;
; 1.213  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.526      ;
; 1.222  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.081      ; 1.535      ;
; 17.626 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.408      ; 4.326      ;
; 17.626 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.408      ; 4.326      ;
; 17.626 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.408      ; 4.326      ;
; 17.626 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 6.408      ; 4.326      ;
; 20.438 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|DFF_inst4                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.132      ; 0.802      ;
; 20.438 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|DFF_inst5                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.132      ; 0.802      ;
; 21.162 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S2                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.456      ; 1.850      ;
; 21.207 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.133      ; 1.572      ;
; 21.358 ; UA:inst2|DFF_inst5                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.031      ; 1.621      ;
; 21.376 ; UA:inst2|DFF_inst4                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.031      ; 1.639      ;
; 21.536 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.029      ; 1.797      ;
; 22.905 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.028      ; 3.165      ;
; 22.905 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.028      ; 3.165      ;
; 22.905 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.028      ; 3.165      ;
; 22.905 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.028      ; 3.165      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.769 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.436      ; 2.459      ;
; -0.718 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.435      ; 2.509      ;
; -0.676 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.431      ; 2.547      ;
; -0.616 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.435      ; 2.611      ;
; -0.609 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.446      ; 2.629      ;
; -0.608 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.435      ; 2.619      ;
; -0.593 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.435      ; 2.634      ;
; -0.593 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.436      ; 2.635      ;
; -0.581 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.658      ;
; -0.572 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.667      ;
; -0.529 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.710      ;
; -0.524 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.446      ; 2.714      ;
; -0.523 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.446      ; 2.715      ;
; -0.512 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.435      ; 2.715      ;
; -0.512 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.435      ; 2.715      ;
; -0.503 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.736      ;
; -0.502 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.737      ;
; -0.486 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.435      ; 2.741      ;
; -0.452 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.446      ; 2.786      ;
; -0.442 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.436      ; 2.786      ;
; -0.414 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.436      ; 2.814      ;
; -0.409 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.436      ; 2.819      ;
; -0.404 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.835      ;
; -0.391 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.848      ;
; -0.358 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.436      ; 2.870      ;
; -0.328 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.911      ;
; -0.295 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.446      ; 2.943      ;
; -0.286 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.953      ;
; -0.264 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.435      ; 2.963      ;
; -0.246 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.993      ;
; -0.241 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.447      ; 2.998      ;
; -0.219 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.446      ; 3.019      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.670 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|DFFE_inst33                                                                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.542      ; 4.445      ;
; -0.657 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.542      ; 4.458      ;
; -0.493 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|DFFE_inst33                                                                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.542      ; 4.122      ;
; -0.482 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.703      ; 7.463      ;
; -0.383 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|inst36                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 3.806      ;
; -0.323 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.542      ; 4.292      ;
; -0.294 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.962      ; 3.910      ;
; -0.292 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.962      ; 3.912      ;
; -0.292 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.962      ; 3.912      ;
; -0.291 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.962      ; 3.913      ;
; -0.253 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 3.936      ;
; -0.249 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 3.940      ;
; -0.248 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 3.941      ;
; -0.211 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.703      ; 7.734      ;
; -0.211 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.703      ; 7.734      ;
; -0.211 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.703      ; 7.734      ;
; -0.211 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.703      ; 7.734      ;
; -0.211 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.703      ; 7.734      ;
; -0.162 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.952      ; 4.032      ;
; -0.162 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.952      ; 4.032      ;
; -0.162 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.952      ; 4.032      ;
; -0.161 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.952      ; 4.033      ;
; -0.159 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.952      ; 4.035      ;
; -0.159 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.945      ; 4.028      ;
; -0.159 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.945      ; 4.028      ;
; -0.155 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.945      ; 4.032      ;
; -0.146 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.942      ; 4.038      ;
; -0.146 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.942      ; 4.038      ;
; -0.146 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.042      ;
; -0.146 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.942      ; 4.038      ;
; -0.145 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.043      ;
; -0.145 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.942      ; 4.039      ;
; -0.145 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.043      ;
; -0.145 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.043      ;
; -0.145 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.942      ; 4.039      ;
; -0.143 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.942      ; 4.041      ;
; -0.143 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.045      ;
; -0.140 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.048      ;
; -0.140 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.048      ;
; -0.136 ; USBBridge:isntx|DOStrobes[2]                                                 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.042      ; 1.218      ;
; -0.088 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.114      ;
; -0.086 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.116      ;
; -0.085 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.117      ;
; -0.084 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.118      ;
; -0.084 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.118      ;
; -0.082 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.120      ;
; -0.082 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.120      ;
; -0.082 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.960      ; 4.120      ;
; -0.042 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.952      ; 4.152      ;
; -0.026 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.162      ;
; -0.022 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.945      ; 4.165      ;
; -0.021 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.945      ; 4.166      ;
; -0.003 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.962      ; 4.201      ;
; -0.001 ; USBBridge:isntx|DOStrobes[3]                                                 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.042      ; 1.353      ;
; 0.001  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.946      ; 4.189      ;
; 0.049  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 4.238      ;
; 0.049  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 4.238      ;
; 0.051  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 4.240      ;
; 0.052  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 4.241      ;
; 0.056  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.947      ; 4.245      ;
; 0.237  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.948      ; 4.427      ;
; 0.246  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.948      ; 4.436      ;
; 0.377  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.948      ; 4.567      ;
; 0.386  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.948      ; 4.576      ;
; 0.423  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.424  ; courseProject:inst|inst36                                                    ; courseProject:inst|inst36                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.424  ; USBBridge:isntx|DFFE_inst23                                                  ; USBBridge:isntx|DFFE_inst23                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.517  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.948      ; 4.707      ;
; 0.526  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.948      ; 4.716      ;
; 0.657  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.948      ; 4.847      ;
; 0.660  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.997      ;
; 0.665  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG4:inst49|lpm_ff:lpm_ff_component|dffs[7]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.957      ; 4.864      ;
; 0.666  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.948      ; 4.856      ;
; 0.677  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.678  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.679  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]   ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.705  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.705  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.705  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.706  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.707  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.142 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 3.747      ;
; -0.142 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 3.747      ;
; -0.142 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 3.747      ;
; -0.142 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 3.747      ;
; -0.142 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 3.747      ;
; -0.142 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 3.747      ;
; -0.142 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 3.747      ;
; -0.142 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 3.747      ;
; -0.007 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 3.878      ;
; -0.007 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 3.878      ;
; -0.007 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 3.878      ;
; -0.007 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 3.878      ;
; -0.007 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 3.878      ;
; -0.007 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 3.878      ;
; 0.034  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 3.922      ;
; 0.034  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 3.922      ;
; 0.075  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 3.965      ;
; 0.075  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 3.965      ;
; 0.075  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 3.965      ;
; 0.075  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 3.965      ;
; 0.075  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 3.965      ;
; 0.075  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 3.965      ;
; 0.075  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 3.965      ;
; 0.075  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 3.965      ;
; 0.112  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.000      ;
; 0.112  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.000      ;
; 0.112  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.000      ;
; 0.112  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.000      ;
; 0.112  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.000      ;
; 0.112  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.000      ;
; 0.112  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.000      ;
; 0.112  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.000      ;
; 0.125  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.010      ;
; 0.125  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.010      ;
; 0.125  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.010      ;
; 0.125  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.010      ;
; 0.125  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.010      ;
; 0.125  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.010      ;
; 0.125  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.010      ;
; 0.155  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.040      ;
; 0.155  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.040      ;
; 0.155  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.040      ;
; 0.155  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.040      ;
; 0.155  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.040      ;
; 0.155  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.593      ; 4.040      ;
; 0.171  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.599      ; 4.062      ;
; 0.171  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.599      ; 4.062      ;
; 0.266  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.601      ; 4.159      ;
; 0.266  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.601      ; 4.159      ;
; 0.269  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.150      ;
; 0.269  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.150      ;
; 0.269  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.150      ;
; 0.269  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.150      ;
; 0.269  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.150      ;
; 0.269  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.150      ;
; 0.269  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.150      ;
; 0.269  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.150      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.232      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.232      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.232      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.232      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.232      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.232      ;
; 0.344  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.232      ;
; 0.372  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.253      ;
; 0.372  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.253      ;
; 0.372  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.253      ;
; 0.372  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.253      ;
; 0.372  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.253      ;
; 0.372  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.253      ;
; 0.372  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.253      ;
; 0.372  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.253      ;
; 0.375  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.256      ;
; 0.375  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.256      ;
; 0.375  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.256      ;
; 0.375  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.256      ;
; 0.375  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.256      ;
; 0.375  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.256      ;
; 0.375  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.256      ;
; 0.375  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.589      ; 4.256      ;
; 0.377  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.596      ; 4.265      ;
; 0.385  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.272      ;
; 0.385  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.272      ;
; 0.385  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.272      ;
; 0.385  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.272      ;
; 0.398  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 4.288      ;
; 0.398  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.598      ; 4.288      ;
; 0.420  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.599      ; 4.311      ;
; 0.420  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.599      ; 4.311      ;
; 0.420  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.599      ; 4.311      ;
; 0.420  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.599      ; 4.311      ;
; 0.434  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.321      ;
; 0.434  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.321      ;
; 0.434  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.321      ;
; 0.434  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.321      ;
; 0.434  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.321      ;
; 0.434  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.321      ;
; 0.434  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.321      ;
; 0.434  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.595      ; 4.321      ;
; 0.502  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.597      ; 4.391      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UA:inst2|S1'                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.409 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.928      ; 3.830      ;
; 0.489 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 0.801      ;
; 0.742 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.054      ;
; 0.743 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.055      ;
; 0.744 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.056      ;
; 0.744 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.056      ;
; 0.744 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.056      ;
; 0.745 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.057      ;
; 0.747 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.059      ;
; 0.760 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.072      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.852 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.928      ; 3.773      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.886 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.036      ;
; 0.948 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.260      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.029 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.179      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.030 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.180      ;
; 1.097 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.409      ;
; 1.097 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.409      ;
; 1.098 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.410      ;
; 1.099 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.411      ;
; 1.104 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.416      ;
; 1.105 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.417      ;
; 1.105 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.417      ;
; 1.108 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.420      ;
; 1.113 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.425      ;
; 1.114 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.426      ;
; 1.117 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.429      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.204 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.354      ;
; 1.228 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.540      ;
; 1.228 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.540      ;
; 1.229 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.541      ;
; 1.230 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.542      ;
; 1.237 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.549      ;
; 1.237 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.549      ;
; 1.239 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.551      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.858      ; 4.394      ;
; 1.244 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.556      ;
; 1.245 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.080      ; 1.557      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                   ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -2.058 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -1.042     ; 1.937      ;
; -2.026 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -1.042     ; 1.905      ;
; -0.210 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; 1.834      ; 3.045      ;
; -0.173 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; 1.834      ; 3.008      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UA:inst2|S1'                                                                                                                                                                                  ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
; 0.014 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.123      ; 2.110      ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.105   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.209      ; 3.045      ;
; 0.105   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.209      ; 3.045      ;
; 0.142   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.209      ; 3.008      ;
; 0.142   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.209      ; 3.008      ;
; 29.791  ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; courseProject:inst|inst11            ; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.611     ; 6.539      ;
; 499.128 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 5.437      ; 6.300      ;
; 997.974 ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.937      ;
; 997.974 ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|DFFE_inst23          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.937      ;
; 998.006 ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.905      ;
; 998.006 ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|DFFE_inst33          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.905      ;
; 998.977 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 5.437      ; 6.451      ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.461  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.965      ; 2.816      ;
; -0.461  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.965      ; 2.816      ;
; -0.421  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.965      ; 2.856      ;
; -0.421  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.965      ; 2.856      ;
; 0.254   ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.687      ; 6.183      ;
; 1.446   ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.768      ;
; 1.446   ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|DFFE_inst33          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.768      ;
; 1.475   ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.797      ;
; 1.475   ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|DFFE_inst23          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.797      ;
; 8.668   ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; courseProject:inst|inst11            ; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.912     ; 6.068      ;
; 500.107 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 5.687      ; 6.036      ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UA:inst2|S1'                                                                                                                                                                                   ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
; 0.428 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.351      ; 2.011      ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                   ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 0.493 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 2.091      ; 2.816      ;
; 0.533 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 2.091      ; 2.856      ;
; 1.683 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; -0.207     ; 1.768      ;
; 1.712 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; -0.207     ; 1.797      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.286  ; 0.474        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.287  ; 0.475        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.304  ; 0.524        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.304  ; 0.524        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.304  ; 0.524        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.304  ; 0.524        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.304  ; 0.524        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.304  ; 0.524        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.305  ; 0.525        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'UA:inst2|S1'                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; 0.183  ; 0.403        ; 0.220          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|inclk[0]                                                                               ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|outclk                                                                                 ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                             ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1|q                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1|q                                                                                              ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                             ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|inclk[0]                                                                               ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|outclk                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 19.700 ; 19.935       ; 0.235          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.702 ; 19.890       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 19.703 ; 19.938       ; 0.235          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.705 ; 19.940       ; 0.235          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 19.742 ; 19.962       ; 0.220          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 19.742 ; 19.962       ; 0.220          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 19.742 ; 19.962       ; 0.220          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 19.753 ; 19.988       ; 0.235          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 19.760 ; 19.995       ; 0.235          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 19.789 ; 20.009       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 19.790 ; 20.010       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
; 19.801 ; 19.989       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 19.801 ; 19.989       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 19.801 ; 19.989       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 19.801 ; 19.989       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 19.801 ; 19.989       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
; 19.808 ; 20.043       ; 0.235          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 19.809 ; 20.044       ; 0.235          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.812 ; 20.047       ; 0.235          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.841 ; 19.841       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2|clk                                                                                                            ;
; 19.849 ; 20.037       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 19.850 ; 20.038       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 19.850 ; 20.038       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 19.873 ; 19.873       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1|dataa                                                                                                        ;
; 19.883 ; 19.883       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1|combout                                                                                                      ;
; 19.887 ; 20.107       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout                                                             ;
; 19.941 ; 19.941       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|DFF_inst4|clk                                                                                                     ;
; 19.941 ; 19.941       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|DFF_inst5|clk                                                                                                     ;
; 19.941 ; 19.941       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S1|clk                                                                                                            ;
; 19.941 ; 19.941       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|SYNTHESIZED_WIRE_11|clk                                                                                           ;
; 19.941 ; 19.941       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 19.941 ; 19.941       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 19.941 ; 19.941       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 19.941 ; 19.941       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                                                                                       ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a8|clk0                                                    ;
; 19.962 ; 19.962       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                                                                                         ;
; 19.962 ; 19.962       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                                                                                           ;
; 19.972 ; 19.972       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]                                                                     ;
; 19.981 ; 19.981       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 19.984 ; 19.984       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a3|clk0                                                    ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                                    ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|inclk[0]                                                                                             ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|outclk                                                                                               ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                                                                                       ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|inclk[0]                                                                                             ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|outclk                                                                                               ;
; 20.014 ; 20.014       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                                    ;
; 20.016 ; 20.016       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a3|clk0                                                    ;
; 20.019 ; 20.019       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 20.027 ; 20.027       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                                                                                         ;
; 20.037 ; 20.037       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                                                                                           ;
; 20.040 ; 20.040       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a8|clk0                                                    ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                                                                                       ;
; 20.058 ; 20.058       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S1|clk                                                                                                            ;
; 20.058 ; 20.058       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|SYNTHESIZED_WIRE_11|clk                                                                                           ;
; 20.059 ; 20.059       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|DFF_inst4|clk                                                                                                     ;
; 20.059 ; 20.059       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|DFF_inst5|clk                                                                                                     ;
; 20.059 ; 20.059       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 20.059 ; 20.059       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 20.059 ; 20.059       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 20.059 ; 20.059       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout                                                             ;
; 20.112 ; 20.112       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1|combout                                                                                                      ;
; 20.123 ; 20.123       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1|dataa                                                                                                        ;
; 20.155 ; 20.155       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2|clk                                                                                                            ;
; 35.799 ; 40.000       ; 4.201          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 35.799 ; 40.000       ; 4.201          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 35.799 ; 40.000       ; 4.201          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 35.799 ; 40.000       ; 4.201          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                                                                               ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 499.606 ; 499.826      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0]              ;
; 499.606 ; 499.826      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1]              ;
; 499.606 ; 499.826      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2]              ;
; 499.606 ; 499.826      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3]              ;
; 499.606 ; 499.826      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4]              ;
; 499.606 ; 499.826      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ;
; 499.658 ; 499.878      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|inst11                                                                                               ;
; 499.710 ; 499.898      ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst23                                                                                             ;
; 499.710 ; 499.898      ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst33                                                                                             ;
; 499.710 ; 499.898      ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ;
; 499.710 ; 499.898      ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21]           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0]          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1]          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2]          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|inst36                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[4] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[5] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10]           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14]           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15]           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17]           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18]           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22]           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31]           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]            ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                               ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                               ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                           ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                                                           ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                           ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[34]                                                           ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[35]                                                           ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                                                           ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                           ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[38]                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 3.971 ; 4.149 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 3.761 ; 3.972 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 3.971 ; 4.149 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 1.816 ; 2.044 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 2.468 ; 2.556 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 2.037 ; 2.295 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 3.565 ; 3.699 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.991 ; 3.003 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 3.099 ; 3.329 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 6.630 ; 7.076 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 7.623 ; 7.959 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -0.754 ; -0.975 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -0.839 ; -1.093 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -1.143 ; -1.351 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -0.754 ; -0.979 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -0.849 ; -1.092 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -0.825 ; -0.975 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -1.275 ; -1.541 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -1.052 ; -1.242 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -1.032 ; -1.262 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -5.913 ; -6.342 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -6.867 ; -7.191 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; USBBridge:isntx|USBRDn               ; 6.783  ; 7.006  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[3]     ; USBBridge:isntx|USBRDn               ; 6.520  ; 6.611  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[4]     ; USBBridge:isntx|USBRDn               ; 6.783  ; 7.006  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[7]     ; USBBridge:isntx|USBRDn               ; 6.735  ; 6.932  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|USBRDn               ; 18.342 ; 17.864 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn               ; 16.285 ; 15.719 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn               ; 14.809 ; 14.505 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn               ; 16.287 ; 15.906 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn               ; 14.131 ; 13.772 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn               ; 15.553 ; 15.082 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn               ; 18.342 ; 17.864 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn               ; 16.157 ; 15.778 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn               ; 15.992 ; 15.400 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ; 4.201  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ;        ; 4.023  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 6.128  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 6.128  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.936  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.936  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 14.305 ; 13.739 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 14.305 ; 13.739 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.512 ; 11.361 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.152 ; 11.048 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.693  ; 9.495  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.074 ; 10.711 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 13.690 ; 13.361 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 12.132 ; 11.697 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 12.210 ; 11.793 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; BusOut[*]   ; clk_25mhz                            ; 8.249  ; 8.196  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                            ; 7.602  ; 7.428  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                            ; 6.889  ; 6.677  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                            ; 6.171  ; 5.910  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                            ; 5.801  ; 5.546  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                            ; 4.553  ; 4.547  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                            ; 5.968  ; 5.925  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                            ; 7.101  ; 6.988  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                            ; 5.925  ; 5.777  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                            ; 5.879  ; 5.763  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                            ; 5.033  ; 4.904  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                            ; 5.372  ; 5.194  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                            ; 4.806  ; 4.671  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                            ; 6.404  ; 6.112  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                            ; 6.161  ; 5.990  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                            ; 5.921  ; 5.817  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                            ; 7.570  ; 7.434  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                            ; 6.455  ; 6.382  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                            ; 7.068  ; 6.961  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                            ; 4.696  ; 4.592  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                            ; 6.102  ; 5.835  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                            ; 6.172  ; 5.910  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                            ; 5.576  ; 5.524  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                            ; 8.249  ; 8.196  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                            ; 5.530  ; 5.354  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                            ; 5.155  ; 5.062  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                            ; 5.874  ; 5.684  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                            ; 6.557  ; 6.221  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                            ; 5.989  ; 5.727  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                            ; 5.402  ; 5.252  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                            ; 5.103  ; 4.986  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                            ; 6.142  ; 5.888  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                            ; 5.436  ; 5.231  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; DIV10       ; clk_25mhz                            ; 5.689  ; 5.702  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ;        ; 4.763  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ;        ; 4.763  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 13.382 ; 12.966 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 13.382 ; 12.966 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 10.409 ; 9.915  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 10.592 ; 10.516 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 9.811  ; 9.424  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 11.083 ; 10.487 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 9.001  ; 8.718  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 9.117  ; 8.887  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 9.027  ; 8.865  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ; 9.635  ; 9.888  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ; 4.631  ;        ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]     ; clk_25mhz                            ; 9.635  ; 9.888  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 6.433  ; 6.433  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 6.433  ; 6.433  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 6.433  ; 6.433  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 5.772  ; 5.772  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 6.067  ; 6.067  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 6.206  ; 6.206  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 6.433  ; 6.433  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 5.858  ; 5.858  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 5.772  ; 5.772  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                            ; 4.623  ; 4.483  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; USBBridge:isntx|USBRDn               ; 6.172  ; 6.248  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[3]     ; USBBridge:isntx|USBRDn               ; 6.172  ; 6.248  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[4]     ; USBBridge:isntx|USBRDn               ; 6.594  ; 6.810  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[7]     ; USBBridge:isntx|USBRDn               ; 6.547  ; 6.738  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|USBRDn               ; 7.781  ; 7.565  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn               ; 9.060  ; 8.601  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn               ; 8.232  ; 7.894  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn               ; 10.147 ; 10.130 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn               ; 9.043  ; 8.739  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn               ; 9.570  ; 9.354  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn               ; 8.984  ; 8.708  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn               ; 9.903  ; 9.532  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn               ; 7.781  ; 7.565  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ; 4.130  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ;        ; 3.959  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 5.980  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 5.980  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.795  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.795  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 8.547  ; 8.336  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 12.659 ; 11.977 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 10.431 ; 10.176 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 10.022 ; 9.926  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 8.547  ; 8.336  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.845  ; 9.477  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.905 ; 11.418 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.942  ; 9.630  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 10.186 ; 9.777  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; BusOut[*]   ; clk_25mhz                            ; 4.073  ; 4.067  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                            ; 7.056  ; 6.891  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                            ; 6.314  ; 6.109  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                            ; 5.623  ; 5.371  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                            ; 5.269  ; 5.023  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                            ; 4.073  ; 4.067  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                            ; 5.430  ; 5.389  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                            ; 6.516  ; 6.407  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                            ; 5.387  ; 5.244  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                            ; 5.342  ; 5.230  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                            ; 4.534  ; 4.410  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                            ; 4.856  ; 4.685  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                            ; 4.314  ; 4.183  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                            ; 5.849  ; 5.569  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                            ; 5.614  ; 5.448  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                            ; 5.384  ; 5.282  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                            ; 7.024  ; 6.897  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                            ; 5.896  ; 5.824  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                            ; 6.485  ; 6.381  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                            ; 4.208  ; 4.107  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                            ; 5.558  ; 5.301  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                            ; 5.628  ; 5.376  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                            ; 5.052  ; 5.000  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                            ; 7.677  ; 7.629  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                            ; 5.008  ; 4.838  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                            ; 4.648  ; 4.558  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                            ; 5.338  ; 5.154  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                            ; 5.994  ; 5.670  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                            ; 5.450  ; 5.197  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                            ; 4.887  ; 4.743  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                            ; 4.599  ; 4.485  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                            ; 5.596  ; 5.351  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                            ; 4.918  ; 4.721  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; DIV10       ; clk_25mhz                            ; 5.219  ; 5.235  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ;        ; 4.221  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ;        ; 4.221  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 5.816  ; 5.519  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 6.971  ; 6.600  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 6.624  ; 6.555  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 7.810  ; 7.745  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 6.368  ; 6.065  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 5.816  ; 5.519  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 6.114  ; 5.894  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 6.459  ; 6.230  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 6.302  ; 6.128  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ; 4.081  ; 9.113  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ; 4.081  ;        ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]     ; clk_25mhz                            ; 8.869  ; 9.113  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 4.489  ; 4.489  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 5.048  ; 5.048  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 5.048  ; 5.048  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 4.489  ; 4.489  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 4.737  ; 4.737  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 4.889  ; 4.889  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 5.048  ; 5.048  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 4.598  ; 4.598  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 4.489  ; 4.489  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                            ; 4.137  ; 4.001  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.336 ; 7.199 ; 7.688 ; 7.688 ;
; mode_usb_n ; usb_d[1]    ; 7.336 ; 7.199 ; 7.688 ; 7.688 ;
; mode_usb_n ; usb_d[2]    ; 6.753 ; 6.616 ; 7.027 ; 7.027 ;
; mode_usb_n ; usb_d[3]    ; 7.011 ; 6.874 ; 7.322 ; 7.322 ;
; mode_usb_n ; usb_d[4]    ; 7.157 ; 7.026 ; 7.461 ; 7.461 ;
; mode_usb_n ; usb_d[5]    ; 7.336 ; 7.199 ; 7.688 ; 7.688 ;
; mode_usb_n ; usb_d[6]    ; 6.855 ; 6.724 ; 7.113 ; 7.113 ;
; mode_usb_n ; usb_d[7]    ; 6.753 ; 6.616 ; 7.027 ; 7.027 ;
; mode_usb_n ; usb_rdn     ; 5.570 ; 5.570 ; 5.761 ; 5.630 ;
; mode_usb_n ; usb_wr      ; 5.616 ; 5.616 ; 5.810 ; 5.679 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.601 ; 6.601 ; 6.925 ; 6.991 ;
; mode_usb_n ; usb_d[1]    ; 6.601 ; 6.601 ; 6.925 ; 6.991 ;
; mode_usb_n ; usb_d[2]    ; 6.042 ; 6.042 ; 6.290 ; 6.356 ;
; mode_usb_n ; usb_d[3]    ; 6.290 ; 6.290 ; 6.573 ; 6.639 ;
; mode_usb_n ; usb_d[4]    ; 6.442 ; 6.442 ; 6.718 ; 6.778 ;
; mode_usb_n ; usb_d[5]    ; 6.601 ; 6.601 ; 6.925 ; 6.991 ;
; mode_usb_n ; usb_d[6]    ; 6.151 ; 6.151 ; 6.384 ; 6.444 ;
; mode_usb_n ; usb_d[7]    ; 6.042 ; 6.042 ; 6.290 ; 6.356 ;
; mode_usb_n ; usb_rdn     ; 4.940 ; 5.000 ; 5.126 ; 5.126 ;
; mode_usb_n ; usb_wr      ; 4.984 ; 5.044 ; 5.172 ; 5.172 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 71.06 MHz  ; 71.06 MHz       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 153.05 MHz ; 153.05 MHz      ; clk_25mhz                                         ;                                                ;
; 183.25 MHz ; 183.25 MHz      ; USBBridge:isntx|USBRDn                            ;                                                ;
; 442.48 MHz ; 402.09 MHz      ; UA:inst2|S1                                       ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; UA:inst2|S1                                       ; -9.548 ; -95.480       ;
; USBBridge:isntx|USBRDn                            ; -4.457 ; -398.176      ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -3.794 ; -132.455      ;
; clk_25mhz                                         ; -0.465 ; -1.362        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -0.251 ; -1.712        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25mhz                                         ; -2.063 ; -9.581        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.512 ; -7.064        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -0.503 ; -6.486        ;
; USBBridge:isntx|USBRDn                            ; -0.034 ; -0.272        ;
; UA:inst2|S1                                       ; 0.449  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.764 ; -3.500        ;
; UA:inst2|S1                                       ; 0.050  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.123  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.467 ; -1.796        ;
; UA:inst2|S1                                       ; 0.371  ; 0.000         ;
; USBBridge:isntx|USBRDn                            ; 0.391  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.487  ; -172.492      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.487  ; -47.584       ;
; UA:inst2|S1                                       ; -1.487  ; -14.870       ;
; clk_25mhz                                         ; 19.590  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 499.409 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UA:inst2|S1'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.548 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.159     ; 7.381      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -9.363 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.178     ; 7.177      ;
; -8.030 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.176     ; 5.846      ;
; -7.928 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.176     ; 5.744      ;
; -7.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.176     ; 5.558      ;
; -7.687 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.176     ; 5.503      ;
; -7.630 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -3.176     ; 5.446      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -4.431 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.608     ; 3.745      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -3.989 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -1.553     ; 3.358      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.510 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.421      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.381 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.300      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.296 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.989      ; 5.207      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.240 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.997      ; 5.159      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.234 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.323      ; 3.479      ;
; -2.093 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.987      ; 5.002      ;
; -2.093 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.987      ; 5.002      ;
; -2.093 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.987      ; 5.002      ;
; -2.093 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.987      ; 5.002      ;
; -2.093 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.987      ; 5.002      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.381      ;
; -4.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.381      ;
; -4.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.381      ;
; -4.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.381      ;
; -4.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.381      ;
; -4.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.381      ;
; -4.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.381      ;
; -4.457 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 5.381      ;
; -4.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.199      ;
; -4.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.199      ;
; -4.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.199      ;
; -4.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.199      ;
; -4.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.199      ;
; -4.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.199      ;
; -4.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.199      ;
; -4.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.199      ;
; -4.250 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.173      ;
; -4.250 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.173      ;
; -4.250 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.173      ;
; -4.250 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.173      ;
; -4.250 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.173      ;
; -4.250 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.173      ;
; -4.250 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.173      ;
; -4.250 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 5.173      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.975      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.975      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.975      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.975      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.975      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.975      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.975      ;
; -4.051 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.975      ;
; -3.956 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.916     ; 3.042      ;
; -3.920 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.916     ; 3.006      ;
; -3.890 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.923     ; 2.969      ;
; -3.890 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.923     ; 2.969      ;
; -3.870 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.793      ;
; -3.870 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.793      ;
; -3.870 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.793      ;
; -3.870 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.793      ;
; -3.870 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.793      ;
; -3.870 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.793      ;
; -3.870 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.793      ;
; -3.870 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.793      ;
; -3.866 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.916     ; 2.952      ;
; -3.844 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.767      ;
; -3.844 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.767      ;
; -3.844 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.767      ;
; -3.844 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.767      ;
; -3.844 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.767      ;
; -3.844 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.767      ;
; -3.844 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.767      ;
; -3.844 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.079     ; 4.767      ;
; -3.803 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.734      ;
; -3.803 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.734      ;
; -3.803 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.734      ;
; -3.803 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.734      ;
; -3.803 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.734      ;
; -3.803 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.734      ;
; -3.803 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.734      ;
; -3.803 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.734      ;
; -3.796 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.720      ;
; -3.796 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.720      ;
; -3.796 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.720      ;
; -3.796 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.720      ;
; -3.796 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.720      ;
; -3.796 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.720      ;
; -3.796 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.720      ;
; -3.796 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.720      ;
; -3.728 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.916     ; 2.814      ;
; -3.710 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[3]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.066     ; 4.646      ;
; -3.710 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[2]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.066     ; 4.646      ;
; -3.699 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.916     ; 2.785      ;
; -3.697 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.621      ;
; -3.697 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.621      ;
; -3.697 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.621      ;
; -3.697 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.621      ;
; -3.697 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.621      ;
; -3.697 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.621      ;
; -3.697 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.621      ;
; -3.697 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.078     ; 4.621      ;
; -3.681 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.612      ;
; -3.681 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.612      ;
; -3.681 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.612      ;
; -3.681 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.612      ;
; -3.681 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.612      ;
; -3.681 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.612      ;
; -3.669 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.923     ; 2.748      ;
; -3.669 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.923     ; 2.748      ;
; -3.633 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.916     ; 2.719      ;
; -3.627 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.558      ;
; -3.627 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.558      ;
; -3.627 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.558      ;
; -3.627 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.558      ;
; -3.627 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.558      ;
; -3.627 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.071     ; 4.558      ;
; -3.624 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.923     ; 2.703      ;
; -3.624 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -1.923     ; 2.703      ;
; -3.622 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 4.552      ;
; -3.622 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.072     ; 4.552      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.794 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.177     ; 1.559      ;
; -3.748 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.512      ;
; -3.727 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.177     ; 1.492      ;
; -3.727 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.177     ; 1.492      ;
; -3.719 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.177     ; 1.484      ;
; -3.715 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.479      ;
; -3.624 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.190     ; 1.376      ;
; -3.585 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.188     ; 1.339      ;
; -3.531 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.188     ; 1.285      ;
; -3.507 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.188     ; 1.261      ;
; -3.491 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.188     ; 1.245      ;
; -3.471 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.179     ; 1.234      ;
; -3.456 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.177     ; 1.221      ;
; -3.413 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.177     ; 1.178      ;
; -3.303 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.192     ; 1.053      ;
; -3.273 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 1.026      ;
; -3.264 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.028      ;
; -3.262 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.026      ;
; -3.261 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.025      ;
; -3.261 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.025      ;
; -3.261 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.025      ;
; -3.260 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 1.024      ;
; -3.258 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.192     ; 1.008      ;
; -3.256 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.177     ; 1.021      ;
; -3.243 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.996      ;
; -3.238 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.991      ;
; -3.043 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.796      ;
; -3.043 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.796      ;
; -3.043 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.796      ;
; -3.043 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.796      ;
; -3.043 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.796      ;
; -3.043 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.190     ; 0.795      ;
; -3.042 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.795      ;
; -3.041 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.189     ; 0.794      ;
; -3.034 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 0.798      ;
; -3.033 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 0.797      ;
; -3.032 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 0.796      ;
; -3.032 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 0.796      ;
; -3.031 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 0.795      ;
; -3.030 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.178     ; 0.794      ;
; -0.211 ; USBBridge:isntx|DOStrobes[3]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.186      ; 1.339      ;
; -0.063 ; USBBridge:isntx|DOStrobes[2]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.186      ; 1.191      ;
; 0.243  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.597      ; 4.036      ;
; 0.305  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.597      ; 4.474      ;
; 0.323  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.597      ; 4.456      ;
; 0.367  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.597      ; 3.912      ;
; 22.713 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[5] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.521     ; 11.708     ;
; 22.834 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.521     ; 11.587     ;
; 22.844 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.521     ; 11.577     ;
; 22.870 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[4] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.521     ; 11.551     ;
; 22.910 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.521     ; 11.511     ;
; 22.995 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.521     ; 11.426     ;
; 23.014 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.525     ; 11.403     ;
; 23.038 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.521     ; 11.383     ;
; 23.107 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.525     ; 11.310     ;
; 23.221 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.525     ; 11.196     ;
; 23.605 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.525     ; 10.812     ;
; 23.613 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.525     ; 10.804     ;
; 23.755 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.525     ; 10.662     ;
; 23.805 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.525     ; 10.612     ;
; 23.928 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.525     ; 10.489     ;
; 24.877 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.545      ;
; 25.003 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[44]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.419      ;
; 25.042 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.380      ;
; 25.129 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.293      ;
; 25.168 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.254      ;
; 25.255 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[40]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.167      ;
; 25.294 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[41]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.128      ;
; 25.381 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[38]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.041      ;
; 25.420 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[39]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 9.002      ;
; 25.507 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 8.915      ;
; 25.546 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 8.876      ;
; 25.633 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[34]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 8.789      ;
; 25.672 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[35]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 8.750      ;
; 25.759 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 8.663      ;
; 25.768 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|inst11                                                                                               ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.922     ; 10.252     ;
; 25.798 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 8.624      ;
; 25.898 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 8.537      ;
; 25.924 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.520     ; 8.498      ;
; 26.024 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 8.411      ;
; 26.063 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[29]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 8.372      ;
; 26.150 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 8.285      ;
; 26.189 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 8.246      ;
; 26.276 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[24]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 8.159      ;
; 26.315 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 8.120      ;
; 26.402 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 8.033      ;
; 26.432 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG4:inst49|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.511     ; 7.999      ;
; 26.441 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 7.994      ;
; 26.528 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 7.907      ;
; 26.567 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 7.868      ;
; 26.654 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 7.781      ;
; 26.693 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 7.742      ;
; 26.723 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.533     ; 7.686      ;
; 26.723 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.533     ; 7.686      ;
; 26.723 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.533     ; 7.686      ;
; 26.723 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.533     ; 7.686      ;
; 26.723 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.533     ; 7.686      ;
; 26.723 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.533     ; 7.686      ;
; 26.780 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 7.655      ;
; 26.819 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -5.507     ; 7.616      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.465 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.588      ;
; -0.454 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.577      ;
; -0.440 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.563      ;
; -0.393 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 4.233      ;
; -0.384 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.507      ;
; -0.332 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 4.172      ;
; -0.309 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.432      ;
; -0.302 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 4.160      ;
; -0.235 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 4.093      ;
; -0.202 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 4.058      ;
; -0.183 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.306      ;
; -0.175 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 4.031      ;
; -0.165 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 4.023      ;
; -0.159 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.282      ;
; -0.133 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.256      ;
; -0.130 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.253      ;
; -0.126 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 3.966      ;
; -0.105 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 3.963      ;
; -0.104 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 3.962      ;
; -0.102 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.094      ; 3.225      ;
; -0.091 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 3.949      ;
; -0.070 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 3.926      ;
; -0.046 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 3.902      ;
; -0.024 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 3.864      ;
; -0.016 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 3.874      ;
; -0.015 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 3.871      ;
; -0.008 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 3.848      ;
; -0.007 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 3.863      ;
; 0.057  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 3.799      ;
; 0.060  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 3.796      ;
; 0.065  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 3.793      ;
; 0.116  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 3.724      ;
; 0.151  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 3.689      ;
; 0.184  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 3.672      ;
; 0.204  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 3.636      ;
; 0.217  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 3.641      ;
; 0.221  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.827      ; 3.635      ;
; 0.237  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 3.603      ;
; 0.239  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.811      ; 3.601      ;
; 0.252  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 2.829      ; 3.606      ;
; 16.733 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.121     ; 3.148      ;
; 16.733 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.121     ; 3.148      ;
; 16.733 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.121     ; 3.148      ;
; 16.733 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.121     ; 3.148      ;
; 18.021 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.120     ; 1.861      ;
; 18.190 ; UA:inst2|DFF_inst4                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.118     ; 1.694      ;
; 18.203 ; UA:inst2|DFF_inst5                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.118     ; 1.681      ;
; 18.341 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S2                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; 0.229      ; 1.890      ;
; 18.404 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.024     ; 1.574      ;
; 19.169 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|DFF_inst5                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.025     ; 0.808      ;
; 19.171 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|DFF_inst4                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.025     ; 0.806      ;
; 19.675 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.326      ; 5.573      ;
; 19.675 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.326      ; 5.573      ;
; 19.675 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.326      ; 5.573      ;
; 19.675 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.326      ; 5.573      ;
; 38.133 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.796      ;
; 38.169 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.760      ;
; 38.208 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.721      ;
; 38.250 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.679      ;
; 38.259 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.670      ;
; 38.270 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.659      ;
; 38.759 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.170      ;
; 38.779 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.150      ;
; 38.790 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.139      ;
; 38.792 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.073     ; 1.137      ;
; 39.284 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.326      ; 5.964      ;
; 39.284 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.326      ; 5.964      ;
; 39.284 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.326      ; 5.964      ;
; 39.284 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.326      ; 5.964      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.251 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 3.081      ;
; -0.151 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.420      ; 2.993      ;
; -0.141 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.971      ;
; -0.130 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.960      ;
; -0.122 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.952      ;
; -0.121 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.420      ; 2.963      ;
; -0.120 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.420      ; 2.962      ;
; -0.104 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.934      ;
; -0.101 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.419      ; 2.942      ;
; -0.099 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.421      ; 2.942      ;
; -0.090 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.419      ; 2.931      ;
; -0.070 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.421      ; 2.913      ;
; -0.046 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.419      ; 2.887      ;
; -0.044 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.419      ; 2.885      ;
; -0.038 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.407      ; 2.867      ;
; -0.034 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.420      ; 2.876      ;
; -0.019 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.407      ; 2.848      ;
; -0.017 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.420      ; 2.859      ;
; -0.014 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.419      ; 2.855      ;
; 0.019  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.811      ;
; 0.019  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.811      ;
; 0.040  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.790      ;
; 0.041  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.789      ;
; 0.062  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.421      ; 2.781      ;
; 0.063  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.767      ;
; 0.091  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.405      ; 2.736      ;
; 0.100  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.421      ; 2.743      ;
; 0.117  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.713      ;
; 0.133  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.408      ; 2.697      ;
; 0.157  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.421      ; 2.686      ;
; 0.180  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.419      ; 2.661      ;
; 0.257  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 2.421      ; 2.586      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.063 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.627      ; 3.839      ;
; -2.063 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.627      ; 3.839      ;
; -2.063 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.627      ; 3.839      ;
; -2.063 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.627      ; 3.839      ;
; -0.453 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 2.985      ;
; -0.444 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 2.992      ;
; -0.432 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 2.987      ;
; -0.410 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.009      ;
; -0.399 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.037      ;
; -0.381 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.057      ;
; -0.380 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.039      ;
; -0.333 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.086      ;
; -0.291 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.128      ;
; -0.276 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.160      ;
; -0.272 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.164      ;
; -0.266 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.170      ;
; -0.264 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.155      ;
; -0.254 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.184      ;
; -0.242 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.194      ;
; -0.230 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.208      ;
; -0.201 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.218      ;
; -0.195 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.243      ;
; -0.194 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.242      ;
; -0.181 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.257      ;
; -0.171 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.267      ;
; -0.165 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.254      ;
; -0.162 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.274      ;
; -0.120 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.318      ;
; -0.106 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.313      ;
; -0.064 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.159      ; 3.355      ;
; -0.038 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.400      ;
; -0.027 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.409      ;
; -0.026 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.176      ; 3.410      ;
; 0.032  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 3.178      ; 3.470      ;
; 0.064  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.737      ;
; 0.090  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.763      ;
; 0.100  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.773      ;
; 0.122  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.795      ;
; 0.147  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.820      ;
; 0.154  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.827      ;
; 0.158  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.831      ;
; 0.231  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.904      ;
; 0.243  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.916      ;
; 0.277  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 2.413      ; 2.950      ;
; 0.676  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 0.964      ;
; 0.679  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 0.967      ;
; 0.688  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 0.976      ;
; 0.695  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 0.983      ;
; 0.988  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 1.276      ;
; 0.998  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 1.286      ;
; 1.000  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 1.288      ;
; 1.005  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 1.293      ;
; 1.097  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 1.385      ;
; 1.110  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.073      ; 1.398      ;
; 17.914 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.627      ; 3.816      ;
; 17.914 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.627      ; 3.816      ;
; 17.914 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.627      ; 3.816      ;
; 17.914 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.627      ; 3.816      ;
; 20.411 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|DFF_inst4                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.119      ; 0.745      ;
; 20.413 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|DFF_inst5                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.119      ; 0.747      ;
; 21.025 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S2                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.415      ; 1.655      ;
; 21.089 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.121      ; 1.425      ;
; 21.218 ; UA:inst2|DFF_inst5                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.025      ; 1.458      ;
; 21.236 ; UA:inst2|DFF_inst4                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.025      ; 1.476      ;
; 21.355 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.024      ; 1.594      ;
; 22.650 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.024      ; 2.889      ;
; 22.650 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.024      ; 2.889      ;
; 22.650 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.024      ; 2.889      ;
; 22.650 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.024      ; 2.889      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.512 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|DFFE_inst33                                                                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.189      ; 3.712      ;
; -0.475 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|DFFE_inst33                                                                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.189      ; 4.249      ;
; -0.439 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.189      ; 4.285      ;
; -0.365 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.189      ; 3.859      ;
; -0.358 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.028      ; 6.895      ;
; -0.342 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|inst36                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.488      ; 3.371      ;
; -0.260 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.502      ; 3.467      ;
; -0.258 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.502      ; 3.469      ;
; -0.257 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.502      ; 3.470      ;
; -0.257 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.502      ; 3.470      ;
; -0.208 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.490      ; 3.507      ;
; -0.204 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.490      ; 3.511      ;
; -0.202 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.490      ; 3.513      ;
; -0.132 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.493      ; 3.586      ;
; -0.132 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.493      ; 3.586      ;
; -0.131 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.493      ; 3.587      ;
; -0.131 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.493      ; 3.587      ;
; -0.129 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.493      ; 3.589      ;
; -0.129 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.582      ;
; -0.129 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.582      ;
; -0.125 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.586      ;
; -0.118 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.482      ; 3.589      ;
; -0.118 ; USBBridge:isntx|DOStrobes[2]                                                 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.934      ; 1.111      ;
; -0.117 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.594      ;
; -0.115 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.482      ; 3.592      ;
; -0.115 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.482      ; 3.592      ;
; -0.114 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.597      ;
; -0.114 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.482      ; 3.593      ;
; -0.114 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.597      ;
; -0.114 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.597      ;
; -0.114 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.482      ; 3.593      ;
; -0.112 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.482      ; 3.595      ;
; -0.111 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.600      ;
; -0.110 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.601      ;
; -0.110 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.601      ;
; -0.106 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.028      ; 7.147      ;
; -0.106 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.028      ; 7.147      ;
; -0.106 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.028      ; 7.147      ;
; -0.106 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.028      ; 7.147      ;
; -0.106 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 7.028      ; 7.147      ;
; -0.077 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.501      ; 3.649      ;
; -0.075 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.501      ; 3.651      ;
; -0.074 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.501      ; 3.652      ;
; -0.073 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.501      ; 3.653      ;
; -0.073 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.501      ; 3.653      ;
; -0.071 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.501      ; 3.655      ;
; -0.071 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.501      ; 3.655      ;
; -0.071 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.501      ; 3.655      ;
; -0.017 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.493      ; 3.701      ;
; -0.001 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.710      ;
; 0.007  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.718      ;
; 0.008  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.719      ;
; 0.015  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.502      ; 3.742      ;
; 0.032  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.486      ; 3.743      ;
; 0.033  ; USBBridge:isntx|DOStrobes[3]                                                 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.934      ; 1.262      ;
; 0.067  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.490      ; 3.782      ;
; 0.067  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.490      ; 3.782      ;
; 0.071  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.490      ; 3.786      ;
; 0.072  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.490      ; 3.787      ;
; 0.076  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.490      ; 3.791      ;
; 0.221  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.491      ; 3.937      ;
; 0.236  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.491      ; 3.952      ;
; 0.343  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.491      ; 4.059      ;
; 0.358  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.491      ; 4.074      ;
; 0.372  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.372  ; courseProject:inst|inst36                                                    ; courseProject:inst|inst36                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.375  ; USBBridge:isntx|DFFE_inst23                                                  ; USBBridge:isntx|DFFE_inst23                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.465  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.491      ; 4.181      ;
; 0.480  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.491      ; 4.196      ;
; 0.581  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.893      ;
; 0.587  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.491      ; 4.303      ;
; 0.598  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]   ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.600  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG4:inst49|lpm_ff:lpm_ff_component|dffs[7]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.498      ; 4.323      ;
; 0.602  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.491      ; 4.318      ;
; 0.603  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.899      ;
; 0.604  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.900      ;
; 0.653  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.653  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.654  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.654  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.654  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.654  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.654  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.654  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.655  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.655  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.655  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.655  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.655  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.655  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[10]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.655  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.655  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.656  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.656  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.656  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.656  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.656  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.657  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.657  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.657  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.503 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.199      ;
; -0.426 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.926      ; 2.275      ;
; -0.416 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.923      ; 2.282      ;
; -0.362 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.340      ;
; -0.329 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.373      ;
; -0.316 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.386      ;
; -0.316 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.386      ;
; -0.305 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.408      ;
; -0.293 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.420      ;
; -0.268 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.445      ;
; -0.258 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.939      ; 2.456      ;
; -0.254 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.459      ;
; -0.248 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.454      ;
; -0.244 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.926      ; 2.457      ;
; -0.236 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.926      ; 2.465      ;
; -0.230 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.483      ;
; -0.215 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.498      ;
; -0.215 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.939      ; 2.499      ;
; -0.188 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.525      ;
; -0.166 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.536      ;
; -0.159 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.543      ;
; -0.136 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.577      ;
; -0.115 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.587      ;
; -0.097 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.939      ; 2.617      ;
; -0.085 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.617      ;
; -0.064 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.649      ;
; -0.020 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.693      ;
; -0.015 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.698      ;
; -0.007 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.927      ; 2.695      ;
; 0.021  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.734      ;
; 0.022  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.735      ;
; 0.042  ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 2.938      ; 2.755      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.034 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.430      ;
; -0.034 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.430      ;
; -0.034 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.430      ;
; -0.034 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.430      ;
; -0.034 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.430      ;
; -0.034 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.430      ;
; -0.034 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.430      ;
; -0.034 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.430      ;
; 0.042  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.186      ; 3.503      ;
; 0.042  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.186      ; 3.503      ;
; 0.042  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.186      ; 3.503      ;
; 0.042  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.186      ; 3.503      ;
; 0.042  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.186      ; 3.503      ;
; 0.042  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.186      ; 3.503      ;
; 0.073  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.536      ;
; 0.073  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.536      ;
; 0.136  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.601      ;
; 0.136  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.601      ;
; 0.136  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.601      ;
; 0.136  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.601      ;
; 0.136  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.601      ;
; 0.136  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.601      ;
; 0.136  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.601      ;
; 0.136  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.601      ;
; 0.145  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.609      ;
; 0.145  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.609      ;
; 0.145  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.609      ;
; 0.145  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.609      ;
; 0.145  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.609      ;
; 0.145  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.609      ;
; 0.145  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.609      ;
; 0.145  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.609      ;
; 0.164  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.626      ;
; 0.164  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.626      ;
; 0.164  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.626      ;
; 0.164  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.626      ;
; 0.164  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.626      ;
; 0.164  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.626      ;
; 0.164  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.626      ;
; 0.175  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.637      ;
; 0.175  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.637      ;
; 0.175  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.637      ;
; 0.175  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.637      ;
; 0.175  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.637      ;
; 0.175  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.637      ;
; 0.216  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.191      ; 3.682      ;
; 0.216  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.191      ; 3.682      ;
; 0.282  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.195      ; 3.752      ;
; 0.282  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.195      ; 3.752      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.743      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.743      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.743      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.743      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.743      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.743      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.743      ;
; 0.286  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.743      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.368  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.182      ; 3.825      ;
; 0.380  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.843      ;
; 0.382  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.846      ;
; 0.382  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.846      ;
; 0.382  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.846      ;
; 0.382  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.846      ;
; 0.382  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.846      ;
; 0.382  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.846      ;
; 0.382  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.189      ; 3.846      ;
; 0.392  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.192      ; 3.859      ;
; 0.392  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.192      ; 3.859      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.861      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.861      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.861      ;
; 0.399  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.187      ; 3.861      ;
; 0.437  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.191      ; 3.903      ;
; 0.437  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.191      ; 3.903      ;
; 0.437  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.191      ; 3.903      ;
; 0.437  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.191      ; 3.903      ;
; 0.469  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.932      ;
; 0.469  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.932      ;
; 0.469  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.932      ;
; 0.469  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.932      ;
; 0.469  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.932      ;
; 0.469  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.932      ;
; 0.469  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.932      ;
; 0.469  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.188      ; 3.932      ;
; 0.522  ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 3.190      ; 3.987      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UA:inst2|S1'                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.449 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.736      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.477 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 2.709      ; 3.641      ;
; 0.687 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.974      ;
; 0.689 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.976      ;
; 0.689 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.976      ;
; 0.689 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.976      ;
; 0.690 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.977      ;
; 0.690 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.977      ;
; 0.693 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.980      ;
; 0.709 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 0.996      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.757 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; -0.500       ; 2.709      ; 3.421      ;
; 0.855 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.142      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 0.910 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.675      ;
; 1.007 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.294      ;
; 1.008 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.295      ;
; 1.008 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.295      ;
; 1.009 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.296      ;
; 1.010 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.297      ;
; 1.013 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.300      ;
; 1.014 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.301      ;
; 1.014 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.301      ;
; 1.022 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.309      ;
; 1.023 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.310      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.025 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.790      ;
; 1.027 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.314      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.041 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 3.806      ;
; 1.102 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.389      ;
; 1.107 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.394      ;
; 1.108 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.395      ;
; 1.109 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.416      ;
; 1.130 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.417      ;
; 1.131 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.418      ;
; 1.132 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.419      ;
; 1.135 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.422      ;
; 1.136 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.423      ;
; 1.144 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.431      ;
; 1.145 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.432      ;
; 1.149 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.436      ;
; 1.159 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.446      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.163 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.489      ; 3.927      ;
; 1.224 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.511      ;
; 1.225 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.512      ;
; 1.229 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.516      ;
; 1.230 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.072      ; 1.517      ;
; 1.248 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 2.490      ; 4.013      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -1.764 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.934     ; 1.752      ;
; -1.736 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.934     ; 1.724      ;
; -0.159 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; 1.691      ; 2.852      ;
; -0.120 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; 1.691      ; 2.813      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UA:inst2|S1'                                                                                                                                                                                   ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
; 0.050 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 1.017      ; 1.969      ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.123   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.033      ; 2.852      ;
; 0.123   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.033      ; 2.852      ;
; 0.162   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.033      ; 2.813      ;
; 0.162   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.033      ; 2.813      ;
; 30.690  ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; courseProject:inst|inst11            ; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.176     ; 6.076      ;
; 499.352 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 4.927      ; 5.567      ;
; 998.171 ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.752      ;
; 998.171 ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|DFFE_inst23          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.752      ;
; 998.199 ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.724      ;
; 998.199 ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|DFFE_inst33          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.724      ;
; 999.044 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 4.927      ; 5.875      ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.467  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.707      ; 2.535      ;
; -0.467  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.707      ; 2.535      ;
; -0.431  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.707      ; 2.571      ;
; -0.431  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.707      ; 2.571      ;
; 0.255   ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.152      ; 5.632      ;
; 1.330   ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.624      ;
; 1.330   ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|DFFE_inst33          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.624      ;
; 1.362   ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.656      ;
; 1.362   ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|DFFE_inst23          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.656      ;
; 7.724   ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; courseProject:inst|inst11            ; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.545     ; 5.474      ;
; 499.957 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 5.152      ; 5.334      ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UA:inst2|S1'                                                                                                                                                                                    ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
; 0.371 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 1.227      ; 1.813      ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 0.391 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 1.929      ; 2.535      ;
; 0.427 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 1.929      ; 2.571      ;
; 1.535 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; -0.186     ; 1.624      ;
; 1.567 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; -0.186     ; 1.656      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.404  ; 0.620        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'UA:inst2|S1'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; 0.115  ; 0.331        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.362  ; 0.362        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|inclk[0]                                                                               ;
; 0.362  ; 0.362        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|outclk                                                                                 ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                             ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                             ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; 0.478  ; 0.662        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1|q                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1|q                                                                                              ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                             ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                             ;
; 0.633  ; 0.633        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|inclk[0]                                                                               ;
; 0.633  ; 0.633        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|outclk                                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 19.590 ; 19.774       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 19.646 ; 19.876       ; 0.230          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.649 ; 19.879       ; 0.230          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.649 ; 19.879       ; 0.230          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 19.720 ; 19.720       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2|clk                                                                                                            ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 19.737 ; 19.737       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1|dataa                                                                                                        ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 19.753 ; 19.969       ; 0.216          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 19.754 ; 19.970       ; 0.216          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 19.761 ; 19.761       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1|combout                                                                                                      ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
; 19.808 ; 20.038       ; 0.230          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 19.845 ; 20.029       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 19.881 ; 20.111       ; 0.230          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.881 ; 20.111       ; 0.230          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 19.884 ; 20.114       ; 0.230          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout                                                             ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 19.931 ; 19.931       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S1|clk                                                                                                            ;
; 19.931 ; 19.931       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|SYNTHESIZED_WIRE_11|clk                                                                                           ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|DFF_inst4|clk                                                                                                     ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|DFF_inst5|clk                                                                                                     ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a3|clk0                                                    ;
; 19.932 ; 19.932       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                                    ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                                                                                       ;
; 19.951 ; 19.951       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|inclk[0]                                                                                             ;
; 19.951 ; 19.951       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|outclk                                                                                               ;
; 19.953 ; 19.953       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                                                                                         ;
; 19.953 ; 19.953       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                                                                                           ;
; 19.966 ; 19.966       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]                                                                     ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a8|clk0                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                                                                                       ;
; 20.005 ; 20.221       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 20.005 ; 20.005       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a8|clk0                                                    ;
; 20.034 ; 20.034       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]                                                                     ;
; 20.046 ; 20.046       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|inclk[0]                                                                                             ;
; 20.046 ; 20.046       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|outclk                                                                                               ;
; 20.047 ; 20.047       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                                                                                         ;
; 20.047 ; 20.047       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                                                                                           ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                                                                                       ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a3|clk0                                                    ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                                    ;
; 20.067 ; 20.067       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|SYNTHESIZED_WIRE_11|clk                                                                                           ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|DFF_inst4|clk                                                                                                     ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|DFF_inst5|clk                                                                                                     ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S1|clk                                                                                                            ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 20.068 ; 20.068       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 20.069 ; 20.069       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout                                                             ;
; 20.235 ; 20.235       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1|combout                                                                                                      ;
; 20.254 ; 20.254       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1|dataa                                                                                                        ;
; 20.272 ; 20.272       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2|clk                                                                                                            ;
; 35.799 ; 40.000       ; 4.201          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 35.799 ; 40.000       ; 4.201          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 35.799 ; 40.000       ; 4.201          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 35.799 ; 40.000       ; 4.201          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                                                                               ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 499.409 ; 499.625      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0]              ;
; 499.409 ; 499.625      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1]              ;
; 499.409 ; 499.625      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2]              ;
; 499.409 ; 499.625      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3]              ;
; 499.409 ; 499.625      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4]              ;
; 499.409 ; 499.625      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ;
; 499.513 ; 499.697      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst23                                                                                             ;
; 499.513 ; 499.697      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst33                                                                                             ;
; 499.513 ; 499.697      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ;
; 499.513 ; 499.697      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ;
; 499.550 ; 499.766      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|inst11                                                                                               ;
; 499.657 ; 499.657      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst12~clkctrl|inclk[0]                                                                                            ;
; 499.657 ; 499.657      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst12~clkctrl|outclk                                                                                              ;
; 499.679 ; 499.679      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 499.679 ; 499.679      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 499.679 ; 499.679      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 499.679 ; 499.679      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                                 ;
; 499.679 ; 499.679      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                                 ;
; 499.679 ; 499.679      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst34|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                                 ;
; 499.714 ; 499.714      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; isntx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                      ;
; 499.714 ; 499.714      ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; isntx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                        ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                            ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                            ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                            ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                            ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0]          ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1]          ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2]          ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|inst36                                                                                               ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[4] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[5] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13]           ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15]           ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16]           ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21]           ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31]           ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]            ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]            ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[34]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[35]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[38]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[39]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[40]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[41]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[44]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                               ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                              ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                              ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                              ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                              ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                              ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 3.601 ; 3.603 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 3.395 ; 3.456 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 3.601 ; 3.603 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 1.586 ; 1.688 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 2.235 ; 2.135 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 1.781 ; 1.934 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 3.263 ; 3.160 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.735 ; 2.542 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 2.790 ; 2.844 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 5.871 ; 6.277 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 6.829 ; 7.070 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -0.610 ; -0.704 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -0.697 ; -0.821 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -0.986 ; -1.045 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -0.610 ; -0.714 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -0.693 ; -0.828 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -0.691 ; -0.704 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -1.072 ; -1.249 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -0.890 ; -0.972 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -0.854 ; -0.994 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -5.238 ; -5.628 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -6.161 ; -6.388 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; USBBridge:isntx|USBRDn               ; 6.425  ; 6.772  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[3]     ; USBBridge:isntx|USBRDn               ; 6.180  ; 6.392  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[4]     ; USBBridge:isntx|USBRDn               ; 6.425  ; 6.772  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[7]     ; USBBridge:isntx|USBRDn               ; 6.421  ; 6.693  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|USBRDn               ; 17.582 ; 16.757 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn               ; 15.593 ; 14.616 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn               ; 14.197 ; 13.650 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn               ; 15.697 ; 15.029 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn               ; 13.537 ; 13.003 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn               ; 14.949 ; 14.222 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn               ; 17.582 ; 16.757 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn               ; 15.526 ; 14.867 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn               ; 15.388 ; 14.451 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ; 4.140  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ;        ; 3.861  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 6.014  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 6.014  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.571  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.571  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 13.583 ; 12.565 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 13.583 ; 12.565 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 10.893 ; 10.436 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 10.611 ; 10.318 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.078  ; 8.796  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 10.441 ; 9.878  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 12.940 ; 12.277 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.551 ; 10.729 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.591 ; 10.957 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; BusOut[*]   ; clk_25mhz                            ; 8.166  ; 7.936  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                            ; 7.564  ; 7.259  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                            ; 6.768  ; 6.428  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                            ; 6.101  ; 5.761  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                            ; 5.793  ; 5.385  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                            ; 4.572  ; 4.496  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                            ; 5.892  ; 5.765  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                            ; 6.913  ; 6.752  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                            ; 5.882  ; 5.600  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                            ; 5.822  ; 5.602  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                            ; 5.042  ; 4.803  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                            ; 5.368  ; 5.072  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                            ; 4.816  ; 4.601  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                            ; 6.360  ; 5.913  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                            ; 6.107  ; 5.805  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                            ; 5.869  ; 5.651  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                            ; 7.536  ; 7.257  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                            ; 6.335  ; 6.191  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                            ; 6.883  ; 6.729  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                            ; 4.724  ; 4.517  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                            ; 6.089  ; 5.641  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                            ; 6.158  ; 5.737  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                            ; 5.531  ; 5.367  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                            ; 8.166  ; 7.936  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                            ; 5.520  ; 5.221  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                            ; 5.124  ; 4.966  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                            ; 5.856  ; 5.531  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                            ; 6.479  ; 6.012  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                            ; 5.963  ; 5.575  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                            ; 5.404  ; 5.130  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                            ; 5.100  ; 4.867  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                            ; 6.096  ; 5.700  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                            ; 5.424  ; 5.125  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; DIV10       ; clk_25mhz                            ; 5.728  ; 5.670  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ;        ; 4.816  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ;        ; 4.816  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 12.973 ; 12.179 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 12.973 ; 12.179 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 10.216 ; 9.481  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 10.438 ; 10.301 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 9.608  ; 8.894  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 10.852 ; 9.827  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 8.848  ; 8.389  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 8.984  ; 8.650  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 8.882  ; 8.632  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ; 9.023  ; 9.385  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ; 4.514  ;        ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]     ; clk_25mhz                            ; 9.023  ; 9.385  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 6.015  ; 6.015  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 6.015  ; 6.015  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 6.015  ; 6.015  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 5.355  ; 5.355  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 5.655  ; 5.655  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 5.768  ; 5.768  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 6.015  ; 6.015  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 5.428  ; 5.428  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 5.355  ; 5.355  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                            ; 4.628  ; 4.387  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; USBBridge:isntx|USBRDn               ; 5.851  ; 6.060  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[3]     ; USBBridge:isntx|USBRDn               ; 5.851  ; 6.060  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[4]     ; USBBridge:isntx|USBRDn               ; 6.252  ; 6.587  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[7]     ; USBBridge:isntx|USBRDn               ; 6.248  ; 6.510  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|USBRDn               ; 7.442  ; 7.147  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn               ; 8.754  ; 8.020  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn               ; 7.988  ; 7.381  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn               ; 9.676  ; 9.599  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn               ; 8.638  ; 8.201  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn               ; 9.102  ; 8.837  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn               ; 8.603  ; 8.197  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn               ; 9.532  ; 8.927  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn               ; 7.442  ; 7.147  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ; 4.072  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ;        ; 3.804  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 5.871  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 5.871  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.444  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.444  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 8.044  ; 7.732  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 12.049 ; 10.972 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.860  ; 9.363  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.517  ; 9.314  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 8.044  ; 7.732  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.328  ; 8.732  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.271 ; 10.512 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.409  ; 8.893  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.645  ; 9.018  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; BusOut[*]   ; clk_25mhz                            ; 4.146  ; 4.072  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                            ; 7.074  ; 6.783  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                            ; 6.253  ; 5.926  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                            ; 5.611  ; 5.283  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                            ; 5.315  ; 4.922  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                            ; 4.146  ; 4.072  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                            ; 5.412  ; 5.290  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                            ; 6.391  ; 6.235  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                            ; 5.399  ; 5.128  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                            ; 5.344  ; 5.131  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                            ; 4.598  ; 4.368  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                            ; 4.907  ; 4.622  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                            ; 4.377  ; 4.169  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                            ; 5.862  ; 5.433  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                            ; 5.617  ; 5.326  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                            ; 5.388  ; 5.178  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                            ; 7.046  ; 6.781  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                            ; 5.835  ; 5.695  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                            ; 6.362  ; 6.213  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                            ; 4.290  ; 4.090  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                            ; 5.598  ; 5.168  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                            ; 5.669  ; 5.265  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                            ; 5.063  ; 4.904  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                            ; 7.653  ; 7.434  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                            ; 5.054  ; 4.765  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                            ; 4.673  ; 4.520  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                            ; 5.376  ; 5.063  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                            ; 5.975  ; 5.525  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                            ; 5.480  ; 5.106  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                            ; 4.945  ; 4.681  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                            ; 4.651  ; 4.425  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                            ; 5.606  ; 5.225  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                            ; 4.961  ; 4.672  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; DIV10       ; clk_25mhz                            ; 5.310  ; 5.258  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ;        ; 4.323  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ;        ; 4.323  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 5.772  ; 5.422  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 6.969  ; 6.316  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 6.453  ; 6.461  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 7.619  ; 7.504  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 6.305  ; 5.902  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 5.772  ; 5.422  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 6.025  ; 5.730  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 6.335  ; 6.008  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 6.156  ; 5.909  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ; 4.025  ; 8.690  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ; 4.025  ;        ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]     ; clk_25mhz                            ; 8.342  ; 8.690  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 4.310  ; 4.310  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 4.812  ; 4.812  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 4.812  ; 4.812  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 4.310  ; 4.310  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 4.532  ; 4.532  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 4.675  ; 4.675  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 4.812  ; 4.812  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 4.412  ; 4.412  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 4.310  ; 4.310  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                            ; 4.197  ; 3.965  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.515 ; 6.382 ; 7.161 ; 7.161 ;
; mode_usb_n ; usb_d[1]    ; 6.515 ; 6.382 ; 7.161 ; 7.161 ;
; mode_usb_n ; usb_d[2]    ; 5.992 ; 5.859 ; 6.501 ; 6.501 ;
; mode_usb_n ; usb_d[3]    ; 6.223 ; 6.090 ; 6.801 ; 6.801 ;
; mode_usb_n ; usb_d[4]    ; 6.359 ; 6.238 ; 6.914 ; 6.914 ;
; mode_usb_n ; usb_d[5]    ; 6.515 ; 6.382 ; 7.161 ; 7.161 ;
; mode_usb_n ; usb_d[6]    ; 6.086 ; 5.965 ; 6.574 ; 6.574 ;
; mode_usb_n ; usb_d[7]    ; 5.992 ; 5.859 ; 6.501 ; 6.501 ;
; mode_usb_n ; usb_rdn     ; 4.940 ; 4.940 ; 5.295 ; 5.174 ;
; mode_usb_n ; usb_wr      ; 4.991 ; 4.991 ; 5.340 ; 5.219 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.133 ; 6.133 ; 6.745 ; 6.738 ;
; mode_usb_n ; usb_d[1]    ; 6.133 ; 6.133 ; 6.745 ; 6.738 ;
; mode_usb_n ; usb_d[2]    ; 5.631 ; 5.631 ; 6.112 ; 6.105 ;
; mode_usb_n ; usb_d[3]    ; 5.853 ; 5.853 ; 6.400 ; 6.393 ;
; mode_usb_n ; usb_d[4]    ; 5.996 ; 5.996 ; 6.518 ; 6.514 ;
; mode_usb_n ; usb_d[5]    ; 6.133 ; 6.133 ; 6.745 ; 6.738 ;
; mode_usb_n ; usb_d[6]    ; 5.733 ; 5.733 ; 6.191 ; 6.187 ;
; mode_usb_n ; usb_d[7]    ; 5.631 ; 5.631 ; 6.112 ; 6.105 ;
; mode_usb_n ; usb_rdn     ; 4.654 ; 4.650 ; 4.993 ; 4.993 ;
; mode_usb_n ; usb_wr      ; 4.703 ; 4.699 ; 5.035 ; 5.035 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; UA:inst2|S1                                       ; -3.742 ; -37.420       ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -1.474 ; -49.819       ;
; USBBridge:isntx|USBRDn                            ; -1.413 ; -119.554      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0.335  ; 0.000         ;
; clk_25mhz                                         ; 0.342  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_25mhz                                         ; -1.284 ; -6.001        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.629 ; -6.887        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -0.431 ; -8.544        ;
; USBBridge:isntx|USBRDn                            ; -0.263 ; -14.659       ;
; UA:inst2|S1                                       ; 0.021  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:isntx|USBRDn                            ; -0.505 ; -0.991        ;
; UA:inst2|S1                                       ; 0.543  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.662  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.441 ; -1.734        ;
; UA:inst2|S1                                       ; 0.126  ; 0.000         ;
; USBBridge:isntx|USBRDn                            ; 0.128  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:isntx|USBRDn                            ; -1.000  ; -116.000      ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.000  ; -32.000       ;
; UA:inst2|S1                                       ; -1.000  ; -10.000       ;
; clk_25mhz                                         ; 19.397  ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 499.575 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UA:inst2|S1'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.588     ; 3.131      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.665 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.596     ; 3.046      ;
; -3.085 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.595     ; 2.467      ;
; -3.019 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.595     ; 2.401      ;
; -2.987 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.595     ; 2.369      ;
; -2.961 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.595     ; 2.343      ;
; -2.913 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; clk_25mhz                                         ; UA:inst2|S1 ; 1.000        ; -1.595     ; 2.295      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.625 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.884     ; 1.648      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -1.051 ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; -0.489     ; 1.469      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.443 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.447      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.351 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.362      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.348 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.097      ; 2.352      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.271 ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                              ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.104      ; 2.282      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.210 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 1.095      ; 2.212      ;
; -0.193 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.401      ; 1.501      ;
; -0.193 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.401      ; 1.501      ;
; -0.193 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.401      ; 1.501      ;
; -0.193 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.401      ; 1.501      ;
; -0.193 ; courseProject:inst|inst11                                                                                               ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 1.000        ; 0.401      ; 1.501      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock                         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.474 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 0.714      ;
; -1.468 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 0.708      ;
; -1.417 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.686     ; 0.658      ;
; -1.415 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.648      ;
; -1.412 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 0.651      ;
; -1.411 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.686     ; 0.652      ;
; -1.409 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.686     ; 0.650      ;
; -1.358 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.691     ; 0.594      ;
; -1.337 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.691     ; 0.573      ;
; -1.332 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.691     ; 0.568      ;
; -1.322 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.691     ; 0.558      ;
; -1.311 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 0.550      ;
; -1.303 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.686     ; 0.544      ;
; -1.292 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.686     ; 0.533      ;
; -1.248 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.481      ;
; -1.234 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.693     ; 0.468      ;
; -1.233 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.466      ;
; -1.225 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.686     ; 0.466      ;
; -1.219 ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]                                                              ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.693     ; 0.453      ;
; -1.215 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 0.454      ;
; -1.213 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.692     ; 0.448      ;
; -1.212 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 0.451      ;
; -1.211 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 0.450      ;
; -1.211 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 0.450      ;
; -1.211 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 0.450      ;
; -1.211 ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                           ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 0.450      ;
; -1.141 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.374      ;
; -1.140 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.373      ;
; -1.140 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.373      ;
; -1.140 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.373      ;
; -1.139 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.693     ; 0.373      ;
; -1.138 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.693     ; 0.372      ;
; -1.138 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.694     ; 0.371      ;
; -1.137 ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.693     ; 0.371      ;
; -1.136 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 0.376      ;
; -1.135 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 0.375      ;
; -1.133 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 0.373      ;
; -1.133 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 0.373      ;
; -1.133 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 0.373      ;
; -1.132 ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]                                                             ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                            ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 0.372      ;
; 0.117  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.770      ; 2.185      ;
; 0.272  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.770      ; 2.030      ;
; 0.470  ; USBBridge:isntx|DOStrobes[3]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.169      ; 0.626      ;
; 0.541  ; USBBridge:isntx|DOStrobes[2]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|USBRDn               ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.169      ; 0.555      ;
; 0.875  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.770      ; 1.927      ;
; 0.970  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.770      ; 1.832      ;
; 31.746 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.890     ; 5.291      ;
; 31.771 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[5] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.890     ; 5.266      ;
; 31.786 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[4] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.890     ; 5.251      ;
; 31.807 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.890     ; 5.230      ;
; 31.830 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.890     ; 5.207      ;
; 31.877 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 5.156      ;
; 31.877 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.890     ; 5.160      ;
; 31.888 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 5.145      ;
; 31.904 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 5.129      ;
; 31.910 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.890     ; 5.127      ;
; 32.110 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 4.923      ;
; 32.196 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 4.837      ;
; 32.245 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 4.788      ;
; 32.315 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 4.718      ;
; 32.319 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]              ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 4.714      ;
; 32.670 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.368      ;
; 32.674 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.364      ;
; 32.738 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[44]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.300      ;
; 32.742 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.296      ;
; 32.806 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.232      ;
; 32.810 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[41]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.228      ;
; 32.874 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[40]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.164      ;
; 32.878 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[39]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.160      ;
; 32.942 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[38]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.096      ;
; 32.946 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.092      ;
; 33.010 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[36]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.028      ;
; 33.014 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[35]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 4.024      ;
; 33.051 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|inst11                                                                                               ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.221     ; 4.655      ;
; 33.078 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[34]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 3.960      ;
; 33.082 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 3.956      ;
; 33.146 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 3.892      ;
; 33.150 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.889     ; 3.888      ;
; 33.222 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.824      ;
; 33.226 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[29]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.820      ;
; 33.290 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.756      ;
; 33.294 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.752      ;
; 33.358 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.688      ;
; 33.362 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.684      ;
; 33.395 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG4:inst49|lpm_ff:lpm_ff_component|dffs[7]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.884     ; 3.648      ;
; 33.426 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[24]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.620      ;
; 33.430 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.616      ;
; 33.494 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.552      ;
; 33.498 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.548      ;
; 33.562 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.484      ;
; 33.566 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.480      ;
; 33.624 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 3.409      ;
; 33.624 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 3.409      ;
; 33.624 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 3.409      ;
; 33.624 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 3.409      ;
; 33.624 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 3.409      ;
; 33.624 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                            ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.894     ; 3.409      ;
; 33.630 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.416      ;
; 33.634 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.412      ;
; 33.698 ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                           ; clk_25mhz                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -2.881     ; 3.348      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:isntx|USBRDn'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.357      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.357      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.357      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.357      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.357      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.357      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.357      ;
; -1.413 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.357      ;
; -1.350 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.943     ; 1.394      ;
; -1.338 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.281      ;
; -1.338 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.281      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.278      ;
; -1.335 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.278      ;
; -1.318 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.363      ;
; -1.318 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.363      ;
; -1.276 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.943     ; 1.320      ;
; -1.272 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.943     ; 1.316      ;
; -1.261 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.205      ;
; -1.261 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.205      ;
; -1.261 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.205      ;
; -1.261 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.205      ;
; -1.261 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.205      ;
; -1.261 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.205      ;
; -1.261 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.205      ;
; -1.261 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.043     ; 2.205      ;
; -1.209 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.943     ; 1.253      ;
; -1.205 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.943     ; 1.249      ;
; -1.186 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.129      ;
; -1.186 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.129      ;
; -1.186 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.129      ;
; -1.186 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.129      ;
; -1.186 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.129      ;
; -1.186 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.129      ;
; -1.186 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.129      ;
; -1.186 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.129      ;
; -1.183 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.126      ;
; -1.183 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.126      ;
; -1.183 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.126      ;
; -1.183 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.126      ;
; -1.183 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.126      ;
; -1.183 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.126      ;
; -1.183 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.126      ;
; -1.183 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.044     ; 2.126      ;
; -1.169 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.214      ;
; -1.169 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.214      ;
; -1.169 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.214      ;
; -1.169 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.214      ;
; -1.167 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.212      ;
; -1.167 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.212      ;
; -1.166 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[3]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.032     ; 2.121      ;
; -1.166 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|DOStrobes[2]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.032     ; 2.121      ;
; -1.166 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.211      ;
; -1.166 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.211      ;
; -1.128 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.078      ;
; -1.128 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.078      ;
; -1.128 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.078      ;
; -1.128 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.078      ;
; -1.128 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.078      ;
; -1.128 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.078      ;
; -1.128 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[1]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.173      ;
; -1.128 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|DOStrobes[0]                                 ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.942     ; 1.173      ;
; -1.125 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.943     ; 1.169      ;
; -1.117 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.067      ;
; -1.117 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.067      ;
; -1.115 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.064      ;
; -1.115 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.064      ;
; -1.115 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.064      ;
; -1.115 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.064      ;
; -1.115 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.064      ;
; -1.115 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.064      ;
; -1.115 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.064      ;
; -1.115 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.038     ; 2.064      ;
; -1.107 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.943     ; 1.151      ;
; -1.107 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.057      ;
; -1.107 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.037     ; 2.057      ;
; -1.104 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.039     ; 2.052      ;
; -1.104 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.039     ; 2.052      ;
; -1.104 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.039     ; 2.052      ;
; -1.104 ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:isntx|USBRDn ; USBBridge:isntx|USBRDn ; 1.000        ; -0.039     ; 2.052      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.335 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.516      ; 1.588      ;
; 0.338 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.516      ; 1.585      ;
; 0.339 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.583      ;
; 0.340 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.516      ; 1.583      ;
; 0.363 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.559      ;
; 0.373 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.516      ; 1.550      ;
; 0.419 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.516      ; 1.504      ;
; 0.422 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.500      ;
; 0.440 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.509      ; 1.476      ;
; 0.464 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.458      ;
; 0.489 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.508      ; 1.426      ;
; 0.506 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.416      ;
; 0.507 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.508      ; 1.408      ;
; 0.508 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.414      ;
; 0.514 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.514      ; 1.407      ;
; 0.514 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.508      ; 1.401      ;
; 0.519 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.507      ; 1.395      ;
; 0.519 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.508      ; 1.396      ;
; 0.519 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.507      ; 1.395      ;
; 0.529 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.508      ; 1.386      ;
; 0.530 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.392      ;
; 0.533 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.508      ; 1.382      ;
; 0.537 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.509      ; 1.379      ;
; 0.538 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.508      ; 1.377      ;
; 0.541 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.516      ; 1.382      ;
; 0.547 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.514      ; 1.374      ;
; 0.561 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.509      ; 1.355      ;
; 0.564 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.358      ;
; 0.582 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.515      ; 1.340      ;
; 0.599 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.507      ; 1.315      ;
; 0.613 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.503      ; 1.297      ;
; 0.657 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.508      ; 1.258      ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.342  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.676      ;
; 0.345  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.673      ;
; 0.378  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.640      ;
; 0.379  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.639      ;
; 0.399  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.619      ;
; 0.414  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 2.006      ;
; 0.417  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.601      ;
; 0.420  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 2.000      ;
; 0.420  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.598      ;
; 0.422  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.997      ;
; 0.440  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.578      ;
; 0.447  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.571      ;
; 0.458  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.019      ; 1.560      ;
; 0.462  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.957      ;
; 0.485  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 1.935      ;
; 0.490  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.929      ;
; 0.512  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.900      ;
; 0.527  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.885      ;
; 0.533  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.879      ;
; 0.546  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 1.874      ;
; 0.554  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.858      ;
; 0.554  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 1.866      ;
; 0.565  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.854      ;
; 0.567  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 1.853      ;
; 0.584  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.835      ;
; 0.585  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.834      ;
; 0.586  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.826      ;
; 0.587  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 1.833      ;
; 0.595  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 1.825      ;
; 0.601  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.818      ;
; 0.605  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.807      ;
; 0.607  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.812      ;
; 0.626  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.786      ;
; 0.636  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 1.784      ;
; 0.667  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.745      ;
; 0.672  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.747      ;
; 0.698  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.714      ;
; 0.706  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.413      ; 1.706      ;
; 0.709  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.420      ; 1.710      ;
; 0.715  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 1.000        ; 1.421      ; 1.705      ;
; 18.103 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.434     ; 1.450      ;
; 18.103 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.434     ; 1.450      ;
; 18.103 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.434     ; 1.450      ;
; 18.103 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.434     ; 1.450      ;
; 18.693 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.434     ; 0.860      ;
; 18.732 ; UA:inst2|DFF_inst4                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.432     ; 0.823      ;
; 18.740 ; UA:inst2|DFF_inst5                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.432     ; 0.815      ;
; 18.930 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S2                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; -0.206     ; 0.851      ;
; 19.638 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; 0.358      ; 0.707      ;
; 19.849 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.943      ; 3.001      ;
; 19.849 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.943      ; 3.001      ;
; 19.849 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.943      ; 3.001      ;
; 19.849 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.943      ; 3.001      ;
; 19.964 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|DFF_inst5                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; 0.357      ; 0.380      ;
; 19.966 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|DFF_inst4                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; 20.000       ; 0.357      ; 0.378      ;
; 39.116 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.835      ;
; 39.120 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.831      ;
; 39.137 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.814      ;
; 39.175 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.776      ;
; 39.200 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.751      ;
; 39.205 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.746      ;
; 39.399 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.552      ;
; 39.405 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.546      ;
; 39.411 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.540      ;
; 39.413 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 40.000       ; -0.036     ; 0.538      ;
; 39.955 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.943      ; 2.895      ;
; 39.955 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.943      ; 2.895      ;
; 39.955 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.943      ; 2.895      ;
; 39.955 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.943      ; 2.895      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.284 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.107      ; 1.987      ;
; -1.284 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.107      ; 1.987      ;
; -1.284 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.107      ; 1.987      ;
; -1.284 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.107      ; 1.987      ;
; -0.301 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.429      ;
; -0.290 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.439      ;
; -0.274 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.448      ;
; -0.267 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.455      ;
; -0.246 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.476      ;
; -0.234 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.496      ;
; -0.234 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.495      ;
; -0.200 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.522      ;
; -0.192 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.530      ;
; -0.188 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.541      ;
; -0.184 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.545      ;
; -0.182 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.547      ;
; -0.181 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.548      ;
; -0.178 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.552      ;
; -0.176 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.554      ;
; -0.174 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.556      ;
; -0.169 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.560      ;
; -0.157 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.565      ;
; -0.145 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.577      ;
; -0.145 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.585      ;
; -0.137 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.593      ;
; -0.124 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.598      ;
; -0.107 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.615      ;
; -0.095 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.634      ;
; -0.091 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.588      ; 1.631      ;
; -0.087 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.643      ;
; -0.076 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.653      ;
; -0.057 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.673      ;
; -0.052 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.595      ; 1.677      ;
; -0.030 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.596      ; 1.700      ;
; 0.008  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.320      ;
; 0.019  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.331      ;
; 0.029  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.341      ;
; 0.043  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.355      ;
; 0.065  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.377      ;
; 0.065  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.377      ;
; 0.071  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.383      ;
; 0.078  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.390      ;
; 0.100  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.412      ;
; 0.117  ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; UA:inst2|S1                                       ; clk_25mhz   ; 0.000        ; 1.178      ; 1.429      ;
; 0.279  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.280  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.286  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.287  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.428  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.568      ;
; 0.434  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.437  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.577      ;
; 0.438  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.578      ;
; 0.491  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.631      ;
; 0.500  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]  ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; 0.000        ; 0.036      ; 0.640      ;
; 18.777 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.107      ; 2.048      ;
; 18.777 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.107      ; 2.048      ;
; 18.777 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.107      ; 2.048      ;
; 18.777 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.107      ; 2.048      ;
; 19.782 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]  ; UA:inst2|DFF_inst4                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.432      ; 0.318      ;
; 19.782 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]  ; UA:inst2|DFF_inst5                                                                                                      ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.432      ; 0.318      ;
; 20.086 ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]  ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; 0.434      ; 0.624      ;
; 20.729 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S2                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; -0.103     ; 0.730      ;
; 20.904 ; UA:inst2|DFF_inst5                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; -0.356     ; 0.652      ;
; 20.911 ; UA:inst2|DFF_inst4                                                                                      ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; -0.356     ; 0.659      ;
; 20.971 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|S1                                                                                                             ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; -0.357     ; 0.718      ;
; 21.623 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; -0.358     ; 1.369      ;
; 21.623 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; -0.358     ; 1.369      ;
; 21.623 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; -0.358     ; 1.369      ;
; 21.623 ; UA:inst2|SYNTHESIZED_WIRE_11                                                                            ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; clk_25mhz                                         ; clk_25mhz   ; -20.000      ; -0.358     ; 1.369      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.629 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|DFFE_inst33                                                                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 1.750      ;
; -0.528 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 1.851      ;
; -0.328 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.455      ; 3.241      ;
; -0.270 ; USBBridge:isntx|DOStrobes[2]                                                 ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.563      ; 0.477      ;
; -0.212 ; USBBridge:isntx|DOStrobes[3]                                                 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.563      ; 0.535      ;
; -0.204 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|inst36                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.871      ; 1.781      ;
; -0.198 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.455      ; 3.371      ;
; -0.198 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.455      ; 3.371      ;
; -0.198 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.455      ; 3.371      ;
; -0.198 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.455      ; 3.371      ;
; -0.198 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.455      ; 3.371      ;
; -0.161 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.880      ; 1.833      ;
; -0.159 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.880      ; 1.835      ;
; -0.159 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.880      ; 1.835      ;
; -0.158 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.880      ; 1.836      ;
; -0.136 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.850      ;
; -0.131 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.855      ;
; -0.130 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.856      ;
; -0.105 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.881      ;
; -0.105 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.881      ;
; -0.104 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.882      ;
; -0.103 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.883      ;
; -0.102 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.884      ;
; -0.101 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.867      ; 1.880      ;
; -0.101 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.867      ; 1.880      ;
; -0.099 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.867      ; 1.882      ;
; -0.098 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.866      ; 1.882      ;
; -0.098 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.885      ;
; -0.095 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.888      ;
; -0.095 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.866      ; 1.885      ;
; -0.095 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.888      ;
; -0.095 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.866      ; 1.885      ;
; -0.094 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.866      ; 1.886      ;
; -0.094 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.889      ;
; -0.094 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.866      ; 1.886      ;
; -0.093 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.866      ; 1.887      ;
; -0.092 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.891      ;
; -0.091 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.892      ;
; -0.091 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.892      ;
; -0.067 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.878      ; 1.925      ;
; -0.064 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.878      ; 1.928      ;
; -0.062 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.878      ; 1.930      ;
; -0.062 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.878      ; 1.930      ;
; -0.062 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.878      ; 1.930      ;
; -0.061 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.878      ; 1.931      ;
; -0.060 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.878      ; 1.932      ;
; -0.059 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.927      ;
; -0.059 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.878      ; 1.933      ;
; -0.052 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.867      ; 1.929      ;
; -0.051 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.932      ;
; -0.051 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.867      ; 1.930      ;
; -0.045 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.880      ; 1.949      ;
; -0.038 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.869      ; 1.945      ;
; -0.016 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.970      ;
; -0.016 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.970      ;
; -0.014 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.972      ;
; -0.012 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.974      ;
; -0.008 ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 1.978      ;
; 0.050  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|DFFE_inst33                                                                                   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.090      ; 1.929      ;
; 0.057  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 2.043      ;
; 0.060  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 2.046      ;
; 0.123  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 2.109      ;
; 0.126  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 2.112      ;
; 0.155  ; USBBridge:isntx|DFFE_inst23                                                  ; USBBridge:isntx|DFFE_inst23                                                                                   ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.157  ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.157  ; courseProject:inst|inst36                                                    ; courseProject:inst|inst36                                                                                     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 2.175      ;
; 0.192  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 2.178      ;
; 0.212  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                         ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.090      ; 2.091      ;
; 0.229  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.236  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[23]   ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.237  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[9]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.386      ;
; 0.238  ; courseProject:inst|RG3:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[6]    ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.253  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.865      ; 2.232      ;
; 0.253  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.865      ; 2.232      ;
; 0.253  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.865      ; 2.232      ;
; 0.253  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.865      ; 2.232      ;
; 0.253  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.865      ; 2.232      ;
; 0.253  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.865      ; 2.232      ;
; 0.253  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.865      ; 2.232      ;
; 0.253  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.865      ; 2.232      ;
; 0.255  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 2.241      ;
; 0.257  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG4:inst49|lpm_ff:lpm_ff_component|dffs[7]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.875      ; 2.246      ;
; 0.258  ; inst5|altpll_component|auto_generated|pll1|clk[0]                            ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.872      ; 2.244      ;
; 0.262  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[37]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.262  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[31]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.262  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[33]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[32]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[14]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[13]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[12]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.263  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.264  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[43]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.264  ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[42]                                                 ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                      ; Launch Clock                                      ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.431 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.026      ;
; -0.374 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.791      ; 1.081      ;
; -0.361 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.788      ; 1.091      ;
; -0.344 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.113      ;
; -0.338 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.792      ; 1.118      ;
; -0.323 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[7]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.792      ; 1.133      ;
; -0.322 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.135      ;
; -0.322 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[17] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.800      ; 1.142      ;
; -0.318 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[31] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.799      ; 1.145      ;
; -0.308 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[30] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.792      ; 1.148      ;
; -0.308 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.801      ; 1.157      ;
; -0.303 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[18] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.799      ; 1.160      ;
; -0.286 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.171      ;
; -0.284 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.792      ; 1.172      ;
; -0.277 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[14] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.800      ; 1.187      ;
; -0.270 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.801      ; 1.195      ;
; -0.268 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[6]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.800      ; 1.196      ;
; -0.265 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[2]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.799      ; 1.198      ;
; -0.258 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[15] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.799      ; 1.205      ;
; -0.254 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.203      ;
; -0.254 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.203      ;
; -0.249 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.208      ;
; -0.249 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[1]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.800      ; 1.215      ;
; -0.221 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.236      ;
; -0.219 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[10] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.799      ; 1.244      ;
; -0.177 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.793      ; 1.280      ;
; -0.175 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.801      ; 1.290      ;
; -0.168 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.801      ; 1.297      ;
; -0.166 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[9]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.800      ; 1.298      ;
; -0.158 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[22] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.800      ; 1.306      ;
; -0.150 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.801      ; 1.315      ;
; -0.144 ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.801      ; 1.321      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:isntx|USBRDn'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.263 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.592      ;
; -0.263 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.592      ;
; -0.263 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.592      ;
; -0.263 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.592      ;
; -0.263 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.592      ;
; -0.263 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.592      ;
; -0.257 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.600      ;
; -0.257 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.600      ;
; -0.226 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.631      ;
; -0.226 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.631      ;
; -0.226 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.631      ;
; -0.226 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.631      ;
; -0.226 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.631      ;
; -0.226 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.631      ;
; -0.226 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.631      ;
; -0.226 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.631      ;
; -0.216 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.640      ;
; -0.216 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.640      ;
; -0.216 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.640      ;
; -0.216 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.640      ;
; -0.216 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.640      ;
; -0.216 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.640      ;
; -0.216 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.640      ;
; -0.206 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.650      ;
; -0.206 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.650      ;
; -0.206 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.650      ;
; -0.206 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.650      ;
; -0.206 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.650      ;
; -0.206 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.650      ;
; -0.205 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.653      ;
; -0.205 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.653      ;
; -0.205 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.653      ;
; -0.205 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.653      ;
; -0.205 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.653      ;
; -0.205 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.653      ;
; -0.205 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.653      ;
; -0.205 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.653      ;
; -0.186 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.670      ;
; -0.186 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.670      ;
; -0.186 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.670      ;
; -0.186 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.670      ;
; -0.186 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.670      ;
; -0.186 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.670      ;
; -0.186 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.670      ;
; -0.186 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.670      ;
; -0.169 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.688      ;
; -0.169 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.688      ;
; -0.129 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.721      ;
; -0.129 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.721      ;
; -0.129 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.721      ;
; -0.129 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.721      ;
; -0.129 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.721      ;
; -0.129 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.721      ;
; -0.129 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.721      ;
; -0.129 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.721      ;
; -0.118 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.739      ;
; -0.112 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[3]                                    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.698      ; 1.750      ;
; -0.112 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|DOStrobes[2]                                    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.698      ; 1.750      ;
; -0.097 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.759      ;
; -0.097 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.759      ;
; -0.097 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.759      ;
; -0.097 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.692      ; 1.759      ;
; -0.085 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.695      ; 1.774      ;
; -0.085 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.695      ; 1.774      ;
; -0.084 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.766      ;
; -0.084 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.766      ;
; -0.084 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.766      ;
; -0.084 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.766      ;
; -0.084 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.766      ;
; -0.084 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.766      ;
; -0.084 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.766      ;
; -0.084 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.766      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.783      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.783      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.783      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.694      ; 1.783      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.782      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.775      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.775      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.782      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.775      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.782      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.782      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.775      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.782      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.775      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.782      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.775      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.782      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.775      ;
; -0.075 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.686      ; 1.775      ;
; -0.039 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.816      ;
; -0.039 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.816      ;
; -0.039 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.816      ;
; -0.039 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.816      ;
; -0.039 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.816      ;
; -0.039 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.816      ;
; -0.039 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.816      ;
; -0.039 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.691      ; 1.816      ;
; -0.026 ; USBBridge:isntx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; 1.693      ; 1.831      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UA:inst2|S1'                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.021 ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                                    ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1 ; 0.000        ; 1.266      ; 1.496      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.155 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.681      ;
; 0.185 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.207 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[1] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.733      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.211 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[6] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.737      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.241 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[45]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.766      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.265 ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[46]                                                           ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.361      ; 1.790      ;
; 0.285 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.425      ;
; 0.286 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.426      ;
; 0.287 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.427      ;
; 0.295 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.435      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.301 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[3] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.827      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.304 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[2] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.830      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.337 ; courseProject:inst|lpm_counterShift:inst72|lpm_counter:lpm_counter_component|cntr_n1k:auto_generated|counter_reg_bit[7] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1 ; 0.000        ; 1.362      ; 1.863      ;
; 0.352 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6]                 ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; UA:inst2|S1                                       ; UA:inst2|S1 ; 0.000        ; 0.036      ; 0.492      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.505 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.563     ; 0.849      ;
; -0.486 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 1.000        ; -0.563     ; 0.830      ;
; 0.479  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; 0.834      ; 1.342      ;
; 0.503  ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 1.000        ; 0.834      ; 1.318      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UA:inst2|S1'                                                                                                                                                                                   ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
; 0.543 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 1.000        ; 0.513      ; 0.957      ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.662   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.077      ; 1.342      ;
; 0.662   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.077      ; 1.342      ;
; 0.686   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.077      ; 1.318      ;
; 0.686   ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.077      ; 1.318      ;
; 35.505  ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; courseProject:inst|inst11            ; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -1.811     ; 2.611      ;
; 499.418 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 2.453      ; 3.012      ;
; 999.090 ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.849      ;
; 999.090 ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|DFFE_inst23          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.849      ;
; 999.109 ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.830      ;
; 999.109 ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|DFFE_inst33          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.830      ;
; 999.558 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 2.453      ; 2.872      ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.441  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.435      ; 1.178      ;
; -0.441  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst33          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.435      ; 1.178      ;
; -0.426  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.435      ; 1.193      ;
; -0.426  ; USBBridge:isntx|DOStrobes[0]                                                                                            ; USBBridge:isntx|DFFE_inst23          ; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.435      ; 1.193      ;
; 0.074   ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.565      ; 2.753      ;
; 0.592   ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.744      ;
; 0.592   ; USBBridge:isntx|DFFE_inst33                                                                                             ; USBBridge:isntx|DFFE_inst33          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.744      ;
; 0.605   ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|X_ALTERA_SYNTHESIZED ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.757      ;
; 0.605   ; USBBridge:isntx|DFFE_inst23                                                                                             ; USBBridge:isntx|DFFE_inst23          ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.757      ;
; 3.649   ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ; courseProject:inst|inst11            ; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.480     ; 2.353      ;
; 500.203 ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ; courseProject:inst|inst11            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 2.565      ; 2.882      ;
+---------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UA:inst2|S1'                                                                                                                                                                                    ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
; 0.126 ; USBBridge:isntx|DOStrobes[0] ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ; USBBridge:isntx|USBRDn ; UA:inst2|S1 ; 0.000        ; 0.611      ; 0.841      ;
+-------+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:isntx|USBRDn'                                                                                                                                    ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 0.128 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[3] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.946      ; 1.178      ;
; 0.143 ; USBBridge:isntx|DOStrobes[0] ; USBBridge:isntx|DOStrobes[2] ; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn ; 0.000        ; 0.946      ; 1.193      ;
; 0.749 ; USBBridge:isntx|DFFE_inst33  ; USBBridge:isntx|DOStrobes[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; -0.169     ; 0.744      ;
; 0.762 ; USBBridge:isntx|DFFE_inst23  ; USBBridge:isntx|DOStrobes[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn ; 0.000        ; -0.169     ; 0.757      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|USBRDn'                                                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:isntx|USBRDn ; Rise       ; USBBridge:isntx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:isntx|Z_ALTERA_SYNTHESIZED'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.146  ; 0.362        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.146  ; 0.362        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.146  ; 0.362        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.146  ; 0.362        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.146  ; 0.362        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.146  ; 0.362        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.146  ; 0.362        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.146  ; 0.362        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.147  ; 0.363        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.147  ; 0.363        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.147  ; 0.363        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.147  ; 0.363        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.147  ; 0.363        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.147  ; 0.363        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.147  ; 0.363        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.148  ; 0.364        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.149  ; 0.365        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.149  ; 0.365        ; 0.216          ; High Pulse Width ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.369  ; 0.369        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.447  ; 0.631        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.447  ; 0.631        ; 0.184          ; Low Pulse Width  ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:isntx|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'UA:inst2|S1'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[0] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[1] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[2] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[3] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[4] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[5] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[6] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[7] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[8] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; UA:inst2|ua_ct10:b2v_inst1|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated|counter_reg_bit[9] ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                             ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|inclk[0]                                                                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|outclk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1|q                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; UA:inst2|S1 ; Rise       ; inst2|S1|q                                                                                              ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|inclk[0]                                                                               ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|S1~clkctrl|outclk                                                                                 ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                             ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; UA:inst2|S1 ; Rise       ; inst2|b2v_inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                             ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 19.397 ; 19.613       ; 0.216          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 19.397 ; 19.613       ; 0.216          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 19.397 ; 19.613       ; 0.216          ; High Pulse Width ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 19.414 ; 19.644       ; 0.230          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.414 ; 19.644       ; 0.230          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 19.414 ; 19.644       ; 0.230          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 19.419 ; 19.649       ; 0.230          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
; 19.545 ; 19.729       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout                                                             ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|DFF_inst4|clk                                                                                                     ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|DFF_inst5|clk                                                                                                     ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S1|clk                                                                                                            ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|SYNTHESIZED_WIRE_11|clk                                                                                           ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                                                                                       ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]                                                                     ;
; 19.642 ; 19.642       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                                                                                         ;
; 19.642 ; 19.642       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                                                                                           ;
; 19.654 ; 19.654       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 19.654 ; 19.654       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a3|clk0                                                    ;
; 19.654 ; 19.654       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                                    ;
; 19.659 ; 19.659       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a8|clk0                                                    ;
; 19.676 ; 19.676       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|inclk[0]                                                                                             ;
; 19.676 ; 19.676       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|outclk                                                                                               ;
; 19.708 ; 19.708       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1|combout                                                                                                      ;
; 19.712 ; 19.712       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2_1|dataa                                                                                                        ;
; 19.723 ; 19.723       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst2|S2|clk                                                                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                                                                                       ;
; 20.053 ; 20.269       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 20.121 ; 20.351       ; 0.230          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 20.125 ; 20.355       ; 0.230          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 20.125 ; 20.355       ; 0.230          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 20.126 ; 20.356       ; 0.230          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
; 20.203 ; 20.387       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 20.203 ; 20.387       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 20.203 ; 20.387       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 20.273 ; 20.273       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2|clk                                                                                                            ;
; 20.284 ; 20.284       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1|dataa                                                                                                        ;
; 20.289 ; 20.289       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1|combout                                                                                                      ;
; 20.320 ; 20.320       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|inclk[0]                                                                                             ;
; 20.320 ; 20.320       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S2_1~clkctrl|outclk                                                                                               ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a8|clk0                                                    ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a3|clk0                                                    ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                    ;
; 20.358 ; 20.358       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                                                                                         ;
; 20.358 ; 20.358       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                                                                                           ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]                                                                     ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                                                                                       ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|DFF_inst4|clk                                                                                                     ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|DFF_inst5|clk                                                                                                     ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|S1|clk                                                                                                            ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|SYNTHESIZED_WIRE_11|clk                                                                                           ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst2|b2v_inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]                                                                       ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout                                                             ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                                                                               ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst4                                                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|DFF_inst5                                                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a8~porta_address_reg0 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|PZUMPR:b2v_inst|altsyncram:altsyncram_component|altsyncram_v2a1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|S1                                                                                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|S2                                                                                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Fall       ; UA:inst2|SYNTHESIZED_WIRE_11                                                                                            ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; UA:inst2|ua_ct4:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 499.575 ; 499.791      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst23                                                                                   ;
; 499.575 ; 499.791      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|DFFE_inst33                                                                                   ;
; 499.575 ; 499.791      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|X_ALTERA_SYNTHESIZED                                                                          ;
; 499.575 ; 499.791      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED                                                                          ;
; 499.674 ; 499.858      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[0]    ;
; 499.674 ; 499.858      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[1]    ;
; 499.674 ; 499.858      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[2]    ;
; 499.674 ; 499.858      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[3]    ;
; 499.674 ; 499.858      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[4]    ;
; 499.674 ; 499.858      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT2:inst34|lpm_counter:lpm_counter_component|cntr_fdj:auto_generated|counter_reg_bit[5]    ;
; 499.710 ; 499.894      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|inst11                                                                                     ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|USBRDn                                                                                        ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:isntx|USBWR                                                                                         ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[15]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[16]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[17]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[18]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[19]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[20]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[21]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[22]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[23]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[24]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[25]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[26]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[27]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[28]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[29]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG1:inst7|lpm_ff:lpm_ff_component|dffs[30]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG4:inst49|lpm_ff:lpm_ff_component|dffs[7]                                                 ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[0]  ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[11] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[12] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[13] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[16] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[19] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[20] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[21] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[23] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[24] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[25] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[26] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[27] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[28] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[29] ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[3]  ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[4]  ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[5]  ;
; 499.796 ; 499.980      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|lpm_mux0:inst56|lpm_mux:lpm_mux_component|mux_qaf:auto_generated|external_latency_ffsa[8]  ;
; 499.796 ; 499.796      ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; isntx|DFFE_inst23|clk                                                                                         ;
; 499.796 ; 499.796      ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; isntx|DFFE_inst33|clk                                                                                         ;
; 499.796 ; 499.796      ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; isntx|X_ALTERA_SYNTHESIZED|clk                                                                                ;
; 499.796 ; 499.796      ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; isntx|Z_ALTERA_SYNTHESIZED|clk                                                                                ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[0]    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[1]    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[2]    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[3]    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[4]    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[5]    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[6]    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|CT1:inst18|lpm_counter:lpm_counter_component|cntr_tqj:auto_generated|counter_reg_bit[7]    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; courseProject:inst|RG2Left:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 1.883 ; 2.535 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 1.761 ; 2.372 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 1.883 ; 2.535 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 0.903 ; 1.530 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 1.114 ; 1.768 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 1.070 ; 1.695 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 1.637 ; 2.369 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 1.352 ; 2.009 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 1.492 ; 2.221 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 3.199 ; 3.777 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 3.607 ; 4.209 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -0.460 ; -1.032 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -0.513 ; -1.125 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -0.632 ; -1.256 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -0.468 ; -1.065 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -0.483 ; -1.059 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -0.460 ; -1.032 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -0.707 ; -1.312 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -0.571 ; -1.143 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -0.586 ; -1.170 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -2.862 ; -3.433 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -3.253 ; -3.848 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]      ; USBBridge:isntx|USBRDn               ; 3.369 ; 3.215 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[3]     ; USBBridge:isntx|USBRDn               ; 3.184 ; 3.030 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[4]     ; USBBridge:isntx|USBRDn               ; 3.369 ; 3.215 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[7]     ; USBBridge:isntx|USBRDn               ; 3.332 ; 3.187 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|USBRDn               ; 8.013 ; 8.355 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn               ; 7.057 ; 7.379 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn               ; 6.608 ; 6.784 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn               ; 7.491 ; 7.741 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn               ; 6.287 ; 6.461 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn               ; 6.856 ; 6.998 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn               ; 8.013 ; 8.355 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn               ; 7.129 ; 7.353 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn               ; 6.954 ; 7.145 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ; 2.025 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ;       ; 2.142 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;       ; 2.874 ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;       ; 2.874 ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 3.141 ;       ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 3.141 ;       ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 6.320 ; 6.676 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 6.320 ; 6.676 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.207 ; 5.527 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.403 ; 5.636 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.528 ; 4.612 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.061 ; 5.199 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 6.125 ; 6.462 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.438 ; 5.756 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.494 ; 5.687 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; BusOut[*]   ; clk_25mhz                            ; 4.023 ; 4.379 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                            ; 3.684 ; 3.905 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                            ; 3.149 ; 3.426 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                            ; 2.778 ; 2.942 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                            ; 2.586 ; 2.775 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                            ; 2.106 ; 2.236 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                            ; 2.786 ; 3.046 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                            ; 3.382 ; 3.713 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                            ; 2.682 ; 2.853 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                            ; 2.721 ; 2.933 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                            ; 2.280 ; 2.424 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                            ; 2.415 ; 2.552 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                            ; 2.157 ; 2.271 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                            ; 2.856 ; 3.046 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                            ; 2.789 ; 3.009 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                            ; 2.715 ; 2.938 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                            ; 3.682 ; 3.912 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                            ; 3.076 ; 3.359 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                            ; 3.369 ; 3.695 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                            ; 2.136 ; 2.237 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                            ; 2.723 ; 2.908 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                            ; 2.754 ; 2.949 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                            ; 2.559 ; 2.769 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                            ; 4.023 ; 4.379 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                            ; 2.495 ; 2.649 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                            ; 2.374 ; 2.531 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                            ; 2.638 ; 2.831 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                            ; 2.890 ; 3.083 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                            ; 2.691 ; 2.832 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                            ; 2.426 ; 2.571 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                            ; 2.312 ; 2.457 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                            ; 2.739 ; 2.918 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                            ; 2.440 ; 2.581 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; DIV10       ; clk_25mhz                            ; 2.869 ; 3.008 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ;       ; 2.138 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ;       ; 2.138 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 5.617 ; 5.962 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 5.617 ; 5.962 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 4.466 ; 4.679 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 5.063 ; 5.184 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 4.183 ; 4.558 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 4.667 ; 5.065 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 3.926 ; 4.105 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 4.146 ; 4.249 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 4.110 ; 4.129 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ; 4.792 ; 4.608 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ; 2.337 ;       ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]     ; clk_25mhz                            ; 4.792 ; 4.608 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 3.766 ; 3.766 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 3.766 ; 3.766 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 3.766 ; 3.766 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 3.469 ; 3.469 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 3.598 ; 3.598 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 3.696 ; 3.696 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 3.766 ; 3.766 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 3.530 ; 3.530 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 3.469 ; 3.469 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                            ; 2.130 ; 2.223 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]      ; USBBridge:isntx|USBRDn               ; 3.035 ; 2.868 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[3]     ; USBBridge:isntx|USBRDn               ; 3.035 ; 2.868 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[4]     ; USBBridge:isntx|USBRDn               ; 3.281 ; 3.132 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[7]     ; USBBridge:isntx|USBRDn               ; 3.244 ; 3.105 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|USBRDn               ; 3.547 ; 3.601 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn               ; 3.927 ; 4.134 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn               ; 3.601 ; 3.798 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn               ; 4.879 ; 5.000 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn               ; 4.038 ; 4.162 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn               ; 4.368 ; 4.376 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn               ; 4.033 ; 4.200 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn               ; 4.416 ; 4.621 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn               ; 3.547 ; 3.601 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ; 1.997 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ;       ; 2.111 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;       ; 2.811 ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;       ; 2.811 ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 3.069 ;       ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 3.069 ;       ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.009 ; 4.104 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.597 ; 5.895 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.754 ; 4.972 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.959 ; 5.116 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.009 ; 4.104 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.505 ; 4.656 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.340 ; 5.596 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.584 ; 4.758 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.634 ; 4.773 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; BusOut[*]   ; clk_25mhz                            ; 1.878 ; 2.004 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                            ; 3.429 ; 3.644 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                            ; 2.878 ; 3.144 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                            ; 2.521 ; 2.679 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                            ; 2.338 ; 2.520 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                            ; 1.878 ; 2.004 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                            ; 2.530 ; 2.781 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                            ; 3.101 ; 3.419 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                            ; 2.429 ; 2.594 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                            ; 2.466 ; 2.671 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                            ; 2.045 ; 2.184 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                            ; 2.173 ; 2.306 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                            ; 1.925 ; 2.035 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                            ; 2.598 ; 2.782 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                            ; 2.532 ; 2.744 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                            ; 2.460 ; 2.675 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                            ; 3.426 ; 3.650 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                            ; 2.807 ; 3.079 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                            ; 3.088 ; 3.402 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                            ; 1.906 ; 2.004 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                            ; 2.469 ; 2.647 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                            ; 2.500 ; 2.689 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                            ; 2.311 ; 2.513 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                            ; 3.753 ; 4.098 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                            ; 2.250 ; 2.398 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                            ; 2.133 ; 2.284 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                            ; 2.387 ; 2.573 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                            ; 2.630 ; 2.815 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                            ; 2.439 ; 2.575 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                            ; 2.185 ; 2.326 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                            ; 2.075 ; 2.214 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                            ; 2.485 ; 2.657 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                            ; 2.197 ; 2.332 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; DIV10       ; clk_25mhz                            ; 2.647 ; 2.783 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ;       ; 1.887 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ;       ; 1.887 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 2.601 ; 2.603 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 2.952 ; 3.177 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 3.050 ; 2.967 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 3.676 ; 3.845 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 2.799 ; 2.855 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 2.601 ; 2.603 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 2.654 ; 2.756 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 2.838 ; 2.945 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 2.766 ; 2.795 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ; 2.072 ; 4.243 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ; 2.072 ;       ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]     ; clk_25mhz                            ; 4.420 ; 4.243 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 2.261 ; 2.261 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 2.503 ; 2.503 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 2.503 ; 2.503 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 2.261 ; 2.261 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 2.365 ; 2.365 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 2.454 ; 2.454 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 2.503 ; 2.503 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 2.313 ; 2.313 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 2.261 ; 2.261 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                            ; 1.898 ; 1.987 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.413 ; 4.413 ; 4.586 ; 4.583 ;
; mode_usb_n ; usb_d[1]    ; 4.413 ; 4.413 ; 4.586 ; 4.583 ;
; mode_usb_n ; usb_d[2]    ; 4.116 ; 4.116 ; 4.333 ; 4.330 ;
; mode_usb_n ; usb_d[3]    ; 4.245 ; 4.245 ; 4.442 ; 4.439 ;
; mode_usb_n ; usb_d[4]    ; 4.343 ; 4.343 ; 4.536 ; 4.532 ;
; mode_usb_n ; usb_d[5]    ; 4.413 ; 4.413 ; 4.586 ; 4.583 ;
; mode_usb_n ; usb_d[6]    ; 4.177 ; 4.177 ; 4.389 ; 4.385 ;
; mode_usb_n ; usb_d[7]    ; 4.116 ; 4.116 ; 4.333 ; 4.330 ;
; mode_usb_n ; usb_rdn     ; 3.579 ; 3.575 ; 3.837 ; 3.837 ;
; mode_usb_n ; usb_wr      ; 3.603 ; 3.599 ; 3.857 ; 3.857 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.548 ; 3.482 ; 3.653 ; 3.653 ;
; mode_usb_n ; usb_d[1]    ; 3.548 ; 3.482 ; 3.653 ; 3.653 ;
; mode_usb_n ; usb_d[2]    ; 3.264 ; 3.198 ; 3.411 ; 3.411 ;
; mode_usb_n ; usb_d[3]    ; 3.388 ; 3.322 ; 3.515 ; 3.515 ;
; mode_usb_n ; usb_d[4]    ; 3.472 ; 3.414 ; 3.604 ; 3.604 ;
; mode_usb_n ; usb_d[5]    ; 3.548 ; 3.482 ; 3.653 ; 3.653 ;
; mode_usb_n ; usb_d[6]    ; 3.313 ; 3.255 ; 3.463 ; 3.463 ;
; mode_usb_n ; usb_d[7]    ; 3.264 ; 3.198 ; 3.411 ; 3.411 ;
; mode_usb_n ; usb_rdn     ; 2.694 ; 2.694 ; 3.014 ; 2.956 ;
; mode_usb_n ; usb_wr      ; 2.716 ; 2.716 ; 3.032 ; 2.974 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -10.330  ; -2.394  ; -2.058   ; -0.467  ; -1.487              ;
;  UA:inst2|S1                                       ; -10.330  ; 0.021   ; 0.014    ; 0.126   ; -1.487              ;
;  USBBridge:isntx|USBRDn                            ; -4.777   ; -0.263  ; -2.058   ; 0.128   ; -1.487              ;
;  USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -0.251   ; -0.769  ; N/A      ; N/A     ; -1.487              ;
;  clk_25mhz                                         ; -0.465   ; -2.394  ; N/A      ; N/A     ; 19.397              ;
;  inst5|altpll_component|auto_generated|pll1|clk[0] ; -4.299   ; -0.670  ; 0.105    ; -0.467  ; 499.409             ;
; Design-wide TNS                                    ; -683.176 ; -36.397 ; -4.084   ; -1.796  ; -234.946            ;
;  UA:inst2|S1                                       ; -103.300 ; 0.000   ; 0.000    ; 0.000   ; -14.870             ;
;  USBBridge:isntx|USBRDn                            ; -426.513 ; -14.659 ; -4.084   ; 0.000   ; -172.492            ;
;  USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; -1.712   ; -15.175 ; N/A      ; N/A     ; -47.584             ;
;  clk_25mhz                                         ; -1.362   ; -10.801 ; N/A      ; N/A     ; 0.000               ;
;  inst5|altpll_component|auto_generated|pll1|clk[0] ; -152.288 ; -9.243  ; 0.000    ; -1.796  ; 0.000               ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; 3.971 ; 4.149 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; 3.761 ; 3.972 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; 3.971 ; 4.149 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; 1.816 ; 2.044 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; 2.468 ; 2.556 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; 2.037 ; 2.295 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; 3.565 ; 3.699 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; 2.991 ; 3.003 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; 3.099 ; 3.329 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 6.630 ; 7.076 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 7.623 ; 7.959 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:isntx|USBRDn ; -0.460 ; -0.704 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0] ; USBBridge:isntx|USBRDn ; -0.513 ; -0.821 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1] ; USBBridge:isntx|USBRDn ; -0.632 ; -1.045 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2] ; USBBridge:isntx|USBRDn ; -0.468 ; -0.714 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3] ; USBBridge:isntx|USBRDn ; -0.483 ; -0.828 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4] ; USBBridge:isntx|USBRDn ; -0.460 ; -0.704 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5] ; USBBridge:isntx|USBRDn ; -0.707 ; -1.249 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6] ; USBBridge:isntx|USBRDn ; -0.571 ; -0.972 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7] ; USBBridge:isntx|USBRDn ; -0.586 ; -0.994 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -2.862 ; -3.433 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -3.253 ; -3.848 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]      ; USBBridge:isntx|USBRDn               ; 6.783  ; 7.006  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[3]     ; USBBridge:isntx|USBRDn               ; 6.520  ; 6.611  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[4]     ; USBBridge:isntx|USBRDn               ; 6.783  ; 7.006  ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[7]     ; USBBridge:isntx|USBRDn               ; 6.735  ; 6.932  ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|USBRDn               ; 18.342 ; 17.864 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn               ; 16.285 ; 15.719 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn               ; 14.809 ; 14.505 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn               ; 16.287 ; 15.906 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn               ; 14.131 ; 13.772 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn               ; 15.553 ; 15.082 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn               ; 18.342 ; 17.864 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn               ; 16.157 ; 15.778 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn               ; 15.992 ; 15.400 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ; 4.201  ;        ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ;        ; 4.023  ; Fall       ; USBBridge:isntx|USBRDn                            ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 6.128  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;        ; 6.128  ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.936  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.936  ;        ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 14.305 ; 13.739 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 14.305 ; 13.739 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.512 ; 11.361 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.152 ; 11.048 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 9.693  ; 9.495  ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 11.074 ; 10.711 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 13.690 ; 13.361 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 12.132 ; 11.697 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 12.210 ; 11.793 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; BusOut[*]   ; clk_25mhz                            ; 8.249  ; 8.196  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                            ; 7.602  ; 7.428  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                            ; 6.889  ; 6.677  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                            ; 6.171  ; 5.910  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                            ; 5.801  ; 5.546  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                            ; 4.572  ; 4.547  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                            ; 5.968  ; 5.925  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                            ; 7.101  ; 6.988  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                            ; 5.925  ; 5.777  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                            ; 5.879  ; 5.763  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                            ; 5.042  ; 4.904  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                            ; 5.372  ; 5.194  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                            ; 4.816  ; 4.671  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                            ; 6.404  ; 6.112  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                            ; 6.161  ; 5.990  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                            ; 5.921  ; 5.817  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                            ; 7.570  ; 7.434  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                            ; 6.455  ; 6.382  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                            ; 7.068  ; 6.961  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                            ; 4.724  ; 4.592  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                            ; 6.102  ; 5.835  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                            ; 6.172  ; 5.910  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                            ; 5.576  ; 5.524  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                            ; 8.249  ; 8.196  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                            ; 5.530  ; 5.354  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                            ; 5.155  ; 5.062  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                            ; 5.874  ; 5.684  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                            ; 6.557  ; 6.221  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                            ; 5.989  ; 5.727  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                            ; 5.404  ; 5.252  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                            ; 5.103  ; 4.986  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                            ; 6.142  ; 5.888  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                            ; 5.436  ; 5.231  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; DIV10       ; clk_25mhz                            ; 5.728  ; 5.702  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ;        ; 4.816  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ;        ; 4.816  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 13.382 ; 12.966 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 13.382 ; 12.966 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 10.409 ; 9.915  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 10.592 ; 10.516 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 9.811  ; 9.424  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 11.083 ; 10.487 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 9.001  ; 8.718  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 9.117  ; 8.887  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 9.027  ; 8.865  ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ; 9.635  ; 9.888  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ; 4.631  ;        ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]     ; clk_25mhz                            ; 9.635  ; 9.888  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 6.433  ; 6.433  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 6.433  ; 6.433  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 6.433  ; 6.433  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 5.772  ; 5.772  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 6.067  ; 6.067  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 6.206  ; 6.206  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 6.433  ; 6.433  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 5.858  ; 5.858  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 5.772  ; 5.772  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                            ; 4.628  ; 4.483  ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]      ; USBBridge:isntx|USBRDn               ; 3.035 ; 2.868 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[3]     ; USBBridge:isntx|USBRDn               ; 3.035 ; 2.868 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[4]     ; USBBridge:isntx|USBRDn               ; 3.281 ; 3.132 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  led[7]     ; USBBridge:isntx|USBRDn               ; 3.244 ; 3.105 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_d[*]    ; USBBridge:isntx|USBRDn               ; 3.547 ; 3.601 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[0]   ; USBBridge:isntx|USBRDn               ; 3.927 ; 4.134 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[1]   ; USBBridge:isntx|USBRDn               ; 3.601 ; 3.798 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[2]   ; USBBridge:isntx|USBRDn               ; 4.879 ; 5.000 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[3]   ; USBBridge:isntx|USBRDn               ; 4.038 ; 4.162 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[4]   ; USBBridge:isntx|USBRDn               ; 4.368 ; 4.376 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[5]   ; USBBridge:isntx|USBRDn               ; 4.033 ; 4.200 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[6]   ; USBBridge:isntx|USBRDn               ; 4.416 ; 4.621 ; Rise       ; USBBridge:isntx|USBRDn                            ;
;  usb_d[7]   ; USBBridge:isntx|USBRDn               ; 3.547 ; 3.601 ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ; 1.997 ;       ; Rise       ; USBBridge:isntx|USBRDn                            ;
; usb_rdn     ; USBBridge:isntx|USBRDn               ;       ; 2.111 ; Fall       ; USBBridge:isntx|USBRDn                            ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;       ; 2.811 ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ;       ; 2.811 ; Rise       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; led[*]      ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 3.069 ;       ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  led[5]     ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 3.069 ;       ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; usb_d[*]    ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.009 ; 4.104 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[0]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.597 ; 5.895 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[1]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.754 ; 4.972 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[2]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.959 ; 5.116 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[3]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.009 ; 4.104 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[4]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.505 ; 4.656 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[5]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 5.340 ; 5.596 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[6]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.584 ; 4.758 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
;  usb_d[7]   ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED ; 4.634 ; 4.773 ; Fall       ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ;
; BusOut[*]   ; clk_25mhz                            ; 1.878 ; 2.004 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[0]  ; clk_25mhz                            ; 3.429 ; 3.644 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[1]  ; clk_25mhz                            ; 2.878 ; 3.144 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[2]  ; clk_25mhz                            ; 2.521 ; 2.679 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[3]  ; clk_25mhz                            ; 2.338 ; 2.520 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[4]  ; clk_25mhz                            ; 1.878 ; 2.004 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[5]  ; clk_25mhz                            ; 2.530 ; 2.781 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[6]  ; clk_25mhz                            ; 3.101 ; 3.419 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[7]  ; clk_25mhz                            ; 2.429 ; 2.594 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[8]  ; clk_25mhz                            ; 2.466 ; 2.671 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[9]  ; clk_25mhz                            ; 2.045 ; 2.184 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[10] ; clk_25mhz                            ; 2.173 ; 2.306 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[11] ; clk_25mhz                            ; 1.925 ; 2.035 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[12] ; clk_25mhz                            ; 2.598 ; 2.782 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[13] ; clk_25mhz                            ; 2.532 ; 2.744 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[14] ; clk_25mhz                            ; 2.460 ; 2.675 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[15] ; clk_25mhz                            ; 3.426 ; 3.650 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[16] ; clk_25mhz                            ; 2.807 ; 3.079 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[17] ; clk_25mhz                            ; 3.088 ; 3.402 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[18] ; clk_25mhz                            ; 1.906 ; 2.004 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[19] ; clk_25mhz                            ; 2.469 ; 2.647 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[20] ; clk_25mhz                            ; 2.500 ; 2.689 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[21] ; clk_25mhz                            ; 2.311 ; 2.513 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[22] ; clk_25mhz                            ; 3.753 ; 4.098 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[23] ; clk_25mhz                            ; 2.250 ; 2.398 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[24] ; clk_25mhz                            ; 2.133 ; 2.284 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[25] ; clk_25mhz                            ; 2.387 ; 2.573 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[26] ; clk_25mhz                            ; 2.630 ; 2.815 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[27] ; clk_25mhz                            ; 2.439 ; 2.575 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[28] ; clk_25mhz                            ; 2.185 ; 2.326 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[29] ; clk_25mhz                            ; 2.075 ; 2.214 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[30] ; clk_25mhz                            ; 2.485 ; 2.657 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  BusOut[31] ; clk_25mhz                            ; 2.197 ; 2.332 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; DIV10       ; clk_25mhz                            ; 2.647 ; 2.783 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ;       ; 1.887 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ;       ; 1.887 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 2.601 ; 2.603 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 2.952 ; 3.177 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 3.050 ; 2.967 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 3.676 ; 3.845 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 2.799 ; 2.855 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 2.601 ; 2.603 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 2.654 ; 2.756 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 2.838 ; 2.945 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 2.766 ; 2.795 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]      ; clk_25mhz                            ; 2.072 ; 4.243 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]     ; clk_25mhz                            ; 2.072 ;       ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]     ; clk_25mhz                            ; 4.420 ; 4.243 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]    ; clk_25mhz                            ; 2.261 ; 2.261 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0]   ; clk_25mhz                            ; 2.503 ; 2.503 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1]   ; clk_25mhz                            ; 2.503 ; 2.503 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2]   ; clk_25mhz                            ; 2.261 ; 2.261 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3]   ; clk_25mhz                            ; 2.365 ; 2.365 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4]   ; clk_25mhz                            ; 2.454 ; 2.454 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5]   ; clk_25mhz                            ; 2.503 ; 2.503 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6]   ; clk_25mhz                            ; 2.313 ; 2.313 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7]   ; clk_25mhz                            ; 2.261 ; 2.261 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr      ; clk_25mhz                            ; 1.898 ; 1.987 ; Fall       ; inst5|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+--------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.336 ; 7.199 ; 7.688 ; 7.688 ;
; mode_usb_n ; usb_d[1]    ; 7.336 ; 7.199 ; 7.688 ; 7.688 ;
; mode_usb_n ; usb_d[2]    ; 6.753 ; 6.616 ; 7.027 ; 7.027 ;
; mode_usb_n ; usb_d[3]    ; 7.011 ; 6.874 ; 7.322 ; 7.322 ;
; mode_usb_n ; usb_d[4]    ; 7.157 ; 7.026 ; 7.461 ; 7.461 ;
; mode_usb_n ; usb_d[5]    ; 7.336 ; 7.199 ; 7.688 ; 7.688 ;
; mode_usb_n ; usb_d[6]    ; 6.855 ; 6.724 ; 7.113 ; 7.113 ;
; mode_usb_n ; usb_d[7]    ; 6.753 ; 6.616 ; 7.027 ; 7.027 ;
; mode_usb_n ; usb_rdn     ; 5.570 ; 5.570 ; 5.761 ; 5.630 ;
; mode_usb_n ; usb_wr      ; 5.616 ; 5.616 ; 5.810 ; 5.679 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.548 ; 3.482 ; 3.653 ; 3.653 ;
; mode_usb_n ; usb_d[1]    ; 3.548 ; 3.482 ; 3.653 ; 3.653 ;
; mode_usb_n ; usb_d[2]    ; 3.264 ; 3.198 ; 3.411 ; 3.411 ;
; mode_usb_n ; usb_d[3]    ; 3.388 ; 3.322 ; 3.515 ; 3.515 ;
; mode_usb_n ; usb_d[4]    ; 3.472 ; 3.414 ; 3.604 ; 3.604 ;
; mode_usb_n ; usb_d[5]    ; 3.548 ; 3.482 ; 3.653 ; 3.653 ;
; mode_usb_n ; usb_d[6]    ; 3.313 ; 3.255 ; 3.463 ; 3.463 ;
; mode_usb_n ; usb_d[7]    ; 3.264 ; 3.198 ; 3.411 ; 3.411 ;
; mode_usb_n ; usb_rdn     ; 2.694 ; 2.694 ; 3.014 ; 2.956 ;
; mode_usb_n ; usb_wr      ; 2.716 ; 2.716 ; 3.032 ; 2.974 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; DIV10         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[31]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[30]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[29]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[28]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[27]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[26]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[25]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[24]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[23]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[22]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[21]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[20]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[19]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[18]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[17]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[16]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BusOut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DIV10         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; BusOut[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; BusOut[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; BusOut[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; BusOut[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; BusOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; BusOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; BusOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; BusOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DIV10         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; BusOut[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; BusOut[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; BusOut[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; BusOut[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; BusOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; BusOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; BusOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; BusOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_25mhz                                         ; clk_25mhz                                         ; 10       ; 8        ; 3        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz                                         ; 8        ; 8        ; 0        ; 0        ;
; UA:inst2|S1                                       ; clk_25mhz                                         ; 40       ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 2104     ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 5518     ; 2016     ; 4        ; 4        ;
; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40       ; 0        ; 2        ; 0        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; clk_25mhz                                         ; UA:inst2|S1                                       ; 230      ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1                                       ; 190      ; 10       ; 0        ; 0        ;
; UA:inst2|S1                                       ; UA:inst2|S1                                       ; 55       ; 0        ; 0        ; 0        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1                                       ; 10       ; 10       ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 864      ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0        ; 0        ; 32       ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_25mhz                                         ; clk_25mhz                                         ; 10       ; 8        ; 3        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz                                         ; 8        ; 8        ; 0        ; 0        ;
; UA:inst2|S1                                       ; clk_25mhz                                         ; 40       ; 0        ; 0        ; 0        ;
; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 2104     ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 5518     ; 2016     ; 4        ; 4        ;
; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 40       ; 0        ; 2        ; 0        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; clk_25mhz                                         ; UA:inst2|S1                                       ; 230      ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; UA:inst2|S1                                       ; 190      ; 10       ; 0        ; 0        ;
; UA:inst2|S1                                       ; UA:inst2|S1                                       ; 55       ; 0        ; 0        ; 0        ;
; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; UA:inst2|S1                                       ; 10       ; 10       ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 864      ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|Z_ALTERA_SYNTHESIZED              ; 0        ; 0        ; 32       ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 4        ;
; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; USBBridge:isntx|USBRDn                            ; UA:inst2|S1                                       ; 10       ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_25mhz                                         ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 4        ;
; USBBridge:isntx|USBRDn                            ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; USBBridge:isntx|USBRDn                            ; UA:inst2|S1                                       ; 10       ; 0        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:isntx|USBRDn                            ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:isntx|USBRDn                            ; USBBridge:isntx|USBRDn                            ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 141   ; 141  ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 295   ; 295  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 22 14:40:25 2021
Info: Command: quartus_sta Lab1Full -c Lab1Full
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'Lab1Full.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst5|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst5|altpll_component|auto_generated|pll1|clk[0]} {inst5|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name UA:inst2|S1 UA:inst2|S1
    Info: create_clock -period 1.000 -name USBBridge:isntx|USBRDn USBBridge:isntx|USBRDn
    Info: create_clock -period 1.000 -name USBBridge:isntx|Z_ALTERA_SYNTHESIZED USBBridge:isntx|Z_ALTERA_SYNTHESIZED
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst2|S2_1  from: dataa  to: combout
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -10.330
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -10.330      -103.300 UA:inst2|S1 
    Info:    -4.777      -426.513 USBBridge:isntx|USBRDn 
    Info:    -4.299      -152.288 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.464        -1.075 clk_25mhz 
    Info:     0.029         0.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -2.394
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.394       -10.801 clk_25mhz 
    Info:    -0.769       -15.175 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -0.670        -9.243 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.142        -1.178 USBBridge:isntx|USBRDn 
    Info:     0.409         0.000 UA:inst2|S1 
Info: Worst-case recovery slack is -2.058
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.058        -4.084 USBBridge:isntx|USBRDn 
    Info:     0.014         0.000 UA:inst2|S1 
    Info:     0.105         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is -0.461
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.461        -1.764 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.428         0.000 UA:inst2|S1 
    Info:     0.493         0.000 USBBridge:isntx|USBRDn 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:isntx|USBRDn 
    Info:    -1.487       -47.584 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487       -14.870 UA:inst2|S1 
    Info:    19.700         0.000 clk_25mhz 
    Info:   499.606         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst2|S2_1  from: dataa  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -9.548
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.548       -95.480 UA:inst2|S1 
    Info:    -4.457      -398.176 USBBridge:isntx|USBRDn 
    Info:    -3.794      -132.455 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.465        -1.362 clk_25mhz 
    Info:    -0.251        -1.712 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -2.063
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.063        -9.581 clk_25mhz 
    Info:    -0.512        -7.064 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.503        -6.486 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -0.034        -0.272 USBBridge:isntx|USBRDn 
    Info:     0.449         0.000 UA:inst2|S1 
Info: Worst-case recovery slack is -1.764
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.764        -3.500 USBBridge:isntx|USBRDn 
    Info:     0.050         0.000 UA:inst2|S1 
    Info:     0.123         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is -0.467
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.467        -1.796 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.371         0.000 UA:inst2|S1 
    Info:     0.391         0.000 USBBridge:isntx|USBRDn 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:isntx|USBRDn 
    Info:    -1.487       -47.584 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487       -14.870 UA:inst2|S1 
    Info:    19.590         0.000 clk_25mhz 
    Info:   499.409         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst2|S2_1  from: dataa  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:isntx|USBRDn}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {UA:inst2|S1}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:isntx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {UA:inst2|S1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -rise_to [get_clocks {clk_25mhz}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk_25mhz}] -fall_to [get_clocks {clk_25mhz}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.742
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.742       -37.420 UA:inst2|S1 
    Info:    -1.474       -49.819 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.413      -119.554 USBBridge:isntx|USBRDn 
    Info:     0.335         0.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:     0.342         0.000 clk_25mhz 
Info: Worst-case hold slack is -1.284
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.284        -6.001 clk_25mhz 
    Info:    -0.629        -6.887 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.431        -8.544 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -0.263       -14.659 USBBridge:isntx|USBRDn 
    Info:     0.021         0.000 UA:inst2|S1 
Info: Worst-case recovery slack is -0.505
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.505        -0.991 USBBridge:isntx|USBRDn 
    Info:     0.543         0.000 UA:inst2|S1 
    Info:     0.662         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is -0.441
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.441        -1.734 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.126         0.000 UA:inst2|S1 
    Info:     0.128         0.000 USBBridge:isntx|USBRDn 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:isntx|USBRDn 
    Info:    -1.000       -32.000 USBBridge:isntx|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000       -10.000 UA:inst2|S1 
    Info:    19.397         0.000 clk_25mhz 
    Info:   499.575         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Wed Dec 22 14:40:30 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


