

================================================================
== Vitis HLS Report for 'write_to_output'
================================================================
* Date:           Wed Nov 13 16:40:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.450 us|  0.450 us|   90|   90|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 73 [1/1] (1.41ns)   --->   "%output_data_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_data"   --->   Operation 73 'read' 'output_data_read' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %output_data_read, i32 6, i32 63" [./src/streamhls.cpp:44]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i58 %trunc_ln" [./src/streamhls.cpp:44]   --->   Operation 75 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln44" [./src/streamhls.cpp:44]   --->   Operation 76 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i32 16" [./src/streamhls.cpp:44]   --->   Operation 77 'writereq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 78 'wait' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln44 = call void @write_to_output_Pipeline_VITIS_LOOP_44_1, i512 %gmem, i58 %trunc_ln, i512 %output_stream" [./src/streamhls.cpp:44]   --->   Operation 79 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln44 = call void @write_to_output_Pipeline_VITIS_LOOP_44_1, i512 %gmem, i58 %trunc_ln, i512 %output_stream" [./src/streamhls.cpp:44]   --->   Operation 80 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 81 [68/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 81 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 82 [67/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 82 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 83 [66/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 83 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 84 [65/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 84 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 85 [64/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 85 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 86 [63/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 86 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 87 [62/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 87 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 88 [61/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 88 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 89 [60/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 89 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 90 [59/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 90 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 91 [58/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 91 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 92 [57/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 92 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 93 [56/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 93 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 94 [55/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 94 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 95 [54/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 95 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 96 [53/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 96 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 97 [52/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 97 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 98 [51/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 98 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 99 [50/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 99 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 100 [49/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 100 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 101 [48/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 101 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 102 [47/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 102 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 103 [46/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 103 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.65>
ST_28 : Operation 104 [45/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 104 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 3.65>
ST_29 : Operation 105 [44/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 105 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.65>
ST_30 : Operation 106 [43/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 106 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 3.65>
ST_31 : Operation 107 [42/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 107 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 3.65>
ST_32 : Operation 108 [41/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 108 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 3.65>
ST_33 : Operation 109 [40/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 109 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 3.65>
ST_34 : Operation 110 [39/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 110 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 3.65>
ST_35 : Operation 111 [38/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 111 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 3.65>
ST_36 : Operation 112 [37/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 112 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 3.65>
ST_37 : Operation 113 [36/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 113 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 3.65>
ST_38 : Operation 114 [35/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 114 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 3.65>
ST_39 : Operation 115 [34/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 115 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 3.65>
ST_40 : Operation 116 [33/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 116 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 3.65>
ST_41 : Operation 117 [32/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 117 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 3.65>
ST_42 : Operation 118 [31/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 118 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 3.65>
ST_43 : Operation 119 [30/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 119 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 3.65>
ST_44 : Operation 120 [29/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 120 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 3.65>
ST_45 : Operation 121 [28/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 121 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 3.65>
ST_46 : Operation 122 [27/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 122 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 3.65>
ST_47 : Operation 123 [26/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 123 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 3.65>
ST_48 : Operation 124 [25/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 124 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 3.65>
ST_49 : Operation 125 [24/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 125 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 3.65>
ST_50 : Operation 126 [23/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 126 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 3.65>
ST_51 : Operation 127 [22/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 127 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 3.65>
ST_52 : Operation 128 [21/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 128 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 3.65>
ST_53 : Operation 129 [20/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 129 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 3.65>
ST_54 : Operation 130 [19/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 130 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 3.65>
ST_55 : Operation 131 [18/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 131 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 3.65>
ST_56 : Operation 132 [17/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 132 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 3.65>
ST_57 : Operation 133 [16/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 133 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 3.65>
ST_58 : Operation 134 [15/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 134 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 3.65>
ST_59 : Operation 135 [14/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 135 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 3.65>
ST_60 : Operation 136 [13/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 136 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 3.65>
ST_61 : Operation 137 [12/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 137 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 3.65>
ST_62 : Operation 138 [11/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 138 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 3.65>
ST_63 : Operation 139 [10/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 139 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 3.65>
ST_64 : Operation 140 [9/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 140 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 3.65>
ST_65 : Operation 141 [8/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 141 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 3.65>
ST_66 : Operation 142 [7/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 142 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 3.65>
ST_67 : Operation 143 [6/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 143 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 3.65>
ST_68 : Operation 144 [5/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 144 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 3.65>
ST_69 : Operation 145 [4/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 145 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 3.65>
ST_70 : Operation 146 [3/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 146 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 3.65>
ST_71 : Operation 147 [2/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 147 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 3.65>
ST_72 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_data, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %output_stream, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 151 [1/68] (3.65ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [./src/streamhls.cpp:52]   --->   Operation 151 'writeresp' 'empty_25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [./src/streamhls.cpp:52]   --->   Operation 152 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.410ns
The critical path consists of the following:
	fifo read operation ('output_data_read') on port 'output_data' [5]  (1.410 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ./src/streamhls.cpp:44) [10]  (0.000 ns)
	bus request operation ('empty', ./src/streamhls.cpp:44) on port 'gmem' (./src/streamhls.cpp:44) [11]  (3.650 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 19>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 20>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 21>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 22>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 23>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 24>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 25>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 26>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 27>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 28>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 29>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 30>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 31>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 32>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 33>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 34>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 35>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 36>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 37>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 38>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 39>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 40>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 41>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 42>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 43>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 44>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 45>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 46>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 47>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 48>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 49>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 50>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 51>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 52>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 53>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 54>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 55>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 56>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 57>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 58>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 59>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 60>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 61>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 62>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 63>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 64>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 65>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 66>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 67>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 68>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 69>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 70>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 71>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)

 <State 72>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_25', ./src/streamhls.cpp:52) on port 'gmem' (./src/streamhls.cpp:52) [14]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
