m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim
vinverted_residual_block
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1594845427
!i10b 1
!s100 iMaAfezSzY1OQ3fndigbC3
IXI<Z5i6VJ^nN:3nE=h<L;1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 inverted_residual_block_sv_unit
S1
R0
w1594845392
8D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv
FD:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv
L0 2
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1594845427.000000
!s107 D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitRepo/Memoire/src/Simulation_code|D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code
Z8 tCvgOpt 0
vRAM
R1
R2
!i10b 1
!s100 C4i8_m?GBJR0U1XJ5EZz;2
I:@cl@h;K_CWDJcHE?Sh^S0
R3
!s105 RAM_sv_unit
S1
R0
w1594838883
8D:/GitRepo/Memoire/src/Simulation_code/RAM.sv
FD:/GitRepo/Memoire/src/Simulation_code/RAM.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/GitRepo/Memoire/src/Simulation_code/RAM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitRepo/Memoire/src/Simulation_code|D:/GitRepo/Memoire/src/Simulation_code/RAM.sv|
!i113 1
R6
R7
R8
n@r@a@m
Xtb_pkg
R1
!s110 1594845428
!i10b 1
!s100 E9j?O5j^F3]NK>cA2LJdg0
I09E:gV8ZON^DWYBY[2bT@2
V09E:gV8ZON^DWYBY[2bT@2
S1
R0
w1594819978
8D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv
Z9 FD:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv
L0 7
R4
r1
!s85 0
31
Z10 !s108 1594845428.000000
Z11 !s107 D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv|D:/GitRepo/Memoire/src/Simulation_code/testbench.sv|
Z12 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitRepo/Memoire/src/Simulation_code|D:/GitRepo/Memoire/src/Simulation_code/testbench.sv|
!i113 1
R6
R7
R8
vtestbench
R1
Z13 DXx4 work 6 tb_pkg 0 22 09E:gV8ZON^DWYBY[2bT@2
DXx4 work 17 testbench_sv_unit 0 22 fZ2]FWlEJzM@Hd>cR7AXA1
R3
r1
!s85 0
31
!i10b 1
!s100 TNO6DV89QlA:T1kHIR]GE0
IOo]Xbf^GgSa4MBc9ZCLPK2
!s105 testbench_sv_unit
S1
R0
Z14 w1594840178
Z15 8D:/GitRepo/Memoire/src/Simulation_code/testbench.sv
Z16 FD:/GitRepo/Memoire/src/Simulation_code/testbench.sv
L0 7
R4
R10
R11
R12
!i113 1
R6
R7
R8
Xtestbench_sv_unit
R1
R13
VfZ2]FWlEJzM@Hd>cR7AXA1
r1
!s85 0
31
!i10b 1
!s100 H=:<;GWgIhkb2AC0gaN4<0
IfZ2]FWlEJzM@Hd>cR7AXA1
!i103 1
S1
R0
R14
R15
R16
R9
L0 13
R4
R10
R11
R12
!i113 1
R6
R7
R8
