[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 4777 products, 525 sources, 13 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/src/main/scala/freechips/rocketchip/scala/util/Timer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/Custom.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ResetCatchAndSync.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIPeriphery.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/RationalCrossing.scala, ${BASE}/src/main/scala/gemmini/DMA.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/CrossingWrapper.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/Consts.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/Bundles.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/AsyncResetReg.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/phases/GenerateFirrtlAnnos.scala, ${BASE}/src/main/scala/gemmini/Configs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/LazyModule.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/Core.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/Parameters.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ResetStretcher.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Misc.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/BlockDuringReset.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/Debug.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/MultiLaneQueue.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/AMOALU.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_CompareRecFN.scala, ${BASE}/src/main/scala/testchipip/scala/TileResetCtrl.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Annotations.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ClockGate.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/BankBinder.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/common.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/Partial.scala, ${BASE}/src/main/scala/gemmini/LoadController.scala, ${BASE}/src/main/scala/gemmini/CmdFSM.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/unittest/Configs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/Status.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/RecFNToRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/BusWrapper.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/unittest/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/dm_registers.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ClockDomain.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/LazyRoCC.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/RocketChipAnnotations.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/Resources.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/CLINT.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/Xbar.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Xbar.scala, ${BASE}/src/main/scala/testchipip/scala/ClockUtil.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/Parameters.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/INToRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/Parameters.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/jtag/JtagStateMachine.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/BTB.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/Attachable.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/PSDTestMode.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/PhysicalFilter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/BundleBridgeBlockDuringReset.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_MulAddRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/Protocol.scala, ${BASE}/src/main/scala/gemmini/Controller.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/FPU.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ReadyValidCancel.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Frequency.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/RegisterRouterTest.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/formal/FormalUtils.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/MasterMux.scala, ${BASE}/src/main/scala/gemmini/Dataflow.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/scie/SCIE.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ResetSynchronizer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/PatternPusher.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/L1Cache.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/unittest/UnitTest.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Monitor.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/BusBlocker.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/MulRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Filter.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/classifyRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/BundleMap.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/RocketChipCli.scala, ${BASE}/src/main/scala/sifive/devices/stream/PseudoStream.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/RegisterRouter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/Crossing.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/UserYanker.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/CRC.scala, ${BASE}/src/main/scala/gemmini/DSEConfigs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/IdentityModule.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Arbiters.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/unittest/TestGenerator.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/Multiplier.scala, ${BASE}/src/main/scala/sifive/devices/pwm/PWMPins.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Filter.scala, ${BASE}/src/main/scala/gemmini/CustomConfigs.scala, ${BASE}/src/main/scala/sifive/util/SlaveRegIF.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/PeripheryBus.scala, ${BASE}/src/main/scala/testchipip/scala/tsiHost/TsiHostWidget.scala, ${BASE}/src/main/scala/testchipip/scala/Configs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/TilePRCIDomain.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/system/SimAXIMem.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/TX.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/NullIntSource.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Broadcaster.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/ErrorEvaluator.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/DescribedSRAM.scala, ${BASE}/src/main/scala/sifive/devices/gpio/GPIOPins.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/recFNFromFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/ToTL.scala, ${BASE}/src/main/scala/gemmini/CounterFile.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/regmapper/RegMapper.scala, ${BASE}/src/main/scala/sifive/devices/i2c/I2CCtrlRegs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/package.scala, ${BASE}/src/main/scala/gemmini/LoopMatmul.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/regmapper/RegisterCrossing.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/package.scala, ${BASE}/src/main/scala/gemmini/VectorScalarMultiplier.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/LanePositionedQueue.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/TLB.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/MulAddRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/IDPool.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/RecFNToIN.scala, ${BASE}/src/main/scala/sifive/util/DeglitchShiftRegister.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/system/RocketTestSuite.scala, ${BASE}/src/main/scala/testchipip/scala/Dromajo.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Test.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Crossing.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/TraceCoreInterface.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/TestRAM.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/AsyncCrossing.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/regmapper/RegFieldDesc.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/Frontend.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/rawFloatFromIN.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_AddRecFN.scala, ${BASE}/src/main/scala/hardfloat/tests/src/FMATester.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/Error.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/phases/GenerateTestSuiteMakefrags.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ResetWrangler.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/phases/GenerateROMs.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/Parameters.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ReduceOthers.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Bundles.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/ICache.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/SystemBus.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/BlockDuringReset.scala, ${BASE}/src/main/scala/gemmini/TilerController.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SinkC.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/DMI.scala, ${BASE}/src/main/scala/testchipip/scala/Util.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Credited.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/system/TestHarness.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/ToAHB.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIPhysical.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/MaskROM.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Protocol.scala, ${BASE}/src/main/scala/gemmini/LoopUnroller.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIPins.scala, ${BASE}/src/main/scala/sifive/devices/timer/Timer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Repeater.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIBundle.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Broadcast.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/Test.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Bundle_ACancel.scala, ${BASE}/src/main/scala/sifive/devices/spi/BlackBoxDelayBuffer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/ProbePicker.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Parameters.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/regmapper/RegisterRouter.scala, ${BASE}/src/main/scala/sifive/devices/mockaon/PMU.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/HintHandler.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/MultiPortQueue.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/SRAM.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Map.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_RecFNToIN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/IBuf.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/TraceGen.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/AddRecFN.scala, ${BASE}/src/main/scala/gemmini/InstructionCompression.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/APB.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/RegionReplication.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/IdIndexer.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SinkB.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/TLBPermissions.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/package.scala, ${BASE}/src/main/scala/testchipip/scala/HeaderEnum.scala, ${BASE}/src/main/scala/gemmini/SharedExtMem.scala, ${BASE}/src/main/scala/sifive/devices/mockaon/MockAONPeriphery.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/Ports.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/Bundles.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ClockGroupDriver.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_RecFNToRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Delayer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/Unreachable.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/NBDcache.scala, ${BASE}/src/main/scala/testchipip/scala/UARTAdapter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/BankedL2Params.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Jbar.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Counters.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/Interrupts.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ClockDivider.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axis/Buffer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Fragmenter.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/ChipLink.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Fuzzer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/HasTiles.scala, ${BASE}/src/main/scala/testchipip/scala/Scratchpad.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axis/Parameters.scala, ${BASE}/src/main/scala/sifive/util/SRLatch.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/ClockBlocker.scala, ${BASE}/src/main/scala/gemmini/CustomCPUConfigs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Nodes.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/Nodes.scala, ${BASE}/src/main/scala/sifive/devices/gpio/GPIO.scala, ${BASE}/src/main/scala/gemmini/Shifter.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPI.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/rule/LintAnonymousRegisters.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axis/Nodes.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SinkE.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/jtag/JtagUtils.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/TestHarness.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/RocketCore.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/SRAM.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/ToTL.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/Package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Edges.scala, ${BASE}/src/main/scala/gemmini/Scratchpad.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/BundleBridge.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/MuxLiteral.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/phases/GenerateArtefacts.scala, ${BASE}/src/main/scala/gemmini/WeightedArbiter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Metadata.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/RegisterRouter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ShiftQueue.scala, ${BASE}/src/main/scala/gemmini/TagQueue.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/Generator.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/Plic.scala, ${BASE}/src/main/scala/gemmini/AccumulatorMem.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/Nodes.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIFIFO.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/PMP.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Arbiter.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIConsts.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/Monitor.scala, ${BASE}/src/main/scala/gemmini/Normalizer.scala, ${BASE}/src/main/scala/sifive/devices/spi/TLSPIFlash.scala, ${BASE}/src/main/scala/sifive/devices/mockaon/MockAON.scala, ${BASE}/src/main/scala/sifive/devices/i2c/I2CPeriphery.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/SimpleHellaCacheIF.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/DevNull.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Replacement.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/GeneratorUtils.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ResetCrossingType.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/SimpleProduct.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/ALU.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/DebugRomNonzeroContents.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/jtag/JtagShifter.scala, ${BASE}/src/main/scala/testchipip/scala/Switcher.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/HellaCacheArbiter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/system/ExampleRocketSystem.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/Nodes.scala, ${BASE}/src/main/scala/sifive/devices/jtag/JTAGPins.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/transforms/naming/RenameDesiredNames.scala, ${BASE}/src/main/scala/testchipip/scala/TraceIO.scala, ${BASE}/src/main/scala/sifive/devices/i2c/I2CPins.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axis/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/BusErrorUnit.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/DivSqrtRecF64_mulAddZ31.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axis/Xbar.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/ToTL.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/CacheCork.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/IOHelper.scala, ${BASE}/src/main/scala/gemmini/ExecuteController.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/Instructions32.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/CAM.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_INToRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/SRAM.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/StuckSnooper.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/DummyPTW.scala, ${BASE}/src/main/scala/testchipip/scala/Serdes.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/RAMModel.scala, ${BASE}/src/main/scala/gemmini/Mesh.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Property.scala, ${BASE}/src/main/scala/testchipip/scala/BlockDevice.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/CSR.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_fNFromRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/phases/PreElaboration.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Blockable.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/AddressRange.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/rule/LintRule.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Atomics.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/abstract_commands.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/phases/Checks.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Buffer.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_DivSqrtRecFN_small.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/SourceShrinker.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/ToAPB.scala, ${BASE}/src/main/scala/gemmini/Transposer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Xbar.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/Bundles.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ROMGenerator.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/primitives.scala, ${BASE}/src/main/scala/sifive/devices/stream/PseudoStreamRegs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/LookupByHartId.scala, ${BASE}/src/main/scala/sifive/devices/uart/UART.scala, ${BASE}/src/main/scala/testchipip/scala/SerialAdapter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/HellaCache.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Deinterleaver.scala, ${BASE}/src/main/scala/gemmini/TilerFSM.scala, ${BASE}/src/main/scala/sifive/devices/mockaon/WatchdogTimer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/RegisterRouter.scala, ${BASE}/src/main/scala/gemmini/TransposePreloadUnroller.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/resizeRawFloat.scala, ${BASE}/src/main/scala/gemmini/AccumulatorScale.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/WidthWidget.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/BusTopology.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/Deadlock.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIArbiter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/Configs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/regmapper/Annotation.scala, ${BASE}/src/main/scala/gemmini/GemminiISA.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/rule/LintConflictingModuleNames.scala, ${BASE}/src/main/scala/sifive/devices/i2c/I2C.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/FixedClockResource.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/Zero.scala, ${BASE}/src/main/scala/sifive/devices/pwm/PWM.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/Xbar.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Monitor.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/Configs.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SourceB.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/RocketChipOptions.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/IDecode.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/CrossingHelper.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/BootROM.scala, ${BASE}/src/main/scala/gemmini/MultiTailedQueue.scala, ${BASE}/src/main/scala/sifive/devices/msi/MSIMaster.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/AsyncCrossing.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/ClockDomain.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/DivSqrtRecFN_small.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/MemoryBus.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/CustomCSRs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/regmapper/Test.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/CrossingHelper.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/Monitor.scala, ${BASE}/src/main/scala/sifive/devices/mockaon/MockAONWrapper.scala, ${BASE}/src/main/scala/gemmini/StoreController.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/LatencyPipe.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/Parameters.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/DebugRomContents.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/SeededRandom.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ShiftReg.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/unittest/TestHarness.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/Test.scala, ${BASE}/src/main/scala/sifive/devices/pwm/PWMPeriphery.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/regmapper/DescribedReg.scala, ${BASE}/src/main/scala/sifive/util/AsyncDownCounter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/SynchronizerReg.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/CompileOptions.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/package.scala, ${BASE}/src/main/scala/sifive/devices/pinctrl/PinCtrl.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Isolation.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/HeterogeneousBag.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/RecordMap.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/RoundAnyRawFNToRecFN.scala, ${BASE}/src/main/scala/sifive/devices/gpio/GPIOPeriphery.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/AHBLite.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/CanHaveBuiltInDevices.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/CrossingHelper.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ElaborationArtefactAnnotation.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIRegs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/AddressAdjuster.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/DebugTransport.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/CoreMonitor.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/Protocol.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/Instructions.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/AsyncQueue.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/Breakpoint.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/RocketTile.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/fNFromRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/Xbar.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Credited.scala, ${BASE}/src/main/scala/gemmini/TilerScheduler.scala, ${BASE}/src/main/scala/gemmini/NormCmd.scala, ${BASE}/src/main/scala/sifive/devices/porgen/PorGen.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/LintAnnotation.scala, ${BASE}/src/main/scala/gemmini/PixelRepeater.scala, ${BASE}/src/main/scala/gemmini/Pipeline.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/JSON.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/AtomicAutomata.scala, ${BASE}/src/main/scala/gemmini/LocalAddr.scala, ${BASE}/src/main/scala/sifive/util/Hierarchy.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ScatterGather.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/PTW.scala, ${BASE}/src/main/scala/gemmini/BeatMerger.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ClockBundles.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ClockNodes.scala, ${BASE}/src/main/scala/gemmini/FrontendTLB.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/jtag/Utils.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/regmapper/RegField.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/Decode.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/rule/LintTruncatingWidths.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/FrontBus.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/CompareRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/TestClockSource.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/DeviceTree.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/system/RocketChipStageGenerator.scala, ${BASE}/src/main/scala/sifive/devices/spi/TLSPI.scala, ${BASE}/src/main/scala/gemmini/Activation.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SinkA.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/BlockDuringReset.scala, ${BASE}/src/main/scala/testchipip/scala/Ring.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/DCache.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SourceA.scala, ${BASE}/src/main/scala/testchipip/scala/BootAddrReg.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/Bundles.scala, ${BASE}/src/main/scala/gemmini/GemminiConfigs.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_MulRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/Nodes.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/apb/RegisterRouter.scala, ${BASE}/src/main/scala/gemmini/CustomSoCConfigs.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/SRAM.scala, ${BASE}/src/main/scala/testchipip/scala/SimDRAM.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/ToAXI4.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/LintReporter.scala, ${BASE}/src/main/scala/gemmini/Tile.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axis/Bundles.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/Bundles.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/aop/Select.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/HellaQueue.scala, ${BASE}/src/main/scala/hardfloat/tests/src/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/ahb/SRAM.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Parameters.scala, ${BASE}/src/main/scala/hardfloat/tests/src/ValExec_DivSqrtRecF64.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/rawFloatFromRecFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/RVC.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Nodes.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/Location.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIMedia.scala, ${BASE}/src/main/scala/gemmini/ReservationStation.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SourceC.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/Clone.scala, ${BASE}/src/main/scala/sifive/ip/xilinx/ibufds_gte2/ibufds_gte2.scala, ${BASE}/src/main/scala/sifive/devices/spi/SPIFlash.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/MultiWidthFifo.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/Tile.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/CreditedIO.scala, ${BASE}/src/main/scala/gemmini/SyncMem.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/Events.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SinkD.scala, ${BASE}/src/main/scala/sifive/util/Devices.scala, ${BASE}/src/main/scala/gemmini/DMACommandTracker.scala, ${BASE}/src/main/scala/gemmini/Arithmetic.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ReorderQueue.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/CustomInstructions.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/interrupts/RegisterRouter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/AddressDecoder.scala, ${BASE}/src/main/scala/gemmini/MeshWithDelays.scala, ${BASE}/src/main/scala/sifive/devices/uart/UARTTx.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/DivSqrtRecF64.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tile/BaseTile.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/rule/package.scala, ${BASE}/src/main/scala/gemmini/LoopConv.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Buffer.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/SBA.scala, ${BASE}/src/main/scala/sifive/util/RegMapFIFO.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/PrefixSum.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/RocketSubsystem.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/rocket/ScratchpadSlavePort.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/PlusArg.scala, ${BASE}/src/main/scala/testchipip/scala/NoDebug.scala, ${BASE}/src/main/scala/testchipip/scala/Unittests.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/BaseSubsystem.scala, ${BASE}/src/main/scala/gemmini/MultiHeadedQueue.scala, ${BASE}/src/main/scala/sifive/devices/wdt/TLWDT.scala, ${BASE}/src/main/scala/sifive/devices/uart/UARTPins.scala, ${BASE}/src/main/scala/sifive/devices/gpio/GPIOCtrlRegs.scala, ${BASE}/src/main/scala/gemmini/XactTracker.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/RX.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/GenericParameterizedBundle.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/debug/Periphery.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/devices/tilelink/BusBypass.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Fragmenter.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/CloneModule.scala, ${BASE}/src/main/scala/testchipip/scala/SPIFlash.scala, ${BASE}/src/main/scala/testchipip/scala/CustomBootPin.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/jtag/JtagTap.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/examples/ExampleDevice.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/phases/AddDefaultTests.scala, ${BASE}/src/main/scala/sifive/devices/uart/UARTRx.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/aspects/RenameModulesAspect.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/Linter.scala, ${BASE}/src/main/scala/sifive/util/DFT.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/RationalCrossing.scala, ${BASE}/src/main/scala/gemmini/Util.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/ECC.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/tilelink/FIFOFixer.scala, ${BASE}/src/main/scala/gemmini/ZeroWriter.scala, ${BASE}/src/main/scala/sifive/devices/mockaon/RTC.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/InterruptBus.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ClockParameters.scala, ${BASE}/src/main/scala/testchipip/scala/Network.scala, ${BASE}/src/main/scala/gemmini/PE.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SourceD.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ClockGroup.scala, ${BASE}/src/main/scala/sifive/devices/uart/UARTPeriphery.scala, ${BASE}/src/main/scala/testchipip/scala/tsiHost/TsiHostWidgetUnitTest.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/diplomacy/ValName.scala, ${BASE}/src/main/scala/sifive/devices/uart/UARTCtrlRegs.scala, ${BASE}/src/main/scala/sifive/devices/gpio/IOF.scala, ${BASE}/src/main/scala/sifive/devices/chiplink/SourceE.scala, ${BASE}/src/main/scala/testchipip/scala/tsiHost/TsiHostPeriphery.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/subsystem/RTC.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/amba/axi4/Delayer.scala, ${BASE}/src/main/scala/gemmini/ConfigsFP.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/jtag/package.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/prci/ClockDivider.scala, ${BASE}/src/main/scala/hardfloat/src/main/scala/rawFloatFromFN.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/unittest/Generator.scala, ${BASE}/src/main/scala/sifive/util/Timer.scala, ${BASE}/src/main/scala/gemmini/Im2Col.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/system/Configs.scala, ${BASE}/src/main/scala/testchipip/scala/ClockUtilTests.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/stage/phases/TransformAnnotations.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/groundtest/GroundTestSubsystem.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/linting/LintException.scala, ${BASE}/src/main/scala/freechips/rocketchip/scala/util/LCG.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0mNo changes[0m
