

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2'
================================================================
* Date:           Fri Sep 20 23:14:18 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   307225|   307225|  2.048 ms|  2.048 ms|  307201|  307201|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_183_1_VITIS_LOOP_185_2  |   307223|   307223|        25|          1|          1|  307200|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1272|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     944|     743|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|    1729|     288|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|    2673|    2375|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_19ns_21ns_39_1_1_U101  |mul_19ns_21ns_39_1_1  |        0|   1|    0|   15|    0|
    |sparsemux_13_3_8_1_1_U102  |sparsemux_13_3_8_1_1  |        0|   0|    0|   31|    0|
    |urem_19ns_4ns_3_23_1_U100  |urem_19ns_4ns_3_23_1  |        0|   0|  944|  697|    0|
    +---------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                      |                      |        0|   1|  944|  743|    0|
    +---------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln183_1_fu_304_p2      |         +|   0|  0|   16|           9|           1|
    |add_ln183_fu_278_p2        |         +|   0|  0|   26|          19|           1|
    |add_ln185_fu_374_p2        |         +|   0|  0|   17|          10|           1|
    |add_ln188_fu_352_p2        |         +|   0|  0|   19|          19|          19|
    |empty_fu_346_p2            |         +|   0|  0|   19|          19|          19|
    |neg12_fu_458_p2            |         -|   0|  0|   15|           1|           8|
    |neg15_fu_478_p2            |         -|   0|  0|   15|           1|           8|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state26_io        |       and|   0|  0|    2|           1|           1|
    |abscond13_fu_464_p2        |      icmp|   0|  0|   15|           8|           1|
    |abscond16_fu_484_p2        |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln183_fu_272_p2       |      icmp|   0|  0|   26|          19|          19|
    |icmp_ln185_fu_290_p2       |      icmp|   0|  0|   17|          10|          10|
    |icmp_ln190_fu_498_p2       |      icmp|   0|  0|   15|           8|           8|
    |icmp_ln191_1_fu_368_p2     |      icmp|   0|  0|   13|           6|           2|
    |icmp_ln191_fu_512_p2       |      icmp|   0|  0|   15|           8|           8|
    |select_ln178_1_fu_521_p3   |    select|   0|  0|  490|           1|           1|
    |select_ln178_fu_296_p3     |    select|   0|  0|   10|           1|           1|
    |select_ln183_fu_310_p3     |    select|   0|  0|    9|           1|           9|
    |select_ln191_fu_549_p3     |    select|   0|  0|  490|           1|           1|
    |temp1_fu_470_p3            |    select|   0|  0|    8|           1|           8|
    |temp2_fu_490_p3            |    select|   0|  0|    8|           1|           8|
    |temp3_fu_504_p3            |    select|   0|  0|    8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1272|         155|         146|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_132                 |   9|          2|    9|         18|
    |indvar_flatten55_fu_136  |   9|          2|   19|         38|
    |j_fu_128                 |   9|          2|   10|         20|
    |phi_ln191_fu_124         |   9|          2|  497|        994|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  539|       1078|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln188_reg_624                  |   19|   0|   19|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |i_fu_132                           |    9|   0|    9|          0|
    |icmp_ln185_reg_619                 |    1|   0|    1|          0|
    |icmp_ln191_1_reg_631               |    1|   0|    1|          0|
    |icmp_ln191_reg_701                 |    1|   0|    1|          0|
    |icmp_ln191_reg_701_pp0_iter24_reg  |    1|   0|    1|          0|
    |image_gray_1_load_reg_671          |    8|   0|    8|          0|
    |image_gray_2_load_reg_676          |    8|   0|    8|          0|
    |image_gray_3_load_reg_681          |    8|   0|    8|          0|
    |image_gray_4_load_reg_686          |    8|   0|    8|          0|
    |image_gray_5_load_reg_691          |    8|   0|    8|          0|
    |image_gray_load_reg_666            |    8|   0|    8|          0|
    |indvar_flatten55_fu_136            |   19|   0|   19|          0|
    |j_fu_128                           |   10|   0|   10|          0|
    |phi_ln191_fu_124                   |  497|   0|  497|          0|
    |select_ln178_1_reg_707             |  497|   0|  497|          0|
    |add_ln188_reg_624                  |   64|  32|   19|          0|
    |icmp_ln185_reg_619                 |   64|  32|    1|          0|
    |icmp_ln191_1_reg_631               |   64|  32|    1|          0|
    |image_gray_1_load_reg_671          |   64|  32|    8|          0|
    |image_gray_2_load_reg_676          |   64|  32|    8|          0|
    |image_gray_3_load_reg_681          |   64|  32|    8|          0|
    |image_gray_4_load_reg_686          |   64|  32|    8|          0|
    |image_gray_5_load_reg_691          |   64|  32|    8|          0|
    |image_gray_load_reg_666            |   64|  32|    8|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1729| 288| 1222|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                                                   gmem|       pointer|
|sext_ln183             |   in|   58|     ap_none|                                             sext_ln183|        scalar|
|image_gray_address0    |  out|   16|   ap_memory|                                             image_gray|         array|
|image_gray_ce0         |  out|    1|   ap_memory|                                             image_gray|         array|
|image_gray_q0          |   in|    8|   ap_memory|                                             image_gray|         array|
|image_gray_1_address0  |  out|   16|   ap_memory|                                           image_gray_1|         array|
|image_gray_1_ce0       |  out|    1|   ap_memory|                                           image_gray_1|         array|
|image_gray_1_q0        |   in|    8|   ap_memory|                                           image_gray_1|         array|
|image_gray_2_address0  |  out|   16|   ap_memory|                                           image_gray_2|         array|
|image_gray_2_ce0       |  out|    1|   ap_memory|                                           image_gray_2|         array|
|image_gray_2_q0        |   in|    8|   ap_memory|                                           image_gray_2|         array|
|image_gray_3_address0  |  out|   16|   ap_memory|                                           image_gray_3|         array|
|image_gray_3_ce0       |  out|    1|   ap_memory|                                           image_gray_3|         array|
|image_gray_3_q0        |   in|    8|   ap_memory|                                           image_gray_3|         array|
|image_gray_4_address0  |  out|   16|   ap_memory|                                           image_gray_4|         array|
|image_gray_4_ce0       |  out|    1|   ap_memory|                                           image_gray_4|         array|
|image_gray_4_q0        |   in|    8|   ap_memory|                                           image_gray_4|         array|
|image_gray_5_address0  |  out|   16|   ap_memory|                                           image_gray_5|         array|
|image_gray_5_ce0       |  out|    1|   ap_memory|                                           image_gray_5|         array|
|image_gray_5_q0        |   in|    8|   ap_memory|                                           image_gray_5|         array|
|temp_buf_address0      |  out|   19|   ap_memory|                                               temp_buf|         array|
|temp_buf_ce0           |  out|    1|   ap_memory|                                               temp_buf|         array|
|temp_buf_q0            |   in|    8|   ap_memory|                                               temp_buf|         array|
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln191 = alloca i32 1"   --->   Operation 28 'alloca' 'phi_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln183_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln183"   --->   Operation 32 'read' 'sext_ln183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln183_cast = sext i58 %sext_ln183_read"   --->   Operation 33 'sext' 'sext_ln183_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten55"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln178 = store i9 0, i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 36 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln178 = store i10 0, i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 37 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i497 0, i497 %phi_ln191"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i19 %indvar_flatten55" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 40 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln183 = icmp_eq  i19 %indvar_flatten55_load, i19 307200" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 42 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln183 = add i19 %indvar_flatten55_load, i19 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 43 'add' 'add_ln183' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %for.inc18.i, void %_Z13combthresholdPhS_S_.exit.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 44 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 46 'load' 'i_load' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln185 = icmp_eq  i10 %j_load, i10 640" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 47 'icmp' 'icmp_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.40ns)   --->   "%select_ln178 = select i1 %icmp_ln185, i10 0, i10 %j_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 48 'select' 'select_ln178' <Predicate = (!icmp_ln183)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln183_1 = add i9 %i_load, i9 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 49 'add' 'add_ln183_1' <Predicate = (!icmp_ln183)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.39ns)   --->   "%select_ln183 = select i1 %icmp_ln185, i9 %add_ln183_1, i9 %i_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 50 'select' 'select_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %select_ln183, i9 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl = zext i18 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 52 'zext' 'p_shl' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %select_ln183, i7 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 53 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl11 = zext i16 %tmp_20" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 54 'zext' 'p_shl11' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i10 %select_ln178" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 55 'zext' 'zext_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i19 %p_shl, i19 %p_shl11" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 56 'add' 'empty' <Predicate = (!icmp_ln183)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln188 = add i19 %empty, i19 %zext_ln185" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 57 'add' 'add_ln188' <Predicate = (!icmp_ln183)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i19 %add_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 58 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 59 [23/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 59 'urem' 'urem_ln188' <Predicate = (!icmp_ln183)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%icmp_ln191_1 = icmp_eq  i6 %trunc_ln188, i6 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 60 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln183)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191_1, void %for.body3.i.split._crit_edge, void" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 61 'br' 'br_ln191' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln185 = add i10 %select_ln178, i10 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 62 'add' 'add_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln183 = store i19 %add_ln183, i19 %indvar_flatten55" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 63 'store' 'store_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln178 = store i9 %select_ln183, i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 64 'store' 'store_ln178' <Predicate = (!icmp_ln183)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln178 = store i10 %add_ln185, i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 65 'store' 'store_ln178' <Predicate = (!icmp_ln183)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.79>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i19 %add_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 66 'zext' 'zext_ln188_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.56ns)   --->   "%mul_ln188 = mul i39 %zext_ln188_2, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 67 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln188, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 68 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i17 %tmp_21" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 69 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [22/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 70 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%image_gray_addr = getelementptr i8 %image_gray, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 71 'getelementptr' 'image_gray_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%image_gray_1_addr = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 72 'getelementptr' 'image_gray_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%image_gray_2_addr = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 73 'getelementptr' 'image_gray_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%image_gray_3_addr = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 74 'getelementptr' 'image_gray_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%image_gray_4_addr = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 75 'getelementptr' 'image_gray_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%image_gray_5_addr = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 76 'getelementptr' 'image_gray_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.23ns)   --->   "%image_gray_load = load i16 %image_gray_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 77 'load' 'image_gray_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 78 [2/2] (1.23ns)   --->   "%image_gray_1_load = load i16 %image_gray_1_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 78 'load' 'image_gray_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 79 [2/2] (1.23ns)   --->   "%image_gray_2_load = load i16 %image_gray_2_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 79 'load' 'image_gray_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%image_gray_3_load = load i16 %image_gray_3_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 80 'load' 'image_gray_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 81 [2/2] (1.23ns)   --->   "%image_gray_4_load = load i16 %image_gray_4_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 81 'load' 'image_gray_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%image_gray_5_load = load i16 %image_gray_5_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 82 'load' 'image_gray_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>

State 4 <SV = 3> <Delay = 1.52>
ST_4 : Operation 83 [21/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 83 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (1.23ns)   --->   "%image_gray_load = load i16 %image_gray_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 84 'load' 'image_gray_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 85 [1/2] (1.23ns)   --->   "%image_gray_1_load = load i16 %image_gray_1_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 85 'load' 'image_gray_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 86 [1/2] (1.23ns)   --->   "%image_gray_2_load = load i16 %image_gray_2_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 86 'load' 'image_gray_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 87 [1/2] (1.23ns)   --->   "%image_gray_3_load = load i16 %image_gray_3_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 87 'load' 'image_gray_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 88 [1/2] (1.23ns)   --->   "%image_gray_4_load = load i16 %image_gray_4_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 88 'load' 'image_gray_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 89 [1/2] (1.23ns)   --->   "%image_gray_5_load = load i16 %image_gray_5_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 89 'load' 'image_gray_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 90 [20/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 90 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.52>
ST_6 : Operation 91 [19/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 91 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.52>
ST_7 : Operation 92 [18/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 92 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 93 [17/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 93 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.52>
ST_9 : Operation 94 [16/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 94 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.52>
ST_10 : Operation 95 [15/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 95 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.52>
ST_11 : Operation 96 [14/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 96 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.52>
ST_12 : Operation 97 [13/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 97 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.52>
ST_13 : Operation 98 [12/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 98 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.52>
ST_14 : Operation 99 [11/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 99 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.52>
ST_15 : Operation 100 [10/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 100 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.52>
ST_16 : Operation 101 [9/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 101 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.52>
ST_17 : Operation 102 [8/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 102 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.52>
ST_18 : Operation 103 [7/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 103 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.52>
ST_19 : Operation 104 [6/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 104 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.52>
ST_20 : Operation 105 [5/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 105 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.52>
ST_21 : Operation 106 [4/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 106 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.52>
ST_22 : Operation 107 [3/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 107 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.52>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i19 %add_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 108 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [2/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 109 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%temp_buf_addr = getelementptr i8 %temp_buf, i64 0, i64 %zext_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 110 'getelementptr' 'temp_buf_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [2/2] (1.23ns)   --->   "%temp_buf_load = load i19 %temp_buf_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 111 'load' 'temp_buf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

State 24 <SV = 23> <Delay = 4.83>
ST_24 : Operation 112 [1/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 112 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i3 %urem_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 113 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.62ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %image_gray_load, i3 1, i8 %image_gray_1_load, i3 2, i8 %image_gray_2_load, i3 3, i8 %image_gray_3_load, i3 4, i8 %image_gray_4_load, i3 5, i8 %image_gray_5_load, i8 0, i3 %trunc_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 114 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.76ns)   --->   "%neg12 = sub i8 0, i8 %tmp_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 115 'sub' 'neg12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 116 [1/1] (0.76ns)   --->   "%abscond13 = icmp_ne  i8 %tmp_3, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 116 'icmp' 'abscond13' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.39ns)   --->   "%temp1 = select i1 %abscond13, i8 %tmp_3, i8 %neg12" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 117 'select' 'temp1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 118 [1/2] (1.23ns)   --->   "%temp_buf_load = load i19 %temp_buf_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 118 'load' 'temp_buf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_24 : Operation 119 [1/1] (0.76ns)   --->   "%neg15 = sub i8 0, i8 %temp_buf_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 119 'sub' 'neg15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [1/1] (0.76ns)   --->   "%abscond16 = icmp_ne  i8 %temp_buf_load, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 120 'icmp' 'abscond16' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 121 [1/1] (0.39ns)   --->   "%temp2 = select i1 %abscond16, i8 %temp_buf_load, i8 %neg15" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 121 'select' 'temp2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (0.76ns)   --->   "%icmp_ln190 = icmp_ugt  i8 %temp1, i8 %temp2" [../EdgedetectBaseline_host/src/edgedetect.cpp:190->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 122 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln191)   --->   "%temp3 = select i1 %icmp_ln190, i8 %temp1, i8 %temp2" [../EdgedetectBaseline_host/src/edgedetect.cpp:190->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 123 'select' 'temp3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 124 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln191 = icmp_ugt  i8 %temp3, i8 150" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 124 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.62>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%phi_ln191_load = load i497 %phi_ln191" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 125 'load' 'phi_ln191_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.59ns)   --->   "%select_ln178_1 = select i1 %icmp_ln185, i497 0, i497 %phi_ln191_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 126 'select' 'select_ln178_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i489 @_ssdm_op_PartSelect.i489.i497.i32.i32, i497 %select_ln178_1, i32 8, i32 496" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 127 'partselect' 'tmp_22' <Predicate = (!icmp_ln191_1)> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i489 %tmp_22" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 128 'sext' 'sext_ln185' <Predicate = (!icmp_ln191_1)> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i497 @_ssdm_op_BitConcatenate.i497.i1.i496, i1 %icmp_ln191, i496 %sext_ln185" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 129 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln191_1)> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.59ns)   --->   "%select_ln191 = select i1 %icmp_ln191_1, i497 0, i497 %tmp_s" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 130 'select' 'select_ln191' <Predicate = true> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln191 = store i497 %select_ln191, i497 %phi_ln191" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 131 'store' 'store_ln191' <Predicate = true> <Delay = 0.42>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body3.i" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 132 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 142 'ret' 'ret_ln0' <Predicate = (icmp_ln183)> <Delay = 0.42>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln183_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_183_1_VITIS_LOOP_185_2_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i497 %select_ln178_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 136 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:187->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 137 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i505 @_ssdm_op_BitConcatenate.i505.i1.i504, i1 %icmp_ln191, i504 %sext_ln183_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 138 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i505 %or_ln" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 139 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (4.86ns)   --->   "%write_ln191 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %sext_ln191, i64 18446744073709551615" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 140 'write' 'write_ln191' <Predicate = (icmp_ln191_1)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.body3.i.split._crit_edge" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 141 'br' 'br_ln191' <Predicate = (icmp_ln191_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln183]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_gray]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ image_gray_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ image_gray_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ image_gray_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ image_gray_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ image_gray_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13333333333333333]; IO mode=ap_memory:ce=0
Port [ temp_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln191             (alloca           ) [ 011111111111111111111111110]
j                     (alloca           ) [ 011000000000000000000000000]
i                     (alloca           ) [ 011000000000000000000000000]
indvar_flatten55      (alloca           ) [ 011000000000000000000000000]
sext_ln183_read       (read             ) [ 000000000000000000000000000]
sext_ln183_cast       (sext             ) [ 011111111111111111111111111]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000]
store_ln178           (store            ) [ 000000000000000000000000000]
store_ln178           (store            ) [ 000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000]
indvar_flatten55_load (load             ) [ 000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000]
icmp_ln183            (icmp             ) [ 011111111111111111111111110]
add_ln183             (add              ) [ 000000000000000000000000000]
br_ln183              (br               ) [ 000000000000000000000000000]
j_load                (load             ) [ 000000000000000000000000000]
i_load                (load             ) [ 000000000000000000000000000]
icmp_ln185            (icmp             ) [ 010111111111111111111111110]
select_ln178          (select           ) [ 000000000000000000000000000]
add_ln183_1           (add              ) [ 000000000000000000000000000]
select_ln183          (select           ) [ 000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000000000000000]
p_shl                 (zext             ) [ 000000000000000000000000000]
tmp_20                (bitconcatenate   ) [ 000000000000000000000000000]
p_shl11               (zext             ) [ 000000000000000000000000000]
zext_ln185            (zext             ) [ 000000000000000000000000000]
empty                 (add              ) [ 000000000000000000000000000]
add_ln188             (add              ) [ 010111111111111111111111100]
trunc_ln188           (trunc            ) [ 000000000000000000000000000]
icmp_ln191_1          (icmp             ) [ 010111111111111111111111111]
br_ln191              (br               ) [ 000000000000000000000000000]
add_ln185             (add              ) [ 000000000000000000000000000]
store_ln183           (store            ) [ 000000000000000000000000000]
store_ln178           (store            ) [ 000000000000000000000000000]
store_ln178           (store            ) [ 000000000000000000000000000]
zext_ln188_2          (zext             ) [ 000000000000000000000000000]
mul_ln188             (mul              ) [ 000000000000000000000000000]
tmp_21                (partselect       ) [ 000000000000000000000000000]
zext_ln188_1          (zext             ) [ 000000000000000000000000000]
image_gray_addr       (getelementptr    ) [ 010010000000000000000000000]
image_gray_1_addr     (getelementptr    ) [ 010010000000000000000000000]
image_gray_2_addr     (getelementptr    ) [ 010010000000000000000000000]
image_gray_3_addr     (getelementptr    ) [ 010010000000000000000000000]
image_gray_4_addr     (getelementptr    ) [ 010010000000000000000000000]
image_gray_5_addr     (getelementptr    ) [ 010010000000000000000000000]
image_gray_load       (load             ) [ 010001111111111111111111100]
image_gray_1_load     (load             ) [ 010001111111111111111111100]
image_gray_2_load     (load             ) [ 010001111111111111111111100]
image_gray_3_load     (load             ) [ 010001111111111111111111100]
image_gray_4_load     (load             ) [ 010001111111111111111111100]
image_gray_5_load     (load             ) [ 010001111111111111111111100]
zext_ln188            (zext             ) [ 000000000000000000000000000]
temp_buf_addr         (getelementptr    ) [ 010000000000000000000000100]
urem_ln188            (urem             ) [ 000000000000000000000000000]
trunc_ln188_1         (trunc            ) [ 000000000000000000000000000]
tmp_3                 (sparsemux        ) [ 000000000000000000000000000]
neg12                 (sub              ) [ 000000000000000000000000000]
abscond13             (icmp             ) [ 000000000000000000000000000]
temp1                 (select           ) [ 000000000000000000000000000]
temp_buf_load         (load             ) [ 000000000000000000000000000]
neg15                 (sub              ) [ 000000000000000000000000000]
abscond16             (icmp             ) [ 000000000000000000000000000]
temp2                 (select           ) [ 000000000000000000000000000]
icmp_ln190            (icmp             ) [ 000000000000000000000000000]
temp3                 (select           ) [ 000000000000000000000000000]
icmp_ln191            (icmp             ) [ 010000000000000000000000011]
phi_ln191_load        (load             ) [ 000000000000000000000000000]
select_ln178_1        (select           ) [ 010000000000000000000000001]
tmp_22                (partselect       ) [ 000000000000000000000000000]
sext_ln185            (sext             ) [ 000000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000000000]
select_ln191          (select           ) [ 000000000000000000000000000]
store_ln191           (store            ) [ 000000000000000000000000000]
br_ln185              (br               ) [ 000000000000000000000000000]
gmem_addr             (getelementptr    ) [ 000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
sext_ln183_1          (sext             ) [ 000000000000000000000000000]
specpipeline_ln187    (specpipeline     ) [ 000000000000000000000000000]
or_ln                 (bitconcatenate   ) [ 000000000000000000000000000]
sext_ln191            (sext             ) [ 000000000000000000000000000]
write_ln191           (write            ) [ 000000000000000000000000000]
br_ln191              (br               ) [ 000000000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln183">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_gray">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_gray"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_gray_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_gray_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_gray_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_gray_2"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="image_gray_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_gray_3"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="image_gray_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_gray_4"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="image_gray_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_gray_5"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="temp_buf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.6i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i489.i497.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i497.i1.i496"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_183_1_VITIS_LOOP_185_2_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i505.i1.i504"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="phi_ln191_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln191/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten55_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten55/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln183_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="58" slack="0"/>
<pin id="142" dir="0" index="1" bw="58" slack="0"/>
<pin id="143" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln183_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln191_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="512" slack="0"/>
<pin id="149" dir="0" index="2" bw="505" slack="0"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln191/26 "/>
</bind>
</comp>

<comp id="154" class="1004" name="image_gray_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="17" slack="0"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_gray_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="image_gray_1_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="17" slack="0"/>
<pin id="165" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_gray_1_addr/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="image_gray_2_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="17" slack="0"/>
<pin id="172" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_gray_2_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="image_gray_3_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="17" slack="0"/>
<pin id="179" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_gray_3_addr/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="image_gray_4_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="17" slack="0"/>
<pin id="186" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_gray_4_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="image_gray_5_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="17" slack="0"/>
<pin id="193" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_gray_5_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_gray_load/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_gray_1_load/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_gray_2_load/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_gray_3_load/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_gray_4_load/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_gray_5_load/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="temp_buf_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="19" slack="0"/>
<pin id="236" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr/23 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_buf_load/23 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln183_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="58" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_cast/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="19" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln178_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="9" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln178_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="497" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten55_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="19" slack="1"/>
<pin id="271" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten55_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln183_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="19" slack="0"/>
<pin id="274" dir="0" index="1" bw="19" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln183/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln183_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="19" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="j_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="1"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln185_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln178_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln183_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln183_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="9" slack="0"/>
<pin id="313" dir="0" index="2" bw="9" slack="0"/>
<pin id="314" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="18" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_shl_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="18" slack="0"/>
<pin id="328" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_20_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_shl11_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln185_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="18" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln188_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="19" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln188_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="19" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln188/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="19" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln188/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln191_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln185_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln183_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="19" slack="0"/>
<pin id="382" dir="0" index="1" bw="19" slack="1"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln183/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln178_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="0" index="1" bw="9" slack="1"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln178_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="10" slack="1"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln188_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="19" slack="1"/>
<pin id="397" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_2/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mul_ln188_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="19" slack="0"/>
<pin id="400" dir="0" index="1" bw="21" slack="0"/>
<pin id="401" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln188/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_21_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="17" slack="0"/>
<pin id="406" dir="0" index="1" bw="39" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln188_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="17" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln188_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="19" slack="21"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/23 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln188_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln188_1/24 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="20"/>
<pin id="436" dir="0" index="3" bw="3" slack="0"/>
<pin id="437" dir="0" index="4" bw="8" slack="20"/>
<pin id="438" dir="0" index="5" bw="3" slack="0"/>
<pin id="439" dir="0" index="6" bw="8" slack="20"/>
<pin id="440" dir="0" index="7" bw="3" slack="0"/>
<pin id="441" dir="0" index="8" bw="8" slack="20"/>
<pin id="442" dir="0" index="9" bw="3" slack="0"/>
<pin id="443" dir="0" index="10" bw="8" slack="20"/>
<pin id="444" dir="0" index="11" bw="3" slack="0"/>
<pin id="445" dir="0" index="12" bw="8" slack="20"/>
<pin id="446" dir="0" index="13" bw="8" slack="0"/>
<pin id="447" dir="0" index="14" bw="3" slack="0"/>
<pin id="448" dir="1" index="15" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/24 "/>
</bind>
</comp>

<comp id="458" class="1004" name="neg12_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg12/24 "/>
</bind>
</comp>

<comp id="464" class="1004" name="abscond13_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond13/24 "/>
</bind>
</comp>

<comp id="470" class="1004" name="temp1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp1/24 "/>
</bind>
</comp>

<comp id="478" class="1004" name="neg15_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg15/24 "/>
</bind>
</comp>

<comp id="484" class="1004" name="abscond16_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond16/24 "/>
</bind>
</comp>

<comp id="490" class="1004" name="temp2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="0" index="2" bw="8" slack="0"/>
<pin id="494" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp2/24 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln190_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/24 "/>
</bind>
</comp>

<comp id="504" class="1004" name="temp3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp3/24 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln191_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/24 "/>
</bind>
</comp>

<comp id="518" class="1004" name="phi_ln191_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="497" slack="24"/>
<pin id="520" dir="1" index="1" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln191_load/25 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln178_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="23"/>
<pin id="523" dir="0" index="1" bw="497" slack="0"/>
<pin id="524" dir="0" index="2" bw="497" slack="0"/>
<pin id="525" dir="1" index="3" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178_1/25 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_22_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="489" slack="0"/>
<pin id="530" dir="0" index="1" bw="497" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="0"/>
<pin id="532" dir="0" index="3" bw="10" slack="0"/>
<pin id="533" dir="1" index="4" bw="489" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/25 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln185_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="489" slack="0"/>
<pin id="540" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185/25 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="497" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="1"/>
<pin id="545" dir="0" index="2" bw="489" slack="0"/>
<pin id="546" dir="1" index="3" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln191_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="23"/>
<pin id="551" dir="0" index="1" bw="497" slack="0"/>
<pin id="552" dir="0" index="2" bw="497" slack="0"/>
<pin id="553" dir="1" index="3" bw="497" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln191/25 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln191_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="497" slack="0"/>
<pin id="558" dir="0" index="1" bw="497" slack="24"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/25 "/>
</bind>
</comp>

<comp id="561" class="1004" name="gmem_addr_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="25"/>
<pin id="564" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/26 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln183_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="497" slack="1"/>
<pin id="569" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183_1/26 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="505" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="2"/>
<pin id="573" dir="0" index="2" bw="497" slack="0"/>
<pin id="574" dir="1" index="3" bw="505" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/26 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln191_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="505" slack="0"/>
<pin id="579" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191/26 "/>
</bind>
</comp>

<comp id="582" class="1005" name="phi_ln191_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="497" slack="0"/>
<pin id="584" dir="1" index="1" bw="497" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln191 "/>
</bind>
</comp>

<comp id="589" class="1005" name="j_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="596" class="1005" name="i_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="0"/>
<pin id="598" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="603" class="1005" name="indvar_flatten55_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="19" slack="0"/>
<pin id="605" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten55 "/>
</bind>
</comp>

<comp id="610" class="1005" name="sext_ln183_cast_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="25"/>
<pin id="612" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="sext_ln183_cast "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_ln183_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="23"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln183 "/>
</bind>
</comp>

<comp id="619" class="1005" name="icmp_ln185_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="23"/>
<pin id="621" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln188_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="19" slack="1"/>
<pin id="626" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln188 "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln191_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="23"/>
<pin id="633" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln191_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="image_gray_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_gray_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="image_gray_1_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="1"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_gray_1_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="image_gray_2_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_gray_2_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="image_gray_3_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="1"/>
<pin id="653" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_gray_3_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="image_gray_4_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="1"/>
<pin id="658" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_gray_4_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="image_gray_5_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="image_gray_5_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="image_gray_load_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="20"/>
<pin id="668" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="image_gray_load "/>
</bind>
</comp>

<comp id="671" class="1005" name="image_gray_1_load_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="20"/>
<pin id="673" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="image_gray_1_load "/>
</bind>
</comp>

<comp id="676" class="1005" name="image_gray_2_load_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="20"/>
<pin id="678" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="image_gray_2_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="image_gray_3_load_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="20"/>
<pin id="683" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="image_gray_3_load "/>
</bind>
</comp>

<comp id="686" class="1005" name="image_gray_4_load_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="20"/>
<pin id="688" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="image_gray_4_load "/>
</bind>
</comp>

<comp id="691" class="1005" name="image_gray_5_load_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="20"/>
<pin id="693" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="image_gray_5_load "/>
</bind>
</comp>

<comp id="696" class="1005" name="temp_buf_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="19" slack="1"/>
<pin id="698" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="temp_buf_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="icmp_ln191_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln191 "/>
</bind>
</comp>

<comp id="707" class="1005" name="select_ln178_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="497" slack="1"/>
<pin id="709" dir="1" index="1" bw="497" slack="1"/>
</pin_list>
<bind>
<opset="select_ln178_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="120" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="122" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="78" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="78" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="78" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="78" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="154" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="161" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="168" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="175" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="182" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="189" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="140" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="269" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="284" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="287" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="290" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="287" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="310" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="310" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="296" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="326" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="342" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="352" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="358" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="66" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="296" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="278" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="310" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="374" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="431"><net_src comp="362" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="449"><net_src comp="80" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="450"><net_src comp="82" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="451"><net_src comp="84" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="452"><net_src comp="86" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="453"><net_src comp="88" pin="0"/><net_sink comp="432" pin=7"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="432" pin=9"/></net>

<net id="455"><net_src comp="92" pin="0"/><net_sink comp="432" pin=11"/></net>

<net id="456"><net_src comp="94" pin="0"/><net_sink comp="432" pin=13"/></net>

<net id="457"><net_src comp="428" pin="1"/><net_sink comp="432" pin=14"/></net>

<net id="462"><net_src comp="96" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="432" pin="15"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="432" pin="15"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="96" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="432" pin="15"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="458" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="96" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="239" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="239" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="96" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="239" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="478" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="470" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="490" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="470" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="490" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="98" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="526"><net_src comp="46" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="100" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="521" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="102" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="104" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="541"><net_src comp="528" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="106" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="46" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="542" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="0" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="561" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="575"><net_src comp="118" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="580"><net_src comp="570" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="585"><net_src comp="124" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="592"><net_src comp="128" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="599"><net_src comp="132" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="606"><net_src comp="136" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="613"><net_src comp="245" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="618"><net_src comp="272" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="290" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="627"><net_src comp="352" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="634"><net_src comp="368" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="639"><net_src comp="154" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="644"><net_src comp="161" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="649"><net_src comp="168" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="654"><net_src comp="175" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="659"><net_src comp="182" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="664"><net_src comp="189" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="669"><net_src comp="196" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="674"><net_src comp="202" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="432" pin=4"/></net>

<net id="679"><net_src comp="208" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="432" pin=6"/></net>

<net id="684"><net_src comp="214" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="432" pin=8"/></net>

<net id="689"><net_src comp="220" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="432" pin=10"/></net>

<net id="694"><net_src comp="226" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="432" pin=12"/></net>

<net id="699"><net_src comp="232" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="704"><net_src comp="512" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="710"><net_src comp="521" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="567" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {26 }
 - Input state : 
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : gmem | {}
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : sext_ln183 | {1 }
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : image_gray | {3 4 }
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : image_gray_1 | {3 4 }
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : image_gray_2 | {3 4 }
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : image_gray_3 | {3 4 }
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : image_gray_4 | {3 4 }
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : image_gray_5 | {3 4 }
	Port: edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2 : temp_buf | {23 24 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln0 : 1
	State 2
		icmp_ln183 : 1
		add_ln183 : 1
		br_ln183 : 2
		icmp_ln185 : 1
		select_ln178 : 2
		add_ln183_1 : 1
		select_ln183 : 2
		tmp : 3
		p_shl : 4
		tmp_20 : 3
		p_shl11 : 4
		zext_ln185 : 3
		empty : 5
		add_ln188 : 6
		trunc_ln188 : 7
		urem_ln188 : 7
		icmp_ln191_1 : 8
		br_ln191 : 9
		add_ln185 : 3
		store_ln183 : 2
		store_ln178 : 3
		store_ln178 : 4
	State 3
		mul_ln188 : 1
		tmp_21 : 2
		zext_ln188_1 : 3
		image_gray_addr : 4
		image_gray_1_addr : 4
		image_gray_2_addr : 4
		image_gray_3_addr : 4
		image_gray_4_addr : 4
		image_gray_5_addr : 4
		image_gray_load : 5
		image_gray_1_load : 5
		image_gray_2_load : 5
		image_gray_3_load : 5
		image_gray_4_load : 5
		image_gray_5_load : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		temp_buf_addr : 1
		temp_buf_load : 2
	State 24
		trunc_ln188_1 : 1
		tmp_3 : 2
		neg12 : 3
		abscond13 : 3
		temp1 : 4
		neg15 : 1
		abscond16 : 1
		temp2 : 2
		icmp_ln190 : 5
		temp3 : 6
		icmp_ln191 : 7
	State 25
		select_ln178_1 : 1
		tmp_22 : 2
		sext_ln185 : 3
		tmp_s : 4
		select_ln191 : 5
		store_ln191 : 6
	State 26
		or_ln : 1
		sext_ln191 : 2
		write_ln191 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   urem   |          grp_fu_362         |    0    |   944   |   697   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln178_fu_296     |    0    |    0    |    10   |
|          |     select_ln183_fu_310     |    0    |    0    |    9    |
|          |         temp1_fu_470        |    0    |    0    |    8    |
|  select  |         temp2_fu_490        |    0    |    0    |    8    |
|          |         temp3_fu_504        |    0    |    0    |    8    |
|          |    select_ln178_1_fu_521    |    0    |    0    |   490   |
|          |     select_ln191_fu_549     |    0    |    0    |   490   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln183_fu_272      |    0    |    0    |    26   |
|          |      icmp_ln185_fu_290      |    0    |    0    |    17   |
|          |     icmp_ln191_1_fu_368     |    0    |    0    |    13   |
|   icmp   |       abscond13_fu_464      |    0    |    0    |    15   |
|          |       abscond16_fu_484      |    0    |    0    |    15   |
|          |      icmp_ln190_fu_498      |    0    |    0    |    15   |
|          |      icmp_ln191_fu_512      |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln183_fu_278      |    0    |    0    |    26   |
|          |      add_ln183_1_fu_304     |    0    |    0    |    16   |
|    add   |         empty_fu_346        |    0    |    0    |    18   |
|          |       add_ln188_fu_352      |    0    |    0    |    19   |
|          |       add_ln185_fu_374      |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
| sparsemux|         tmp_3_fu_432        |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         neg12_fu_458        |    0    |    0    |    15   |
|          |         neg15_fu_478        |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln188_fu_398      |    1    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|   read   | sext_ln183_read_read_fu_140 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln191_write_fu_146  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sext_ln183_cast_fu_245   |    0    |    0    |    0    |
|   sext   |      sext_ln185_fu_538      |    0    |    0    |    0    |
|          |     sext_ln183_1_fu_567     |    0    |    0    |    0    |
|          |      sext_ln191_fu_577      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_318         |    0    |    0    |    0    |
|bitconcatenate|        tmp_20_fu_330        |    0    |    0    |    0    |
|          |         tmp_s_fu_542        |    0    |    0    |    0    |
|          |         or_ln_fu_570        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         p_shl_fu_326        |    0    |    0    |    0    |
|          |        p_shl11_fu_338       |    0    |    0    |    0    |
|   zext   |      zext_ln185_fu_342      |    0    |    0    |    0    |
|          |     zext_ln188_2_fu_395     |    0    |    0    |    0    |
|          |     zext_ln188_1_fu_414     |    0    |    0    |    0    |
|          |      zext_ln188_fu_424      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln188_fu_358     |    0    |    0    |    0    |
|          |     trunc_ln188_1_fu_428    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_21_fu_404        |    0    |    0    |    0    |
|          |        tmp_22_fu_528        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |   944   |   2008  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln188_reg_624    |   19   |
|        i_reg_596        |    9   |
|    icmp_ln183_reg_615   |    1   |
|    icmp_ln185_reg_619   |    1   |
|   icmp_ln191_1_reg_631  |    1   |
|    icmp_ln191_reg_701   |    1   |
|image_gray_1_addr_reg_641|   16   |
|image_gray_1_load_reg_671|    8   |
|image_gray_2_addr_reg_646|   16   |
|image_gray_2_load_reg_676|    8   |
|image_gray_3_addr_reg_651|   16   |
|image_gray_3_load_reg_681|    8   |
|image_gray_4_addr_reg_656|   16   |
|image_gray_4_load_reg_686|    8   |
|image_gray_5_addr_reg_661|   16   |
|image_gray_5_load_reg_691|    8   |
| image_gray_addr_reg_636 |   16   |
| image_gray_load_reg_666 |    8   |
| indvar_flatten55_reg_603|   19   |
|        j_reg_589        |   10   |
|    phi_ln191_reg_582    |   497  |
|  select_ln178_1_reg_707 |   497  |
| sext_ln183_cast_reg_610 |   64   |
|  temp_buf_addr_reg_696  |   19   |
+-------------------------+--------+
|          Total          |  1282  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_196 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_202 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_208 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_214 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_220 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_226 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_239 |  p0  |   2  |  19  |   38   ||    0    ||    9    |
|     grp_fu_362    |  p0  |   2  |  19  |   38   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   268  ||  3.416  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   944  |  2008  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   72   |
|  Register |    -   |    -   |  1282  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |  2226  |  2080  |
+-----------+--------+--------+--------+--------+
