
---------- Begin Simulation Statistics ----------
final_tick                                49920767000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 317300                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675812                       # Number of bytes of host memory used
host_op_rate                                   543875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.51                       # Real time elapsed on the host
host_tick_rate                             1367284529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11584837                       # Number of instructions simulated
sim_ops                                      19857351                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049921                       # Number of seconds simulated
sim_ticks                                 49920767000                       # Number of ticks simulated
system.cpu.Branches                            296396                       # Number of branches fetched
system.cpu.committedInsts                    11584837                       # Number of instructions committed
system.cpu.committedOps                      19857351                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     6102979                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            59                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2102602                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    16312232                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         49920767                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               49920766.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads              1515015                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2306450                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       296044                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               14944159                       # Number of float alu accesses
system.cpu.num_fp_insts                      14944159                       # number of float instructions
system.cpu.num_fp_register_reads             14683835                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            12846540                       # number of times the floating registers were written
system.cpu.num_func_calls                         244                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              11434188                       # Number of integer alu accesses
system.cpu.num_int_insts                     11434188                       # number of integer instructions
system.cpu.num_int_register_reads            28415226                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4578798                       # number of times the integer registers were written
system.cpu.num_load_insts                     5840829                       # Number of load instructions
system.cpu.num_mem_refs                       7943430                       # number of memory refs
system.cpu.num_store_insts                    2102601                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 32869      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                   3491466     17.58%     17.75% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     17.75% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     17.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                 4194314     21.12%     38.87% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.87% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     38.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             2097152     10.56%     49.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     49.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     49.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     49.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     49.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     49.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            2097152     10.56%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                  1384321      6.97%     66.97% # Class of executed instruction
system.cpu.op_class::MemWrite                    5030      0.03%     66.99% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4456508     22.44%     89.44% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2097571     10.56%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   19857351                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        33788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          68826                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3642                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               117                       # Transaction distribution
system.membus.trans_dist::ReadExResp              117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3512                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       232320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       232320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  232320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3629                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3646000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           19271500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               34918                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         14675                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             19155                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                120                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               120                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          34918                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          830                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       103034                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  103864                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3159040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3181568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                42                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              35080                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000969                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.031118                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    35046     99.90%     99.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                       34      0.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                35080                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           104058000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             98174000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1056000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     49920767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16311880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16311880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16311880                       # number of overall hits
system.cpu.icache.overall_hits::total        16311880                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35748000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35748000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35748000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35748000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16312232                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16312232                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16312232                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16312232                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101556.818182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101556.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101556.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101556.818182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35044000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35044000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99556.818182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99556.818182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99556.818182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99556.818182                       # average overall mshr miss latency
system.cpu.icache.replacements                    126                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16311880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16311880                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16312232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16312232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101556.818182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101556.818182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99556.818182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99556.818182                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           220.867014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16312232                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          46341.568182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   220.867014                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32624816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32624816                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8170895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8170895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8170895                       # number of overall hits
system.cpu.dcache.overall_hits::total         8170895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34686                       # number of overall misses
system.cpu.dcache.overall_misses::total         34686                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1190167000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1190167000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1190167000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1190167000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8205581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8205581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8205581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8205581                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004227                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004227                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004227                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34312.604509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34312.604509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34312.604509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34312.604509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14674                       # number of writebacks
system.cpu.dcache.writebacks::total             14674                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        34686                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34686                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34686                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34686                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1120795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1120795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1120795000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1120795000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004227                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004227                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32312.604509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32312.604509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32312.604509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32312.604509                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33662                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6068413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6068413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1178154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1178154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6102979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6102979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34084.186773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34084.186773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1109022000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1109022000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32084.186773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32084.186773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2102482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2102482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12013000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12013000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2102602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2102602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100108.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100108.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11773000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11773000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98108.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98108.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1000.600768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8205581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34686                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.567520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            220000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1000.600768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          621                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16445848                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16445848                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           31401                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               31409                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          31401                       # number of overall hits
system.l2cache.overall_hits::total              31409                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           344                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3285                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3629                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          344                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3285                       # number of overall misses
system.l2cache.overall_misses::total             3629                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     33820000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    321632000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    355452000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     33820000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    321632000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    355452000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          352                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        34686                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           35038                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          352                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        34686                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          35038                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.977273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.094707                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.103573                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.977273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.094707                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.103573                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 98313.953488                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 97909.284627                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 97947.643979                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 98313.953488                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 97909.284627                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 97947.643979                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          344                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3285                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3629                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          344                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3285                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3629                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     26940000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    255932000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    282872000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     26940000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    255932000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    282872000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.977273                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.094707                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.103573                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.977273                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.094707                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.103573                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 78313.953488                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 77909.284627                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 77947.643979                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 78313.953488                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 77909.284627                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 77947.643979                       # average overall mshr miss latency
system.l2cache.replacements                        42                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        14674                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        14674                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        14674                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        14674                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          117                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            117                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     11350000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     11350000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          120                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.975000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.975000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 97008.547009                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 97008.547009                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          117                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          117                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      9010000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      9010000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.975000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.975000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77008.547009                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 77008.547009                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        31398                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31406                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          344                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3168                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3512                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     33820000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    310282000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    344102000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        34566                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        34918                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.977273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.091651                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.100578                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98313.953488                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 97942.550505                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97978.929385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          344                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3168                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3512                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     26940000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    246922000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    273862000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.977273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.091651                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.100578                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 78313.953488                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77942.550505                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77978.929385                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2817.758803                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  68821                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3629                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                18.964177                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   286.079069                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2531.679735                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.069844                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.618086                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.687929                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3587                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3516                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.875732                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               554237                       # Number of tag accesses
system.l2cache.tags.data_accesses              554237                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  49920767000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           22016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          210240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              232256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          22016                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              344                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             3285                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3629                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             441019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4211474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                4652493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        441019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            441019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            1282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  1282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            1282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            441019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4211474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               4653775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       344.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3285.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                20081                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3629                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           1                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                332                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                271                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                277                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                268                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                265                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                172                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               219                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               180                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               280                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      28622750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    18145000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 96666500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       7887.23                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 26637.23                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      2760                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.05                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3629                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     1                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3629                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          865                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     266.728324                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    216.459858                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    172.307304                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           127     14.68%     14.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          230     26.59%     41.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          359     41.50%     82.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           54      6.24%     89.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           65      7.51%     96.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      1.04%     97.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      0.58%     98.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      0.69%     98.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           865                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  232256                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   232256                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                    64                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          4.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       4.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.04                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.04                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    49920666000                       # Total gap between requests
system.mem_ctrl.avgGap                    13752249.59                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        22016                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       210240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 441018.864954538876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 4211473.753999012522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          344                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         3285                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst      9281250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     87385250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26980.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26601.29                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     76.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               2677500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               1411740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             11152680                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3940457040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1451949030                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       17946880800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         23354528790                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         467.831930                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  46644921250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1666860000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1608985750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               3527160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1870935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             14758380                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3940457040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1664031780                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       17768284800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         23392930095                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         468.601175                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  46178540750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1666860000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   2075366250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
