bin/champsim --warmup-instructions 10000000 --simulation-instructions 40000000 perlbench_135B.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919967 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919967 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919967 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 14499043 heartbeat IPC: 0.8636 cumulative IPC: 0.8636 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 24905532 heartbeat IPC: 0.9609 cumulative IPC: 0.9097 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 33863425 heartbeat IPC: 1.116 cumulative IPC: 0.9695 (Simulation time: 00 hr 03 min 05 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 41201599 cumulative IPC: 0.9708 (Simulation time: 00 hr 03 min 56 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 41201599 cumulative IPC: 0.9708 (Simulation time: 00 hr 03 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9708 instructions: 40000000 cycles: 41201599
CPU 0 Branch Prediction Accuracy: 90.5% MPKI: 21.12 Average ROB Occupancy at Mispredict: 21.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 18.33
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331560 HIT:     330012 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331560 HIT:     330012 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 353.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875331 HIT:     831447 MISS:      43884 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     712303 HIT:     679570 MISS:      32733 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43333 HIT:      35289 MISS:       8044 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116477 HIT:     116395 MISS:         82 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        193 MISS:       3025 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.75 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4396002 HIT:    4011139 MISS:     384863 MSHR_MERGE:      77537
cpu0->cpu0_L1I LOAD         ACCESS:    4396002 HIT:    4011139 MISS:     384863 MSHR_MERGE:      77537
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.821 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14799098 HIT:   14202277 MISS:     596821 MSHR_MERGE:     145292
cpu0->cpu0_L1D LOAD         ACCESS:    8457089 HIT:    7977584 MISS:     479505 MSHR_MERGE:      74528
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6338541 HIT:    6224449 MISS:     114092 MSHR_MERGE:      70758
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        244 MISS:       3224 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3873213 HIT:    3785175 MISS:      88038 MSHR_MERGE:      50877
cpu0->cpu0_ITLB LOAD         ACCESS:    3873213 HIT:    3785175 MISS:      88038 MSHR_MERGE:      50877
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.896 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14118490 HIT:   13754137 MISS:     364353 MSHR_MERGE:      69954
cpu0->cpu0_DTLB LOAD         ACCESS:   14118490 HIT:   13754137 MISS:     364353 MSHR_MERGE:      69954
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.75 cycles
cpu0->LLC TOTAL        ACCESS:      57778 HIT:      45604 MISS:      12174 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32733 HIT:      25093 MISS:       7640 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8044 HIT:       5199 MISS:       2845 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13976 HIT:      13944 MISS:         32 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3025 HIT:       1368 MISS:       1657 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        704
  ROW_BUFFER_MISS:      11438
  AVG DBUS CONGESTED CYCLE: 18.71
Channel 0 WQ ROW_BUFFER_HIT:        241
  ROW_BUFFER_MISS:        973
  FULL:          0
Channel 0 REFRESHES ISSUED:       3433