# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RegisterFile32x32.srcs/sources_1/new/Register32x32.vhd" \
"../../../../RegisterFile32x32.srcs/sources_1/new/Register32x32_tb.vhd" \

# Do not sort compile order
nosort
