Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 10:33:25 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_80_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 ModCount641_instance/count_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No20_instance/Y_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.263ns (7.346%)  route 3.317ns (92.654%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.228ns = ( 6.228 - 4.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.811ns (routing 0.711ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.646ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=14597, routed)       1.811     2.762    ModCount641_instance/clk_IBUF_BUFG
    SLICE_X137Y461       FDCE                                         r  ModCount641_instance/count_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y461       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.838 r  ModCount641_instance/count_reg[4]_rep/Q
                         net (fo=104, routed)         3.278     6.116    MUX_Sum1_2_impl_0_instance/count_reg[4]_rep
    SLICE_X119Y427       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     6.240 r  MUX_Sum1_2_impl_0_instance/Y[15]_i_2/O
                         net (fo=1, routed)           0.009     6.249    MUX_Sum1_2_impl_0_instance/Y[15]_i_2_n_0
    SLICE_X119Y427       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     6.312 r  MUX_Sum1_2_impl_0_instance/Y_reg[15]_i_1/O
                         net (fo=1, routed)           0.030     6.342    Delay1No20_instance/D[15]
    SLICE_X119Y427       FDCE                                         r  Delay1No20_instance/Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=14597, routed)       1.568     6.228    Delay1No20_instance/clk_IBUF_BUFG
    SLICE_X119Y427       FDCE                                         r  Delay1No20_instance/Y_reg[15]/C
                         clock pessimism              0.410     6.638    
                         clock uncertainty           -0.035     6.602    
    SLICE_X119Y427       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.627    Delay1No20_instance/Y_reg[15]
  -------------------------------------------------------------------
                         required time                          6.627    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  0.286    




