
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={0,rS,rT,rD,0,11}
	F3= ICache[addr]={0,rS,rT,rD,0,11}
	F4= GPR[rS]=a
	F5= GPR[rT]=b

IF	F6= CP0.ASID=>IMMU.PID
	F7= PC.Out=>IMMU.IEA
	F8= IMMU.Addr=>IAddrReg.In
	F9= IMMU.Hit=>CU_IF.IMMUHit
	F10= PC.Out=>ICache.IEA
	F11= ICache.Out=>IR_IMMU.In
	F12= ICache.Out=>ICacheReg.In
	F13= ICache.Hit=>CU_IF.ICacheHit
	F14= ICache.Out=>IR_ID.In
	F15= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F19= ICache.Hit=>FU.ICacheHit
	F20= FU.Halt_IF=>CU_IF.Halt
	F21= FU.Bub_IF=>CU_IF.Bub
	F22= CtrlASIDIn=0
	F23= CtrlCP0=0
	F24= CtrlEPCIn=0
	F25= CtrlExCodeIn=0
	F26= CtrlIMMU=0
	F27= CtrlPC=0
	F28= CtrlPCInc=1
	F29= CtrlIAddrReg=0
	F30= CtrlICache=0
	F31= CtrlIR_IMMU=0
	F32= CtrlICacheReg=0
	F33= CtrlIR_ID=1
	F34= CtrlIMem=0
	F35= CtrlIRMux=0
	F36= CtrlGPR=0
	F37= CtrlA_EX=0
	F38= CtrlB_EX=0
	F39= CtrlIR_EX=0
	F40= CtrlConditionReg_MEM=0
	F41= CtrlIR_MEM=0
	F42= CtrlA_MEM=0
	F43= CtrlIR_DMMU1=0
	F44= CtrlIR_WB=0
	F45= CtrlA_DMMU1=0
	F46= CtrlA_WB=0
	F47= CtrlB_MEM=0
	F48= CtrlB_WB=0
	F49= CtrlConditionReg_DMMU1=0
	F50= CtrlConditionReg_WB=0
	F51= CtrlIR_DMMU2=0
	F52= CtrlA_DMMU2=0
	F53= CtrlConditionReg_DMMU2=0

ID	F86= IR_ID.Out=>FU.IR_ID
	F87= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F88= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F89= IR_ID.Out31_26=>CU_ID.Op
	F90= IR_ID.Out25_21=>GPR.RReg1
	F91= IR_ID.Out20_16=>GPR.RReg2
	F92= IR_ID.Out5_0=>CU_ID.IRFunc
	F93= GPR.Rdata1=>FU.InID1
	F94= IR_ID.Out25_21=>FU.InID1_RReg
	F95= FU.OutID1=>A_EX.In
	F96= GPR.Rdata2=>FU.InID2
	F97= IR_ID.Out20_16=>FU.InID2_RReg
	F98= FU.OutID2=>B_EX.In
	F99= IR_ID.Out=>IR_EX.In
	F100= FU.Halt_ID=>CU_ID.Halt
	F101= FU.Bub_ID=>CU_ID.Bub
	F102= CtrlASIDIn=0
	F103= CtrlCP0=0
	F104= CtrlEPCIn=0
	F105= CtrlExCodeIn=0
	F106= CtrlIMMU=0
	F107= CtrlPC=0
	F108= CtrlPCInc=0
	F109= CtrlIAddrReg=0
	F110= CtrlICache=0
	F111= CtrlIR_IMMU=0
	F112= CtrlICacheReg=0
	F113= CtrlIR_ID=0
	F114= CtrlIMem=0
	F115= CtrlIRMux=0
	F116= CtrlGPR=0
	F117= CtrlA_EX=1
	F118= CtrlB_EX=1
	F119= CtrlIR_EX=1
	F120= CtrlConditionReg_MEM=0
	F121= CtrlIR_MEM=0
	F122= CtrlA_MEM=0
	F123= CtrlIR_DMMU1=0
	F124= CtrlIR_WB=0
	F125= CtrlA_DMMU1=0
	F126= CtrlA_WB=0
	F127= CtrlB_MEM=0
	F128= CtrlB_WB=0
	F129= CtrlConditionReg_DMMU1=0
	F130= CtrlConditionReg_WB=0
	F131= CtrlIR_DMMU2=0
	F132= CtrlA_DMMU2=0
	F133= CtrlConditionReg_DMMU2=0

EX	F134= IR_EX.Out=>FU.IR_EX
	F135= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F136= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F137= IR_EX.Out31_26=>CU_EX.Op
	F138= IR_EX.Out5_0=>CU_EX.IRFunc
	F139= CMPU.A=32'b0
	F140= B_EX.Out=>CMPU.B
	F141= CMPU.Func=6'b000011
	F142= CMPU.zero=>ConditionReg_MEM.In
	F143= IR_EX.Out=>IR_MEM.In
	F144= A_EX.Out=>A_MEM.In
	F145= IR_EX.Out15_11=>FU.InEX_WReg
	F146= CtrlASIDIn=0
	F147= CtrlCP0=0
	F148= CtrlEPCIn=0
	F149= CtrlExCodeIn=0
	F150= CtrlIMMU=0
	F151= CtrlPC=0
	F152= CtrlPCInc=0
	F153= CtrlIAddrReg=0
	F154= CtrlICache=0
	F155= CtrlIR_IMMU=0
	F156= CtrlICacheReg=0
	F157= CtrlIR_ID=0
	F158= CtrlIMem=0
	F159= CtrlIRMux=0
	F160= CtrlGPR=0
	F161= CtrlA_EX=0
	F162= CtrlB_EX=0
	F163= CtrlIR_EX=0
	F164= CtrlConditionReg_MEM=1
	F165= CtrlIR_MEM=1
	F166= CtrlA_MEM=1
	F167= CtrlIR_DMMU1=0
	F168= CtrlIR_WB=0
	F169= CtrlA_DMMU1=0
	F170= CtrlA_WB=0
	F171= CtrlB_MEM=0
	F172= CtrlB_WB=0
	F173= CtrlConditionReg_DMMU1=0
	F174= CtrlConditionReg_WB=0
	F175= CtrlIR_DMMU2=0
	F176= CtrlA_DMMU2=0
	F177= CtrlConditionReg_DMMU2=0

MEM	F178= IR_MEM.Out=>FU.IR_MEM
	F179= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F180= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F181= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F182= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F183= IR_MEM.Out31_26=>CU_MEM.Op
	F184= IR_MEM.Out5_0=>CU_MEM.IRFunc
	F185= IR_MEM.Out=>IR_DMMU1.In
	F186= IR_MEM.Out=>IR_WB.In
	F187= A_MEM.Out=>A_DMMU1.In
	F188= A_MEM.Out=>A_WB.In
	F189= B_MEM.Out=>B_WB.In
	F190= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F191= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F192= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F193= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F194= IR_MEM.Out15_11=>FU.InMEM_WReg
	F195= CtrlASIDIn=0
	F196= CtrlCP0=0
	F197= CtrlEPCIn=0
	F198= CtrlExCodeIn=0
	F199= CtrlIMMU=0
	F200= CtrlPC=0
	F201= CtrlPCInc=0
	F202= CtrlIAddrReg=0
	F203= CtrlICache=0
	F204= CtrlIR_IMMU=0
	F205= CtrlICacheReg=0
	F206= CtrlIR_ID=0
	F207= CtrlIMem=0
	F208= CtrlIRMux=0
	F209= CtrlGPR=0
	F210= CtrlA_EX=0
	F211= CtrlB_EX=0
	F212= CtrlIR_EX=0
	F213= CtrlConditionReg_MEM=0
	F214= CtrlIR_MEM=0
	F215= CtrlA_MEM=0
	F216= CtrlIR_DMMU1=1
	F217= CtrlIR_WB=1
	F218= CtrlA_DMMU1=1
	F219= CtrlA_WB=1
	F220= CtrlB_MEM=0
	F221= CtrlB_WB=1
	F222= CtrlConditionReg_DMMU1=1
	F223= CtrlConditionReg_WB=1
	F224= CtrlIR_DMMU2=0
	F225= CtrlA_DMMU2=0
	F226= CtrlConditionReg_DMMU2=0

MEM(DMMU1)	F227= IR_DMMU1.Out=>FU.IR_DMMU1
	F228= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F229= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F230= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F231= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F232= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F233= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F234= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc
	F235= IR_DMMU1.Out=>IR_DMMU2.In
	F236= A_DMMU1.Out=>A_DMMU2.In
	F237= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In
	F238= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg
	F239= CtrlASIDIn=0
	F240= CtrlCP0=0
	F241= CtrlEPCIn=0
	F242= CtrlExCodeIn=0
	F243= CtrlIMMU=0
	F244= CtrlPC=0
	F245= CtrlPCInc=0
	F246= CtrlIAddrReg=0
	F247= CtrlICache=0
	F248= CtrlIR_IMMU=0
	F249= CtrlICacheReg=0
	F250= CtrlIR_ID=0
	F251= CtrlIMem=0
	F252= CtrlIRMux=0
	F253= CtrlGPR=0
	F254= CtrlA_EX=0
	F255= CtrlB_EX=0
	F256= CtrlIR_EX=0
	F257= CtrlConditionReg_MEM=0
	F258= CtrlIR_MEM=0
	F259= CtrlA_MEM=0
	F260= CtrlIR_DMMU1=0
	F261= CtrlIR_WB=0
	F262= CtrlA_DMMU1=0
	F263= CtrlA_WB=0
	F264= CtrlB_MEM=0
	F265= CtrlB_WB=0
	F266= CtrlConditionReg_DMMU1=0
	F267= CtrlConditionReg_WB=0
	F268= CtrlIR_DMMU2=1
	F269= CtrlA_DMMU2=1
	F270= CtrlConditionReg_DMMU2=1

MEM(DMMU2)	F271= IR_DMMU2.Out=>FU.IR_DMMU2
	F272= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F273= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F274= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F275= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc
	F276= IR_DMMU2.Out=>IR_WB.In
	F277= A_DMMU2.Out=>A_WB.In
	F278= ConditionReg_DMMU2.Out=>ConditionReg_WB.In
	F279= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg
	F280= CtrlASIDIn=0
	F281= CtrlCP0=0
	F282= CtrlEPCIn=0
	F283= CtrlExCodeIn=0
	F284= CtrlIMMU=0
	F285= CtrlPC=0
	F286= CtrlPCInc=0
	F287= CtrlIAddrReg=0
	F288= CtrlICache=0
	F289= CtrlIR_IMMU=0
	F290= CtrlICacheReg=0
	F291= CtrlIR_ID=0
	F292= CtrlIMem=0
	F293= CtrlIRMux=0
	F294= CtrlGPR=0
	F295= CtrlA_EX=0
	F296= CtrlB_EX=0
	F297= CtrlIR_EX=0
	F298= CtrlConditionReg_MEM=0
	F299= CtrlIR_MEM=0
	F300= CtrlA_MEM=0
	F301= CtrlIR_DMMU1=0
	F302= CtrlIR_WB=1
	F303= CtrlA_DMMU1=0
	F304= CtrlA_WB=1
	F305= CtrlB_MEM=0
	F306= CtrlB_WB=0
	F307= CtrlConditionReg_DMMU1=0
	F308= CtrlConditionReg_WB=1
	F309= CtrlIR_DMMU2=0
	F310= CtrlA_DMMU2=0
	F311= CtrlConditionReg_DMMU2=0

WB	F312= IR_WB.Out=>FU.IR_WB
	F313= IR_WB.Out31_26=>CU_WB.Op
	F314= IR_WB.Out5_0=>CU_WB.IRFunc
	F315= IR_WB.Out15_11=>GPR.WReg
	F316= A_WB.Out=>GPR.WData
	F317= A_WB.Out=>FU.InWB
	F318= IR_WB.Out15_11=>FU.InWB_WReg
	F319= ConditionReg_WB.Out=>CU_WB.zero
	F320= CtrlASIDIn=0
	F321= CtrlCP0=0
	F322= CtrlEPCIn=0
	F323= CtrlExCodeIn=0
	F324= CtrlIMMU=0
	F325= CtrlPC=0
	F326= CtrlPCInc=0
	F327= CtrlIAddrReg=0
	F328= CtrlICache=0
	F329= CtrlIR_IMMU=0
	F330= CtrlICacheReg=0
	F331= CtrlIR_ID=0
	F332= CtrlIMem=0
	F333= CtrlIRMux=0
	F334= CtrlGPR=1
	F335= CtrlA_EX=0
	F336= CtrlB_EX=0
	F337= CtrlIR_EX=0
	F338= CtrlConditionReg_MEM=0
	F339= CtrlIR_MEM=0
	F340= CtrlA_MEM=0
	F341= CtrlIR_DMMU1=0
	F342= CtrlIR_WB=0
	F343= CtrlA_DMMU1=0
	F344= CtrlA_WB=0
	F345= CtrlB_MEM=0
	F346= CtrlB_WB=0
	F347= CtrlConditionReg_DMMU1=0
	F348= CtrlConditionReg_WB=0
	F349= CtrlIR_DMMU2=0
	F350= CtrlA_DMMU2=0
	F351= CtrlConditionReg_DMMU2=0

POST	F352= PC[Out]=addr+4
	F353= GPR[rD]=FU(a)
	F354= [ConditionReg_WB]=CompareS(32'b0,FU(b))

