
---------- Begin Simulation Statistics ----------
final_tick                               591976570500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61786                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701632                       # Number of bytes of host memory used
host_op_rate                                    61992                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9914.33                       # Real time elapsed on the host
host_tick_rate                               59709211                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612571366                       # Number of instructions simulated
sim_ops                                     614608932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.591977                       # Number of seconds simulated
sim_ticks                                591976570500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.592971                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               82918766                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94663721                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11944536                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122306223                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10288538                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10492234                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          203696                       # Number of indirect misses.
system.cpu0.branchPred.lookups              158840462                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062529                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018170                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6612749                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143212524                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15631246                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       41569814                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580308700                       # Number of instructions committed
system.cpu0.commit.committedOps             581328174                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1059551210                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.548655                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.275000                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    763189347     72.03%     72.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    184164597     17.38%     89.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42919073      4.05%     93.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37369666      3.53%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10314601      0.97%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3204013      0.30%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2422673      0.23%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       335994      0.03%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15631246      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1059551210                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887390                       # Number of function calls committed.
system.cpu0.commit.int_insts                561303153                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179954906                       # Number of loads committed
system.cpu0.commit.membars                    2037570                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037576      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322249162     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137061      0.71%     56.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180973068     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70913482     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581328174                       # Class of committed instruction
system.cpu0.commit.refs                     251886578                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580308700                       # Number of Instructions Simulated
system.cpu0.committedOps                    581328174                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.019910                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.019910                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            176126029                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5343610                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79553372                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             642533898                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               436294121                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                446883957                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6618231                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8252532                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3186094                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  158840462                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                105749574                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    628245017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2625668                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     658091139                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          115                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23900070                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135510                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         428913093                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93207304                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.561429                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1069108432                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.616505                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.896521                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               600448210     56.16%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               350212002     32.76%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68502884      6.41%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37426865      3.50%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8114504      0.76%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2329112      0.22%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   35280      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019061      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020514      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1069108432                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      103063011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6717302                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147398561                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.524759                       # Inst execution rate
system.cpu0.iew.exec_refs                   275124360                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74591150                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147164030                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            201710524                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021721                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5063191                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75138749                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          622879393                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            200533210                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4978691                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            615107556                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                880323                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2536730                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6618231                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4640535                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        65084                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10163050                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        12379                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5798                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2302558                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21755618                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3207066                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5798                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       879142                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5838160                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                265249912                       # num instructions consuming a value
system.cpu0.iew.wb_count                    606395081                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.834872                       # average fanout of values written-back
system.cpu0.iew.wb_producers                221449665                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517326                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     606452062                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               749183653                       # number of integer regfile reads
system.cpu0.int_regfile_writes              389020506                       # number of integer regfile writes
system.cpu0.ipc                              0.495072                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.495072                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038433      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            335393481     54.09%     54.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212857      0.68%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018305      0.16%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           203688935     32.85%     88.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73734187     11.89%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             620086248                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1523289                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002457                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 488486     32.07%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                890919     58.49%     90.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               143882      9.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             619571052                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2310884367                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    606395031                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        664435445                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 619819904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                620086248                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059489                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       41551134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            80253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1072                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16319507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1069108432                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580003                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.828218                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          618855160     57.89%     57.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          326298697     30.52%     88.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           91020102      8.51%     96.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25006643      2.34%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5039137      0.47%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1348512      0.13%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1024720      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             443698      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              71763      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1069108432                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529006                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10451170                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          758872                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           201710524                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75138749                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    872                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1172171443                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11781877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              159426401                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370586726                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6609140                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               444711303                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3776173                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11578                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            773010003                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             634962229                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          412595342                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                441081258                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6351939                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6618231                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17059877                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42008549                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       773009959                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        211362                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2834                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14160322                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2834                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1666807084                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1255364409                       # The number of ROB writes
system.cpu0.timesIdled                       15560835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  839                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.158015                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4507032                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6333836                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819325                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7731820                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            219278                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         374451                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          155173                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8677940                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3211                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485315                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095436                       # Number of branches committed
system.cpu1.commit.bw_lim_events               744989                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3509107                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262666                       # Number of instructions committed
system.cpu1.commit.committedOps              33280758                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    189517813                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824536                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    175586266     92.65%     92.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7042353      3.72%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2321386      1.22%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2036342      1.07%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       518080      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       216038      0.11%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       992328      0.52%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        60031      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       744989      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    189517813                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320792                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047449                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248532                       # Number of loads committed
system.cpu1.commit.membars                    2035966                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035966      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082377     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266456     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895821      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280758                       # Class of committed instruction
system.cpu1.commit.refs                      12162289                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262666                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280758                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.905281                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.905281                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            169657317                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337607                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4319282                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39335296                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5270749                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12628539                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485509                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               565936                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2289810                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8677940                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5127391                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    183734035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76267                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40222366                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1639042                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045549                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5778348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4726310                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211119                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         190331924                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216680                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.655908                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               165696848     87.06%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14271465      7.50%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5853827      3.08%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2981074      1.57%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1328390      0.70%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197253      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2795      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     266      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           190331924                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         188192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              510735                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7635145                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187402                       # Inst execution rate
system.cpu1.iew.exec_refs                    12846821                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2941589                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147444718                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10020386                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018691                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           703668                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2968183                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36783034                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9905232                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           373596                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35703762                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                906259                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1457355                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485509                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3425868                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146775                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4456                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          321                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       771854                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        54426                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           174                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90452                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        420283                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20774092                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35504046                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.872270                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18120625                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186353                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35512021                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43992138                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24107658                       # number of integer regfile writes
system.cpu1.ipc                              0.169340                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169340                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036060      5.64%      5.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21099459     58.48%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11012177     30.52%     94.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1929521      5.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36077358                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1082451                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030004                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 186264     17.21%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                802404     74.13%     91.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                93781      8.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35123735                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         263629748                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35504034                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40285414                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33728152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36077358                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054882                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3502275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60683                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           474                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1307289                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    190331924                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189550                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642788                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          167895995     88.21%     88.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15114266      7.94%     96.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4011260      2.11%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1345361      0.71%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1429509      0.75%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             175442      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             239905      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              91675      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28511      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      190331924                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189362                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6158783                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525043                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10020386                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2968183                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     92                       # number of misc regfile reads
system.cpu1.numCycles                       190520116                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   993416886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158064965                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412610                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6726527                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6411069                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1280366                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6485                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47345636                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38424485                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26451554                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13272621                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3929722                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485509                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12075811                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4038944                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47345624                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21949                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               629                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12787833                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           629                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   225562533                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74395199                       # The number of ROB writes
system.cpu1.timesIdled                           1988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3883768                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1513                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3905153                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                102105                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5252684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10475237                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        64423                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        43843                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33880766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2167332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     67736415                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2211175                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3970099                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1597247                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3625168                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1281445                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1281441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3970099                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           679                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15726777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15726777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    438322368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               438322368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5252822                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5252822    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5252822                       # Request fanout histogram
system.membus.respLayer1.occupancy        27147391815                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18193428104                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   591976570500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   591976570500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1178188200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1101802640.669235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      8757500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2847644500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   586085629500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5890941000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86775033                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86775033                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86775033                       # number of overall hits
system.cpu0.icache.overall_hits::total       86775033                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     18974541                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      18974541                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     18974541                       # number of overall misses
system.cpu0.icache.overall_misses::total     18974541                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 250982905996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 250982905996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 250982905996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 250982905996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    105749574                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    105749574                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    105749574                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    105749574                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.179429                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.179429                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.179429                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.179429                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13227.350585                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13227.350585                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13227.350585                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13227.350585                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3065                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.746269                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     17954452                       # number of writebacks
system.cpu0.icache.writebacks::total         17954452                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1020056                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1020056                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1020056                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1020056                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     17954485                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     17954485                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     17954485                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     17954485                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 223681019997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 223681019997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 223681019997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 223681019997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.169783                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.169783                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.169783                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.169783                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12458.225340                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12458.225340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12458.225340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12458.225340                       # average overall mshr miss latency
system.cpu0.icache.replacements              17954452                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86775033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86775033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     18974541                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     18974541                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 250982905996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 250982905996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    105749574                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    105749574                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.179429                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.179429                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13227.350585                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13227.350585                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1020056                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1020056                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     17954485                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     17954485                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 223681019997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 223681019997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.169783                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.169783                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12458.225340                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12458.225340                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999930                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          104729242                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         17954452                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.833051                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999930                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229453632                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229453632                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238387896                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238387896                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238387896                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238387896                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20329763                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20329763                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20329763                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20329763                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 517963635312                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 517963635312                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 517963635312                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 517963635312                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    258717659                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    258717659                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    258717659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    258717659                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.078579                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.078579                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.078579                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.078579                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25478.095112                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25478.095112                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25478.095112                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25478.095112                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3707155                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       129150                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            76178                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1717                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.664378                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.218404                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14866002                       # number of writebacks
system.cpu0.dcache.writebacks::total         14866002                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5856956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5856956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5856956                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5856956                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14472807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14472807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14472807                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14472807                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 249799233260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 249799233260                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 249799233260                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 249799233260                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.055941                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055941                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.055941                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055941                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17259.902192                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17259.902192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17259.902192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17259.902192                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14866002                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171027875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171027875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16778114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16778114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 351605432500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 351605432500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    187805989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    187805989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.089337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.089337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20956.195226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20956.195226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3623160                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3623160                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13154954                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13154954                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 194414708500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 194414708500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070045                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070045                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14778.820853                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14778.820853                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67360021                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67360021                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3551649                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3551649                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 166358202812                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 166358202812                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70911670                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70911670                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050086                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050086                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46839.708207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46839.708207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2233796                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2233796                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1317853                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1317853                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55384524760                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55384524760                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018584                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018584                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42026.329765                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42026.329765                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          781                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          781                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66030000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66030000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.414544                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.414544                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 84545.454545                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 84545.454545                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          766                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          766                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       946500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       946500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007962                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007962                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        63100                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63100                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       854000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       854000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089520                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089520                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5207.317073                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5207.317073                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       691000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       691000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089520                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089520                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4213.414634                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4213.414634                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612319                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612319                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405851                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405851                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31149916000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31149916000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018170                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018170                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398608                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398608                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76752.098677                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76752.098677                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405851                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405851                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30744065000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30744065000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398608                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398608                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75752.098677                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75752.098677                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954329                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253881854                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14878417                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.063768                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954329                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998573                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998573                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        534357539                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       534357539                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            17924202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13723977                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 824                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              200834                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31849837                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           17924202                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13723977                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                824                       # number of overall hits
system.l2.overall_hits::.cpu1.data             200834                       # number of overall hits
system.l2.overall_hits::total                31849837                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1139986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            831783                       # number of demand (read+write) misses
system.l2.demand_misses::total                2003629                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30283                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1139986                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1577                       # number of overall misses
system.l2.overall_misses::.cpu1.data           831783                       # number of overall misses
system.l2.overall_misses::total               2003629                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2719589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106867442000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143422500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83014871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     192745324500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2719589000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106867442000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143422500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83014871000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    192745324500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        17954485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14863963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032617                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33853466                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       17954485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14863963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032617                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33853466                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.656810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.805510                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059185                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.656810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.805510                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059185                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89805.798633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93744.521424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90946.417248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99803.519668                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96198.110778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89805.798633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93744.521424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90946.417248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99803.519668                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96198.110778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3046571                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1597247                       # number of writebacks
system.l2.writebacks::total                   1597247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         142426                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59787                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              202318                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        142426                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59787                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             202318                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        30207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       997560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       771996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1801311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        30207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       997560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       771996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3513910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5315221                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2412851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  87074840500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    127033001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70503623001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 160118347502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2412851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  87074840500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    127033001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70503623001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 273058241822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 433176589324                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.644731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.747611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.644731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.747611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79877.213891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87287.822788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82062.662145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91326.409724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88889.896027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79877.213891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87287.822788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82062.662145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91326.409724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77707.807491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81497.380697                       # average overall mshr miss latency
system.l2.replacements                        7355691                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2643455                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2643455                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2643455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2643455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31148937                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31148937                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31148937                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31148937                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3513910                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3513910                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 273058241822                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 273058241822                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77707.807491                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77707.807491                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.867925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1282.608696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   983.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       924000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       268000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1192000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.867925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20086.956522                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19866.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 12642.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  8045.454545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        80500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       219500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           959844                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            96849                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1056693                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         749626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         638504                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1388130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72317557500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  63953391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  136270949000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1709470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2444823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.438514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.868296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.567783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96471.517130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100161.301260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98168.722670                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80001                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37027                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           117028                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       669625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       601477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1271102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  59541081000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  54887227500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 114428308500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.391715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.817943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88917.052081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91254.075384                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90022.915942                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      17924202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           17925026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            31860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2719589000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143422500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2863011500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     17954485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       17956886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.656810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89805.798633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90946.417248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89862.256748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        30207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2412851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    127033001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2539884001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001682                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.644731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79877.213891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82062.662145                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79983.750622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12764133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       103985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12868118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       390360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       193279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          583639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  34549884500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19061479500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53611364000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13154493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13451757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.650193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88507.747976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98621.575546                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91857.062328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        62425                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22760                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85185                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       327935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       170519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       498454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27533759500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15616395501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43150155001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.573628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83961.027338                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91581.556900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86567.978191                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           90                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                95                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          844                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           44                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             888                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12054500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1222500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13277000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          934                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           983                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.903640                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.897959                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.903357                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14282.582938                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27784.090909                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14951.576577                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          193                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          215                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          651                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          673                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12881494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       440500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13321994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.697002                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.448980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.684639                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19787.241167                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20022.727273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19794.939079                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999915                       # Cycle average of tags in use
system.l2.tags.total_refs                    70893700                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7355995                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.637541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.155794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.006090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.517238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.898133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.419612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.455559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.319056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 548531475                       # Number of tag accesses
system.l2.tags.data_accesses                548531475                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1933376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      64214528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         99072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49718272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    220133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336098560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1933376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        99072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2032448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102223808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102223808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          30209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1003352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         776848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3439583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5251540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1597247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1597247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3265967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108474780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           167358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83986892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    371861528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             567756524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3265967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       167358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3433325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172682186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172682186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172682186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3265967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108474780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          167358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83986892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    371861528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            740438710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1570870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     30209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    967211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    760298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3424365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003442359750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10256825                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1479229                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5251540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1597247                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5251540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1597247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  67909                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26377                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            247859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            247018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            238943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            228985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            337312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            303509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            399766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            373300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            334567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            399618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           438445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           382801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           370298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           303920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           307742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           269548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            140140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            138506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           146185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           125582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           104512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81346                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 152914483449                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25918155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            250107564699                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29499.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48249.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4079324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  993529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5251540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1597247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1062865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1128925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1186873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  646918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  516771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  358442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  110662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   54043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1681612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.065149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.903266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.811512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       447209     26.59%     26.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       739073     43.95%     70.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       160049      9.52%     80.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       121966      7.25%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52729      3.14%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27273      1.62%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23898      1.42%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15990      0.95%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        93425      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1681612                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.775380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    226.059944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96389     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.296077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.276972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83838     86.97%     86.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1440      1.49%     88.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7685      7.97%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2404      2.49%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              748      0.78%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              184      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               66      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              331752384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4346176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100534016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336098560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102223808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       560.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    567.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  591976564000                       # Total gap between requests
system.mem_ctrls.avgGap                      86435.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1933376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     61901504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        99072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48659072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    219159360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100534016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3265967.094554124866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104567489.804058060050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 167357.974854175438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82197631.502377182245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 370216273.618551969528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169827694.219529926777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        30209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1003352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       776848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3439583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1597247                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1160930895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45853944688                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     62140882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38387170902                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 164643377332                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14113012333083                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38429.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45700.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40142.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49414.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47867.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8835835.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6570335100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3492193155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20041544460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4596152580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46729849920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115320230010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130207230720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       326957535945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.314994                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 337287387678                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19767280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 234921902822                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5436445980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2889524385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16969580880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3603653100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46729849920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     159058399680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      93375087840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       328062541785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.181632                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 241059714005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19767280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 331149576495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6204784018.750000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29321151225.005501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       132000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 228167255000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    95593849000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 496382721500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5124011                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5124011                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5124011                       # number of overall hits
system.cpu1.icache.overall_hits::total        5124011                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3380                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3380                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3380                       # number of overall misses
system.cpu1.icache.overall_misses::total         3380                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    203009000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    203009000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    203009000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    203009000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5127391                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5127391                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5127391                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5127391                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000659                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000659                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000659                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000659                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60061.834320                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60061.834320                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60061.834320                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60061.834320                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          157                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2369                       # number of writebacks
system.cpu1.icache.writebacks::total             2369                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          979                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          979                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          979                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          979                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2401                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2401                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    156175500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    156175500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    156175500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    156175500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000468                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000468                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65046.022491                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65046.022491                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65046.022491                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65046.022491                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2369                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5124011                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5124011                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3380                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3380                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    203009000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    203009000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5127391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5127391                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000659                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000659                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60061.834320                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60061.834320                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          979                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          979                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2401                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2401                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    156175500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    156175500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65046.022491                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65046.022491                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981882                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4935436                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2369                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2083.341494                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        333845000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981882                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999434                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999434                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10257183                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10257183                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9407301                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9407301                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9407301                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9407301                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2196902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2196902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2196902                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2196902                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 181795125875                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 181795125875                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 181795125875                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 181795125875                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11604203                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11604203                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11604203                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11604203                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189320                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189320                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189320                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189320                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82750.676123                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82750.676123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82750.676123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82750.676123                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       966645                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        42983                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17737                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            472                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.498788                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.065678                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1032053                       # number of writebacks
system.cpu1.dcache.writebacks::total          1032053                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1578029                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1578029                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1578029                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1578029                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618873                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618873                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52126245145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52126245145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52126245145                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52126245145                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053332                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053332                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053332                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053332                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84227.693154                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84227.693154                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84227.693154                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84227.693154                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1032053                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8377514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8377514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1331282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1331282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  95604927500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95604927500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9708796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9708796                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137121                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137121                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71814.181744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71814.181744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1033328                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1033328                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297954                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297954                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20799415000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20799415000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69807.470281                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69807.470281                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1029787                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1029787                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       865620                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       865620                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  86190198375                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  86190198375                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.456693                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.456693                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99570.479396                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99570.479396                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       544701                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       544701                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320919                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320919                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31326830145                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31326830145                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169314                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169314                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97616.003244                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97616.003244                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          391                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          391                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3651500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3651500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.219561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.219561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33195.454545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33195.454545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2606500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2606500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.089820                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.089820                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57922.222222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57922.222222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           98                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           98                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       504000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       504000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.230047                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.230047                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5142.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5142.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           98                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           98                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       407000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       407000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230047                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230047                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4153.061224                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4153.061224                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591112                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591112                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426812                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426812                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35489712000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35489712000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83150.689296                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83150.689296                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426811                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426811                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35062900000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35062900000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82150.881772                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82150.881772                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.588012                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11037175                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045581                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.556021                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        333856500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.588012                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924625                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924625                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26291715                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26291715                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 591976570500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31409850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4240702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31211407                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5758444                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5391174                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            610                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2470107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2470106                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      17956886                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13452965                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          983                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          983                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     53863421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44609795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3110569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             101590956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2298171904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1902717696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       305280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132138496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4333333376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12773891                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103919936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46628418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050297                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222817                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44327008     95.06%     95.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2257567      4.84%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  43843      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46628418                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        67723071496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22317663538                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       26933240964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1568978986                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3605991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               947071430500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107371                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724220                       # Number of bytes of host memory used
host_op_rate                                   108327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8089.46                       # Real time elapsed on the host
host_tick_rate                               43896010                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868570339                       # Number of instructions simulated
sim_ops                                     876304199                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.355095                       # Number of seconds simulated
sim_ticks                                355094860000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.599077                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               35539920                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            36414197                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5394404                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58944306                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             60113                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         100503                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           40390                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60156291                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12521                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        730884                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3560332                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25851060                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7316169                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6391635                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69930396                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           128371564                       # Number of instructions committed
system.cpu0.commit.committedOps             131199182                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    682514127                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.192229                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.948807                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    631159370     92.48%     92.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27716532      4.06%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9541844      1.40%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3330765      0.49%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2012532      0.29%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       971933      0.14%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       287352      0.04%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       177630      0.03%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7316169      1.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    682514127                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10934264                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86503                       # Number of function calls committed.
system.cpu0.commit.int_insts                122708410                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33219413                       # Number of loads committed
system.cpu0.commit.membars                    4604404                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4604599      3.51%      3.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        82122176     62.59%     66.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2866      0.00%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1067963      0.81%     66.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607250      0.46%     67.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1804255      1.38%     68.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       735885      0.56%     69.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1343054      1.02%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       31060445     23.67%     94.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2474352      1.89%     95.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2889852      2.20%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2485781      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        131199182                       # Class of committed instruction
system.cpu0.commit.refs                      38910430                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  128371564                       # Number of Instructions Simulated
system.cpu0.committedOps                    131199182                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.464095                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.464095                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            564571026                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1837267                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26874040                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             217726272                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33068842                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 86164013                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3576098                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4536725                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6373407                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60156291                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27584304                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    655857927                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               759195                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          357                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     271318463                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           80                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               10820364                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085762                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          32484764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35600033                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.386805                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         693753386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.406525                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.945996                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               521520472     75.17%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120045079     17.30%     92.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24282561      3.50%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13946274      2.01%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7658026      1.10%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  311352      0.04%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3528007      0.51%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1470526      0.21%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  991089      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           693753386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11614188                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8923494                       # number of floating regfile writes
system.cpu0.idleCycles                        7680998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3931671                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                33025193                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.263964                       # Inst execution rate
system.cpu0.iew.exec_refs                    64647146                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6093750                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              108917353                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             51000604                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2484338                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2195507                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7426118                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          200420645                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58553396                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2478101                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            185153402                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                847609                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            101721531                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3576098                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            103037500                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2858942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10765                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13465                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           91                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17781191                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1735112                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13465                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       953607                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2978064                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                137435229                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168964456                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824378                       # average fanout of values written-back
system.cpu0.iew.wb_producers                113298577                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.240884                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     169245605                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               234495787                       # number of integer regfile reads
system.cpu0.int_regfile_writes              118479773                       # number of integer regfile writes
system.cpu0.ipc                              0.183013                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.183013                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4607089      2.46%      2.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            110854443     59.08%     61.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3205      0.00%     61.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  522      0.00%     61.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1131853      0.60%     62.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             645596      0.34%     62.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2279078      1.21%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         736037      0.39%     64.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1343434      0.72%     64.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            791744      0.42%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55466024     29.56%     94.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2504603      1.33%     96.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4353167      2.32%     98.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2914707      1.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             187631502                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               15045410                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29393958                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12431884                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          18945584                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4167912                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022213                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 747706     17.94%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      9      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   24      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1200      0.03%     17.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           133838      3.21%     21.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               476596     11.43%     32.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               51352      1.23%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2541162     60.97%     94.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                29235      0.70%     95.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           172758      4.14%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           14024      0.34%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             172146915                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1044620962                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    156532572                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        250710052                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 192240586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                187631502                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8180059                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69221547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           830617                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1788424                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     38953528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    693753386                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.270459                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.767621                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          581055156     83.76%     83.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71484443     10.30%     94.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           24273120      3.50%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7190949      1.04%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5517207      0.80%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2001605      0.29%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1794107      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             307915      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             128884      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      693753386                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.267497                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14788560                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1128806                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            51000604                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7426118                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10944956                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5558631                       # number of misc regfile writes
system.cpu0.numCycles                       701434384                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8755339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              268338454                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96887639                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7038075                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39337778                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              65361030                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2383644                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            283859121                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             208216398                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          155613772                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84757850                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6586604                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3576098                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             78242896                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58726200                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16487908                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       267371213                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     219500310                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1749774                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 34862289                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1752640                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   876303811                       # The number of ROB reads
system.cpu0.rob.rob_writes                  413504204                       # The number of ROB writes
system.cpu0.timesIdled                          96783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2441                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.498513                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               33673006                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            33842723                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4865385                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56311416                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             59069                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          90042                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30973                       # Number of indirect misses.
system.cpu1.branchPred.lookups               57558227                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6285                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        743808                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3296084                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25859661                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7350676                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6486173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       69325854                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           127627409                       # Number of instructions committed
system.cpu1.commit.committedOps             130496085                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    678058228                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.192456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.952500                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    627518972     92.55%     92.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27046391      3.99%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9194243      1.36%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3503706      0.52%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2127129      0.31%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       850845      0.13%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       281921      0.04%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       184345      0.03%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7350676      1.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    678058228                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10771089                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               68914                       # Number of function calls committed.
system.cpu1.commit.int_insts                122011944                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33242413                       # Number of loads committed
system.cpu1.commit.membars                    4672714                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4672714      3.58%      3.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        81658444     62.58%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            626      0.00%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1041486      0.80%     66.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607120      0.47%     67.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1747580      1.34%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       706062      0.54%     69.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1313166      1.01%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.31% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31123032     23.85%     94.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2269988      1.74%     95.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2863189      2.19%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2492375      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        130496085                       # Class of committed instruction
system.cpu1.commit.refs                      38748584                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  127627409                       # Number of Instructions Simulated
system.cpu1.committedOps                    130496085                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.432056                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.432056                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            565568755                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1572251                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26309949                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             216306343                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30949104                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 82698880                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3311224                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3473403                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6533752                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   57558227                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27298866                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    653170823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               716915                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     265862084                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9761050                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.083023                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31010207                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          33732075                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.383485                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         689061715                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.397132                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.913675                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               517632978     75.12%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               120903358     17.55%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24120554      3.50%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14215958      2.06%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7277741      1.06%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  291093      0.04%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2115289      0.31%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1440010      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1064734      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           689061715                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11420583                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8755938                       # number of floating regfile writes
system.cpu1.idleCycles                        4217508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3665734                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33021410                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.265909                       # Inst execution rate
system.cpu1.iew.exec_refs                    64580486                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5907624                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              110720477                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51010636                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2403577                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2018292                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7122029                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          199114977                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             58672862                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2431824                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            184349190                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                862196                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            101600796                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3311224                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            102941453                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2847813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            5657                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13327                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17768223                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1615858                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13327                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       961303                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2704431                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                137682223                       # num instructions consuming a value
system.cpu1.iew.wb_count                    168166945                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823683                       # average fanout of values written-back
system.cpu1.iew.wb_producers                113406458                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242567                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     168451858                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               233396398                       # number of integer regfile reads
system.cpu1.int_regfile_writes              117990942                       # number of integer regfile writes
system.cpu1.ipc                              0.184092                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184092                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4674768      2.50%      2.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            110166892     58.98%     61.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 645      0.00%     61.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1106294      0.59%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645728      0.35%     62.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2225328      1.19%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         706205      0.38%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1313481      0.70%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            785104      0.42%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            55617499     29.78%     94.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2294866      1.23%     96.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4319289      2.31%     98.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2924723      1.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             186781014                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               14825834                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           29002207                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12273490                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          18764479                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4115385                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022033                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 738226     17.94%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   21      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    3      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1130      0.03%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           122995      2.99%     20.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               440423     10.70%     31.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               50509      1.23%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2564584     62.32%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                12893      0.31%     95.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           170590      4.15%     99.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           14011      0.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             171395797                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1038563901                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    155893455                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        248982568                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 191067129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                186781014                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8047848                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       68618892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           826980                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1561675                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     38638840                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    689061715                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.271066                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.773774                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          578237234     83.92%     83.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           69478573     10.08%     94.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23822107      3.46%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7509752      1.09%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5731117      0.83%     99.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2054476      0.30%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1793121      0.26%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             309283      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             126052      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      689061715                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.269417                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15661465                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1209379                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51010636                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7122029                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10658898                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5415525                       # number of misc regfile writes
system.cpu1.numCycles                       693279223                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16831636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              269739459                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             96310041                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6930267                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36959979                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              65274585                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2334786                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            281939090                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             206829240                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          154564069                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81718198                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6171426                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3311224                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             77935538                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                58254028                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         16263854                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       265675236                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     219397317                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1656944                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 36752068                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1660775                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   870512825                       # The number of ROB reads
system.cpu1.rob.rob_writes                  410653029                       # The number of ROB writes
system.cpu1.timesIdled                          51667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23339077                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                83854                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23727412                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                552754                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     32309557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      64296920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1044574                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       352268                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15045378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12218787                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30074377                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12571055                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           30713316                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3079850                       # Transaction distribution
system.membus.trans_dist::WritebackClean           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28910217                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10563                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9163                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1573417                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1573302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      30713321                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     96583538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               96583538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2263455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2263455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14653                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          32306824                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                32306824    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            32306824                       # Request fanout histogram
system.membus.respLayer1.occupancy       165427031250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             46.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         82781548867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   355094860000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   355094860000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1234                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          617                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7095588.330632                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   51723008.543888                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          617    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    741456500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            617                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   350716882000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4377978000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27485046                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27485046                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27485046                       # number of overall hits
system.cpu0.icache.overall_hits::total       27485046                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99256                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99256                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99256                       # number of overall misses
system.cpu0.icache.overall_misses::total        99256                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6689719995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6689719995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6689719995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6689719995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27584302                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27584302                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27584302                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27584302                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003598                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003598                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003598                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003598                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67398.645875                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67398.645875                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67398.645875                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67398.645875                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6202                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              157                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.503185                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        91593                       # number of writebacks
system.cpu0.icache.writebacks::total            91593                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7649                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7649                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7649                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7649                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        91607                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        91607                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        91607                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        91607                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6176718997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6176718997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6176718997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6176718997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003321                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003321                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003321                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003321                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67426.277435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67426.277435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67426.277435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67426.277435                       # average overall mshr miss latency
system.cpu0.icache.replacements                 91593                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27485046                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27485046                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99256                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99256                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6689719995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6689719995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27584302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27584302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003598                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003598                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67398.645875                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67398.645875                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7649                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7649                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        91607                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        91607                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6176718997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6176718997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003321                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003321                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67426.277435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67426.277435                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999945                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27576927                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            91638                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           300.933314                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999945                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55260210                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55260210                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33919567                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33919567                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33919567                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33919567                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13563863                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13563863                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13563863                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13563863                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1169488990811                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1169488990811                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1169488990811                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1169488990811                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47483430                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47483430                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47483430                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47483430                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.285655                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.285655                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.285655                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.285655                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86220.938004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86220.938004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86220.938004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86220.938004                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    194116499                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14436                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3151746                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            175                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.590147                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.491429                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7451017                       # number of writebacks
system.cpu0.dcache.writebacks::total          7451017                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6658759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6658759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6658759                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6658759                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6905104                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6905104                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6905104                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6905104                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 664389493984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 664389493984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 664389493984                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 664389493984                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145421                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145421                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145421                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145421                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96217.159652                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96217.159652                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96217.159652                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96217.159652                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7451017                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32323725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32323725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11253283                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11253283                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1004622147000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1004622147000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43577008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43577008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.258239                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.258239                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89273.694352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89273.694352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4887802                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4887802                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6365481                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6365481                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 615340669000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 615340669000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146074                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146074                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96668.369445                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96668.369445                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1595842                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1595842                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2310580                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2310580                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 164866843811                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 164866843811                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3906422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3906422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.591482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.591482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71353.012582                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71353.012582                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1770957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1770957                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       539623                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       539623                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49048824984                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49048824984                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.138137                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.138137                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90894.615285                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90894.615285                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1052816                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1052816                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2524                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2524                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     85079000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     85079000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1055340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1055340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002392                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002392                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33708.003170                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33708.003170                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          687                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          687                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1837                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1837                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     44893500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     44893500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001741                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001741                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24438.486663                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24438.486663                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1048501                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1048501                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5091                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5091                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     60472500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60472500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1053592                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1053592                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.004832                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004832                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11878.314673                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11878.314673                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5069                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5069                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     55445500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     55445500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.004811                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004811                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10938.153482                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10938.153482                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1163000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1163000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1121000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1121000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       161329                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         161329                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       569555                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       569555                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  49844498100                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  49844498100                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       730884                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       730884                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.779269                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.779269                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87514.810861                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87514.810861                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       569548                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       569548                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  49274936100                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  49274936100                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.779259                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.779259                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86515.861876                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86515.861876                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.930466                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43665923                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7471082                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.844659                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.930466                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108117542                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108117542                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               33045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1399229                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1405178                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2855899                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              33045                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1399229                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18447                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1405178                       # number of overall hits
system.l2.overall_hits::total                 2855899                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             58547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6046728                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             33291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6001475                       # number of demand (read+write) misses
system.l2.demand_misses::total               12140041                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            58547                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6046728                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            33291                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6001475                       # number of overall misses
system.l2.overall_misses::total              12140041                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5669522453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 683437166980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3377723459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 679550574507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1372034987399                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5669522453                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 683437166980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3377723459                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 679550574507                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1372034987399                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           91592                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7445957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7406653                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14995940                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          91592                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7445957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7406653                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14995940                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.639215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.812082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.643454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.810282                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.809555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.639215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.812082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.643454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.810282                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.809555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 96837.112969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113025.948410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101460.558680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113230.593230                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113017.327322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 96837.112969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113025.948410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101460.558680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113230.593230                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113017.327322                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2287150                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     69001                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.146621                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  20562903                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3079838                       # number of writebacks
system.l2.writebacks::total                   3079838                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            980                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         495639                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            641                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         481180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              978440                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           980                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        495639                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           641                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        481180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             978440                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5551089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        32650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5520295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11161601                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5551089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        32650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5520295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     21529459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32691060                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5032604461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 593240834019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3007220963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 590777298543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1192057957986                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5032604461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 593240834019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3007220963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 590777298543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1958350096311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3150408054297                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.628516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.745517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.631064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.745316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.744308                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.628516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.745517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.631064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.745316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.179994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 87421.690569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106869.270880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92104.776815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107019.153604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106799.907826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 87421.690569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106869.270880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92104.776815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107019.153604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90961.416927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96369.100736                       # average overall mshr miss latency
system.l2.replacements                       43920138                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3517241                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3517241                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           13                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             13                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3517254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3517254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           13                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           13                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10483682                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10483682                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           29                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             29                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10483711                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10483711                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           29                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           29                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     21529459                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       21529459                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1958350096311                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1958350096311                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90961.416927                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90961.416927                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             423                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             431                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  854                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1448                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2618                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5623000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      7284000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12907000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1593                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1879                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3472                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.734463                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.770623                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.754032                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4805.982906                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5030.386740                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4930.099312                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           38                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           36                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              74                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1412                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2544                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     24936998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     31374497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     56311495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.710609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.751464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.732719                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22029.150177                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22219.898725                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22135.021619                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           324                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           357                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                681                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1259                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1209                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2468                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7884000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      6367500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     14251500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1583                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1566                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.795325                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.772031                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.783741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6262.112788                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5266.749380                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5774.513776                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            56                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1231                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1181                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2412                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     25651500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     24556500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     50208000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.777637                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.754151                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.765957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20837.936637                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20792.972058                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20815.920398                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           162072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           165205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                327277                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         931594                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         910882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1842476                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  94515635831                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  92796873336                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  187312509167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1093666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1076087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2169753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.851809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.846476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.849164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101455.822849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101875.844880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101663.473048                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       144620                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       129564                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           274184                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       786974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       781318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1568292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  74786474336                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74334086342                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 149120560678                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.719574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.726073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.722797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95030.425829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95139.349589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95084.691293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         33045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              51492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        58547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        33291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5669522453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3377723459                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9047245912                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        91592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.639215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.643454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.640745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 96837.112969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101460.558680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98513.098195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          980                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          641                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1621                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        32650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5032604461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3007220963                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8039825424                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.628516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.631064                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.629436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 87421.690569                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92104.776815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89116.523759                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1237157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1239973                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2477130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5115134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5090593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10205727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 588921531149                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 586753701171                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1175675232320                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6352291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6330566                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12682857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.805242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.804129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.804687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115133.158027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115262.347858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115197.597616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       351019                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       351616                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       702635                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4764115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      4738977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9503092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 518454359683                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 516443212201                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1034897571884                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.749984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.748587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.749286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108824.904454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108977.784066                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108901.142058                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           79                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               103                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          410                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             557                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      9128000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7101000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16229000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          489                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           660                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.838446                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.859649                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.843939                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22263.414634                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 48306.122449                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29136.445242                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          143                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          225                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          267                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           65                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          332                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5458986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1464986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6923972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.546012                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.380117                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.503030                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20445.640449                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22538.246154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20855.337349                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999980                       # Cycle average of tags in use
system.l2.tags.total_refs                    49145957                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  43920502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.118975                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.981380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.073643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.254761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.047870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.384285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.258041                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.343459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.115379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.425907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 275955854                       # Number of tag accesses
system.l2.tags.data_accesses                275955854                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3684736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     356892352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2089600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     354918208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1348758720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2066343616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3684736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2089600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5774336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    197110400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       197110400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5576443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          32650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5545597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     21074355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            32286619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3079850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3079850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10376765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1005062005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5884625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        999502522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3798305388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5819131305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10376765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5884625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16261390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      555092236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            555092236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      555092236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10376765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1005062005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5884625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       999502522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3798305388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6374223541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2984838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5479466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     32650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5451479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  21011533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000864261750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184259                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184259                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            44242619                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2817640                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    32286623                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3079879                       # Number of write requests accepted
system.mem_ctrls.readBursts                  32286623                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3079879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 253921                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 95041                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1616951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1623850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1503688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1536113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1589809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1778605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1305119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1184098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1042538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1491327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1732358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3732562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4356317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3173772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2384581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1981014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            162081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            162860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            163757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            167258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            145045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            142130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            137595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            223776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           253054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           255393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           258116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           206460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           184947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           175665                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1416419533021                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               160163510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2017032695521                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44217.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62967.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 25461340                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2042806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              32286623                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3079879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1750113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2104485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2559668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2341333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2467222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2461015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2293609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2305195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2233653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2172760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2483674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3013185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1783571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 821139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 560177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 336372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 204811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 104864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  29762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  74622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 118285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 142119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 155473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 165947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 174454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 180916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 187881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 200191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 212833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 197744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 193329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 191936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 191921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7513394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    298.283399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.450290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.524860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       739753      9.85%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4148747     55.22%     65.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       697950      9.29%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       785173     10.45%     84.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       314582      4.19%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       135028      1.80%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       138805      1.85%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        93192      1.24%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       460164      6.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7513394                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     173.845853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    113.854449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    222.669017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        179277     97.30%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3484      1.89%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          690      0.37%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          341      0.19%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          197      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          100      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           70      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           29      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           18      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.199160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.721660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           168687     91.55%     91.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2634      1.43%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7471      4.05%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3638      1.97%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1214      0.66%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              413      0.22%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              137      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               59      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184259                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2050092928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16250944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191029824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2066343872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            197112256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5773.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       537.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5819.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    555.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    45.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  355094862500                       # Total gap between requests
system.mem_ctrls.avgGap                      10040.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3684736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    350685824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2089600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    348894656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1344738112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191029824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10376765.239575700834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 987583498.110899090767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5884624.745061079971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 982539302.314880013466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3786982757.227181434631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 537968429.055830359459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5576443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        32650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5545597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     21074358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3079879                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2629617317                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 361270705791                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1636862588                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 360069195962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1291426313863                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9009405676241                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45672.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64785.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50133.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64928.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61279.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2925246.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          29788758300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15833100525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        142046508660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8847931320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28030657200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     159511820430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2030682720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       386089459155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1087.285406                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3946995850                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11857300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 339290564150                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23856896280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12680229705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         86666976480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6732938700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28030657200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     156982573680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4160574720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       319110846765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        898.663661                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9472617971                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11857300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 333764942029                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1544                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          773                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10938725.097025                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47115423.091095                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          773    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    705925000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            773                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   346639225500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8455634500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27242333                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27242333                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27242333                       # number of overall hits
system.cpu1.icache.overall_hits::total       27242333                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        56532                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         56532                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        56532                       # number of overall misses
system.cpu1.icache.overall_misses::total        56532                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   4008959499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4008959499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   4008959499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4008959499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27298865                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27298865                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27298865                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27298865                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002071                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002071                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002071                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002071                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70914.871206                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70914.871206                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70914.871206                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70914.871206                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2931                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.608108                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51738                       # number of writebacks
system.cpu1.icache.writebacks::total            51738                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4794                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4794                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4794                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4794                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51738                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51738                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51738                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51738                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3663564999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3663564999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3663564999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3663564999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001895                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001895                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70809.946248                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70809.946248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70809.946248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70809.946248                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51738                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27242333                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27242333                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        56532                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        56532                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   4008959499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4008959499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27298865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27298865                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002071                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002071                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70914.871206                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70914.871206                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4794                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4794                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51738                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51738                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3663564999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3663564999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001895                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001895                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70809.946248                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70809.946248                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27485047                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51770                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           530.906838                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         54649468                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        54649468                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33990803                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33990803                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33990803                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33990803                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13404920                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13404920                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13404920                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13404920                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1158427233154                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1158427233154                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1158427233154                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1158427233154                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47395723                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47395723                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47395723                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47395723                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.282830                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.282830                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.282830                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.282830                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86418.063901                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86418.063901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86418.063901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86418.063901                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    193307869                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        13824                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3135467                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            152                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.652018                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.947368                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7408863                       # number of writebacks
system.cpu1.dcache.writebacks::total          7408863                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6545418                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6545418                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6545418                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6545418                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6859502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6859502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6859502                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6859502                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 660450302841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 660450302841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 660450302841                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 660450302841                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.144728                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.144728                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.144728                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.144728                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96282.543957                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96282.543957                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96282.543957                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96282.543957                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7408861                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32461970                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32461970                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11238987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11238987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1002992117500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1002992117500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43700957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43700957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.257179                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.257179                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89242.217070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89242.217070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4896398                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4896398                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6342589                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6342589                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 613154728500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 613154728500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.145136                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.145136                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96672.625090                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96672.625090                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1528833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1528833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2165933                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2165933                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 155435115654                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 155435115654                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3694766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3694766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.586217                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.586217                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71763.584402                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71763.584402                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1649020                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1649020                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516913                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516913                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47295574341                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47295574341                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139904                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139904                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91496.198279                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91496.198279                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1066913                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1066913                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2272                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2272                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     73314000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     73314000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1069185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1069185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002125                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002125                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32268.485915                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32268.485915                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          224                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          224                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2048                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2048                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     60625500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     60625500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001915                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001915                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 29602.294922                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29602.294922                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1062612                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1062612                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4891                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4891                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     58154500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     58154500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1067503                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1067503                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 11890.104273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11890.104273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4875                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4875                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     53321500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     53321500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004567                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004567                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 10937.743590                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10937.743590                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1172500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1172500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       169634                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         169634                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       574174                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       574174                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  49889791330                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  49889791330                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       743808                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       743808                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.771938                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.771938                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86889.673392                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86889.673392                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       574171                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       574171                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  49315617330                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  49315617330                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.771934                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.771934                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85890.122159                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85890.122159                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.866818                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43740186                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7430189                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.886820                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.866818                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        107982601                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       107982601                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 355094860000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12855315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6597092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11485931                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        40840311                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         35011371                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11299                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9860                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21159                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           84                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           84                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2188499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2188500                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143345                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12711972                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          660                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          660                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       274791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22382283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       155214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22259868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              45072156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11723776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    953406528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6622464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    948193216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1919945984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        78994050                       # Total snoops (count)
system.tol2bus.snoopTraffic                 200181120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93998889                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.148954                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.366425                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               80349845     85.48%     85.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13296672     14.15%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 352301      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     71      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93998889                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30043101538                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11223415472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         137824167                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11162320649                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77963783                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            48025                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
