# SystemVerilog Modules & Testbenches 🧠⚙️

This repository contains a collection of digital design modules implemented in **SystemVerilog**, along with their corresponding **testbenches** for simulation and verification.

---

## 📁 Repository Structure

Each design is accompanied by a testbench file to verify its functionality.

