// Seed: 2863913142
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
    , id_55,
    input id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output id_11,
    output logic id_12,
    input logic id_13,
    output id_14,
    input logic id_15,
    input id_16,
    input id_17,
    input id_18,
    output id_19,
    output id_20,
    input logic id_21,
    input id_22,
    input id_23,
    input logic id_24,
    input logic id_25,
    output logic id_26,
    input id_27,
    input id_28,
    input id_29,
    input logic id_30,
    output logic id_31,
    input id_32,
    input logic id_33,
    input id_34,
    output logic id_35,
    input id_36,
    input id_37,
    output id_38,
    input id_39,
    output logic id_40,
    input logic id_41,
    input id_42,
    input logic id_43,
    input id_44,
    input id_45,
    output logic id_46,
    input logic id_47,
    input logic id_48,
    input id_49,
    output id_50,
    input id_51
    , id_56,
    input id_52,
    input logic id_53,
    output id_54
);
  logic id_57, id_58, id_59, id_60;
  assign id_40 = 1'b0;
  type_88 id_61 (
      .id_0(id_11 - id_38),
      .id_1(1),
      .id_2(id_1),
      .id_3(id_25),
      .id_4(id_59)
  );
  assign id_11 = id_1;
  type_89(
      1'b0, 1, id_54
  );
  logic id_62;
  logic id_63;
  logic id_64;
  logic id_65;
  assign id_63 = id_45;
endmodule
