#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun  8 20:02:43 2025
# Process ID: 5828
# Current directory: C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1
# Command line: vivado.exe -log XADCdemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl
# Log file: C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/XADCdemo.vds
# Journal file: C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1\vivado.jou
# Running On: enzo, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 4, Host memory: 17105 MB
#-----------------------------------------------------------
source XADCdemo.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 567.680 ; gain = 182.680
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/enzof/OneDrive/Desktop/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/viviadoo/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/utils_1/imports/synth_1/XADCdemo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/utils_1/imports/synth_1/XADCdemo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top XADCdemo -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5744
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1413.242 ; gain = 439.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/.Xil/Vivado-5828-enzo/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/.Xil/Vivado-5828-enzo/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:58]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 16 connections declared, but only 15 given [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:58]
INFO: [Synth 8-6157] synthesizing module 'divisor_4khz' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/new/divisor_4khz.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divisor_4khz' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/new/divisor_4khz.v:1]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/.Xil/Vivado-5828-enzo/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/.Xil/Vivado-5828-enzo/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pulse_extender_led' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/new/pulse_extender_led.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pulse_extender_led' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/new/pulse_extender_led.v:3]
WARNING: [Synth 8-7071] port 'rst' of module 'pulse_extender_led' is unconnected for instance 'delay_led_reset' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:124]
WARNING: [Synth 8-7023] instance 'delay_led_reset' of module 'pulse_extender_led' has 4 connections declared, but only 3 given [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:152]
INFO: [Synth 8-6157] synthesizing module 'bin2dec' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bin2dec' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:185]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (0#1) [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:12]
WARNING: [Synth 8-7129] Port rst in module counter3bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port vauxp6 in module XADCdemo is either unconnected or has no load
WARNING: [Synth 8-7129] Port vauxn6 in module XADCdemo is either unconnected or has no load
WARNING: [Synth 8-7129] Port vauxp7 in module XADCdemo is either unconnected or has no load
WARNING: [Synth 8-7129] Port vauxn7 in module XADCdemo is either unconnected or has no load
WARNING: [Synth 8-7129] Port vauxp14 in module XADCdemo is either unconnected or has no load
WARNING: [Synth 8-7129] Port vauxn14 in module XADCdemo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.871 ; gain = 549.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.871 ; gain = 549.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.871 ; gain = 549.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1522.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'counter'
Finished Parsing XDC File [c:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.gen/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'counter'
Parsing XDC File [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1593.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1593.785 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for XLXI_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for counter. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sseg_data_reg' and it is trimmed from '16' to '12' bits. [C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:168]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |xadc_wiz_0         |         1|
|2     |c_counter_binary_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |c_counter_binary |     1|
|2     |xadc_wiz         |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |    25|
|5     |LUT1             |     6|
|6     |LUT2             |    26|
|7     |LUT3             |    46|
|8     |LUT4             |    21|
|9     |LUT5             |    43|
|10    |LUT6             |    24|
|11    |FDCE             |     1|
|12    |FDRE             |   175|
|13    |IBUF             |     6|
|14    |OBUF             |    47|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1593.785 ; gain = 620.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1593.785 ; gain = 549.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1593.785 ; gain = 620.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1593.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1593.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8677cad6
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 1593.785 ; gain = 1012.039
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1593.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/enzof/OneDrive/Desktop/Basys-3-XADC-2018.2-3-20250607T134110Z-1-001/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 20:04:01 2025...
