Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 28 14:08:31 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simple_PCB_test_wrapper_control_sets_placed.rpt
| Design       : simple_PCB_test_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           16 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |               7 |            4 |
| Yes          | No                    | No                     |              40 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             117 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                         Enable Signal                        |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  sysclk_IBUF_BUFG |                                                              | simple_PCB_test_i/TC_distributor_0/U0/cmd0_i_1_n_0           |                1 |              2 |         2.00 |
|  sysclk_IBUF_BUFG |                                                              | simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0      |                3 |              5 |         1.67 |
|  sysclk_IBUF_BUFG |                                                              | simple_PCB_test_i/SRAM_controller_0/U0/o_BF_drive_i_2_n_0    |                4 |              7 |         1.75 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/SRAM_controller_0/U0/wait_count0           | simple_PCB_test_i/SRAM_controller_0/U0/wait_count[6]_i_1_n_0 |                3 |              7 |         2.33 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_Clk_Count[9]_i_2_n_0 | simple_PCB_test_i/UART_RX_100MHZ_0/U0/r_Clk_Count[9]_i_1_n_0 |                2 |              7 |         3.50 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/TC_distributor_0/U0/led0_i_1_n_0           | simple_PCB_test_i/TC_distributor_0/U0/TC_i[7]_i_1_n_0        |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1_n_0 | simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0      |                7 |              8 |         1.14 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/UART_TX_100MHZ_0/U0/r_TX_Data_1            |                                                              |                3 |              8 |         2.67 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/UART_TX_100MHZ_0/U0/r_Clk_Count_0          | simple_PCB_test_i/UART_TX_100MHZ_0/U0/r_Clk_Count0           |                3 |             10 |         3.33 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/SRAM_controller_0/U0/BF_packet0            |                                                              |                4 |             16 |         4.00 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/SRAM_controller_0/U0/data_buf0             |                                                              |                3 |             16 |         5.33 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/TM_packet_sender_0/U0/i_BF_data_i          | simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0      |                8 |             18 |         2.25 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/TC_distributor_0/U0/wait_cnt[0]_i_2_n_0    | simple_PCB_test_i/TC_distributor_0/U0/wait_cnt[0]_i_1_n_0    |                7 |             27 |         3.86 |
|  sysclk_IBUF_BUFG | simple_PCB_test_i/TM_packet_sender_0/U0/bit_cnt              | simple_PCB_test_i/TM_packet_sender_0/U0/o_TX_DV_i_1_n_0      |                6 |             32 |         5.33 |
|  sysclk_IBUF_BUFG |                                                              |                                                              |               16 |             40 |         2.50 |
+-------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


