Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Sep 19 02:04:41 2022
| Host         : LAPTOP-F415E9JE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           16          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.318        0.000                      0                 3009        0.080        0.000                      0                 3009       -0.876       -1.751                       2                  1447  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.318        0.000                      0                 3009        0.080        0.000                      0                 3009        2.725        0.000                       0                  1435  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.842        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.388ns (23.494%)  route 4.520ns (76.506%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 4.752 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.713     1.988    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X46Y305        LUT5 (Prop_lut5_I1_O)        0.125     2.113 r  u_lane_original/gearbox32to66_cmp/data66_t[47]_i_4/O
                         net (fo=3, routed)           0.524     2.637    u_lane_original/gearbox32to66_cmp/data66_t[47]_i_4_n_0
    SLICE_X44Y303        LUT6 (Prop_lut6_I3_O)        0.043     2.680 r  u_lane_original/gearbox32to66_cmp/data66_t[15]_i_3/O
                         net (fo=4, routed)           0.522     3.203    u_lane_original/gearbox32to66_cmp/data66_t[15]_i_3_n_0
    SLICE_X40Y303        LUT6 (Prop_lut6_I1_O)        0.043     3.246 r  u_lane_original/gearbox32to66_cmp/data66_t[11]_i_2/O
                         net (fo=4, routed)           0.555     3.801    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[8]
    SLICE_X34Y302        LUT6 (Prop_lut6_I1_O)        0.043     3.844 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[11]_i_1/O
                         net (fo=1, routed)           0.000     3.844    u_lane_original/gearbox32to66_cmp/u_aligner_n_55
    SLICE_X34Y302        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.377     4.752    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X34Y302        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[11]/C
                         clock pessimism             -0.593     4.158    
                         clock uncertainty           -0.060     4.098    
    SLICE_X34Y302        FDCE (Setup_fdce_C_D)        0.064     4.162    u_lane_original/gearbox32to66_cmp/data66_t_reg[11]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.468ns (8.474%)  route 5.055ns (91.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 4.566 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.716ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.503    -2.089    u_lane_original/xapp1017_serdes_1280.serdes_cmp/CLK
    ILOGIC_X0Y164        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y164        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468    -1.621 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/Q2
                         net (fo=1, routed)           5.055     3.434    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/D[6]
    SLICE_X50Y264        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.191     4.566    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X50Y264        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[6]/C
                         clock pessimism             -0.716     3.849    
                         clock uncertainty           -0.060     3.789    
    SLICE_X50Y264        FDRE (Setup_fdre_C_D)        0.000     3.789    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[6]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.388ns (23.865%)  route 4.428ns (76.135%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 4.752 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.808     2.083    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X44Y304        LUT5 (Prop_lut5_I1_O)        0.125     2.208 r  u_lane_original/gearbox32to66_cmp/data66_t[61]_i_4/O
                         net (fo=4, routed)           0.490     2.698    u_lane_original/gearbox32to66_cmp/data66_t[61]_i_4_n_0
    SLICE_X44Y301        LUT6 (Prop_lut6_I0_O)        0.043     2.741 r  u_lane_original/gearbox32to66_cmp/data66_t[13]_i_3/O
                         net (fo=4, routed)           0.464     3.205    u_lane_original/gearbox32to66_cmp/data66_t[13]_i_3_n_0
    SLICE_X43Y302        LUT6 (Prop_lut6_I1_O)        0.043     3.248 r  u_lane_original/gearbox32to66_cmp/data66_t[9]_i_2/O
                         net (fo=4, routed)           0.461     3.709    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[6]
    SLICE_X39Y301        LUT6 (Prop_lut6_I3_O)        0.043     3.752 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[6]_i_1/O
                         net (fo=1, routed)           0.000     3.752    u_lane_original/gearbox32to66_cmp/u_aligner_n_60
    SLICE_X39Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.377     4.752    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X39Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[6]/C
                         clock pessimism             -0.593     4.158    
                         clock uncertainty           -0.060     4.098    
    SLICE_X39Y301        FDCE (Setup_fdce_C_D)        0.033     4.131    u_lane_original/gearbox32to66_cmp/data66_t_reg[6]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.493ns (25.675%)  route 4.322ns (74.325%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.753 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.647     1.922    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X43Y306        LUT5 (Prop_lut5_I3_O)        0.136     2.058 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_48/O
                         net (fo=1, routed)           0.446     2.504    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_48_n_0
    SLICE_X40Y305        LUT6 (Prop_lut6_I0_O)        0.137     2.641 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_11/O
                         net (fo=4, routed)           0.515     3.155    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_11_n_0
    SLICE_X35Y304        LUT6 (Prop_lut6_I3_O)        0.043     3.198 r  u_lane_original/gearbox32to66_cmp/data66_t[59]_i_2/O
                         net (fo=4, routed)           0.510     3.708    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[56]
    SLICE_X33Y304        LUT6 (Prop_lut6_I1_O)        0.043     3.751 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[59]_i_1/O
                         net (fo=1, routed)           0.000     3.751    u_lane_original/gearbox32to66_cmp/u_aligner_n_7
    SLICE_X33Y304        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.378     4.753    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X33Y304        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[59]/C
                         clock pessimism             -0.593     4.159    
                         clock uncertainty           -0.060     4.099    
    SLICE_X33Y304        FDCE (Setup_fdce_C_D)        0.034     4.133    u_lane_original/gearbox32to66_cmp/data66_t_reg[59]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.483ns (25.384%)  route 4.359ns (74.616%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 4.752 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.639     1.914    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X32Y306        LUT5 (Prop_lut5_I3_O)        0.129     2.043 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_103/O
                         net (fo=3, routed)           0.363     2.407    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_103_n_0
    SLICE_X33Y305        LUT6 (Prop_lut6_I3_O)        0.134     2.541 r  u_lane_original/gearbox32to66_cmp/data66_t[62]_i_3/O
                         net (fo=4, routed)           0.580     3.121    u_lane_original/gearbox32to66_cmp/data66_t[62]_i_3_n_0
    SLICE_X38Y304        LUT6 (Prop_lut6_I0_O)        0.043     3.164 r  u_lane_original/gearbox32to66_cmp/data66_t[50]_i_2/O
                         net (fo=4, routed)           0.572     3.735    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[47]
    SLICE_X36Y300        LUT6 (Prop_lut6_I0_O)        0.043     3.778 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[48]_i_1/O
                         net (fo=1, routed)           0.000     3.778    u_lane_original/gearbox32to66_cmp/u_aligner_n_18
    SLICE_X36Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.377     4.752    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X36Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[48]/C
                         clock pessimism             -0.593     4.158    
                         clock uncertainty           -0.060     4.098    
    SLICE_X36Y300        FDCE (Setup_fdce_C_D)        0.066     4.164    u_lane_original/gearbox32to66_cmp/data66_t_reg[48]
  -------------------------------------------------------------------
                         required time                          4.164    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.487ns (25.639%)  route 4.313ns (74.361%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 4.752 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.663     1.938    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X34Y306        LUT5 (Prop_lut5_I3_O)        0.133     2.071 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_85/O
                         net (fo=4, routed)           0.533     2.604    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_85_n_0
    SLICE_X33Y303        LUT6 (Prop_lut6_I1_O)        0.134     2.738 r  u_lane_original/gearbox32to66_cmp/data66_t[60]_i_3/O
                         net (fo=4, routed)           0.477     3.215    u_lane_original/gearbox32to66_cmp/data66_t[60]_i_3_n_0
    SLICE_X33Y303        LUT6 (Prop_lut6_I1_O)        0.043     3.258 r  u_lane_original/gearbox32to66_cmp/data66_t[56]_i_2/O
                         net (fo=4, routed)           0.434     3.693    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[53]
    SLICE_X35Y301        LUT6 (Prop_lut6_I5_O)        0.043     3.736 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[55]_i_1/O
                         net (fo=1, routed)           0.000     3.736    u_lane_original/gearbox32to66_cmp/u_aligner_n_11
    SLICE_X35Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.377     4.752    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X35Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[55]/C
                         clock pessimism             -0.593     4.158    
                         clock uncertainty           -0.060     4.098    
    SLICE_X35Y301        FDCE (Setup_fdce_C_D)        0.034     4.132    u_lane_original/gearbox32to66_cmp/data66_t_reg[55]
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.388ns (23.932%)  route 4.412ns (76.068%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 4.753 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.713     1.988    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X46Y305        LUT5 (Prop_lut5_I1_O)        0.125     2.113 r  u_lane_original/gearbox32to66_cmp/data66_t[47]_i_4/O
                         net (fo=3, routed)           0.524     2.637    u_lane_original/gearbox32to66_cmp/data66_t[47]_i_4_n_0
    SLICE_X44Y303        LUT6 (Prop_lut6_I3_O)        0.043     2.680 r  u_lane_original/gearbox32to66_cmp/data66_t[15]_i_3/O
                         net (fo=4, routed)           0.522     3.203    u_lane_original/gearbox32to66_cmp/data66_t[15]_i_3_n_0
    SLICE_X40Y303        LUT6 (Prop_lut6_I1_O)        0.043     3.246 r  u_lane_original/gearbox32to66_cmp/data66_t[11]_i_2/O
                         net (fo=4, routed)           0.447     3.693    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[8]
    SLICE_X33Y303        LUT6 (Prop_lut6_I5_O)        0.043     3.736 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[10]_i_1/O
                         net (fo=1, routed)           0.000     3.736    u_lane_original/gearbox32to66_cmp/u_aligner_n_56
    SLICE_X33Y303        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.378     4.753    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X33Y303        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[10]/C
                         clock pessimism             -0.593     4.159    
                         clock uncertainty           -0.060     4.099    
    SLICE_X33Y303        FDCE (Setup_fdce_C_D)        0.034     4.133    u_lane_original/gearbox32to66_cmp/data66_t_reg[10]
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 1.487ns (25.534%)  route 4.337ns (74.466%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.751 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.663     1.938    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X34Y306        LUT5 (Prop_lut5_I3_O)        0.133     2.071 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_85/O
                         net (fo=4, routed)           0.515     2.587    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_85_n_0
    SLICE_X33Y303        LUT6 (Prop_lut6_I3_O)        0.134     2.721 r  u_lane_original/gearbox32to66_cmp/data66_t[44]_i_3/O
                         net (fo=4, routed)           0.397     3.118    u_lane_original/gearbox32to66_cmp/data66_t[44]_i_3_n_0
    SLICE_X36Y304        LUT6 (Prop_lut6_I5_O)        0.043     3.161 r  u_lane_original/gearbox32to66_cmp/data66_t[44]_i_2/O
                         net (fo=4, routed)           0.556     3.717    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[41]
    SLICE_X40Y302        LUT6 (Prop_lut6_I1_O)        0.043     3.760 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[44]_i_1/O
                         net (fo=1, routed)           0.000     3.760    u_lane_original/gearbox32to66_cmp/u_aligner_n_22
    SLICE_X40Y302        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.376     4.751    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X40Y302        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[44]/C
                         clock pessimism             -0.593     4.157    
                         clock uncertainty           -0.060     4.097    
    SLICE_X40Y302        FDCE (Setup_fdce_C_D)        0.066     4.163    u_lane_original/gearbox32to66_cmp/data66_t_reg[44]
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.487ns (25.536%)  route 4.336ns (74.464%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 4.752 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.663     1.938    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X34Y306        LUT5 (Prop_lut5_I3_O)        0.133     2.071 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_85/O
                         net (fo=4, routed)           0.515     2.587    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_85_n_0
    SLICE_X33Y303        LUT6 (Prop_lut6_I3_O)        0.134     2.721 r  u_lane_original/gearbox32to66_cmp/data66_t[44]_i_3/O
                         net (fo=4, routed)           0.456     3.177    u_lane_original/gearbox32to66_cmp/data66_t[44]_i_3_n_0
    SLICE_X36Y303        LUT6 (Prop_lut6_I1_O)        0.043     3.220 r  u_lane_original/gearbox32to66_cmp/data66_t[40]_i_2/O
                         net (fo=4, routed)           0.496     3.716    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[37]
    SLICE_X36Y301        LUT6 (Prop_lut6_I1_O)        0.043     3.759 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[40]_i_1/O
                         net (fo=1, routed)           0.000     3.759    u_lane_original/gearbox32to66_cmp/u_aligner_n_26
    SLICE_X36Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.377     4.752    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X36Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[40]/C
                         clock pessimism             -0.593     4.158    
                         clock uncertainty           -0.060     4.098    
    SLICE_X36Y301        FDCE (Setup_fdce_C_D)        0.066     4.164    u_lane_original/gearbox32to66_cmp/data66_t_reg[40]
  -------------------------------------------------------------------
                         required time                          4.164    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.490ns (25.736%)  route 4.300ns (74.264%))
  Logic Levels:           10  (CARRY4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 4.752 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.528    -2.064    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/CLK
    SLICE_X46Y324        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y324        FDRE (Prop_fdre_C_Q)         0.236    -1.828 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=4, routed)           0.472    -1.356    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_sync_temp[0]
    SLICE_X47Y324        LUT5 (Prop_lut5_I0_O)        0.124    -1.232 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/pre_win_i_2/O
                         net (fo=8, routed)           0.410    -0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/is_synced_reg_1
    SLICE_X46Y323        MUXF7 (Prop_muxf7_S_O)       0.154    -0.667 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/data66_t_reg[65]_i_148/O
                         net (fo=1, routed)           0.550    -0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_2[1]
    SLICE_X38Y319        LUT5 (Prop_lut5_I3_O)        0.123     0.006 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_99/O
                         net (fo=1, routed)           0.426     0.432    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X37Y312        LUT6 (Prop_lut6_I1_O)        0.043     0.475 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30/O
                         net (fo=1, routed)           0.346     0.821    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[65]_i_30_n_0
    SLICE_X36Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.110 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.110    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X36Y312        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.275 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_38/O[1]
                         net (fo=129, routed)         0.623     1.898    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X33Y309        LUT5 (Prop_lut5_I3_O)        0.134     2.032 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_77/O
                         net (fo=4, routed)           0.423     2.455    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_77_n_0
    SLICE_X33Y306        LUT6 (Prop_lut6_I0_O)        0.136     2.591 r  u_lane_original/gearbox32to66_cmp/data66_t[32]_i_3/O
                         net (fo=4, routed)           0.588     3.179    u_lane_original/gearbox32to66_cmp/data66_t[32]_i_3_n_0
    SLICE_X35Y302        LUT6 (Prop_lut6_I0_O)        0.043     3.222 r  u_lane_original/gearbox32to66_cmp/data66_t[20]_i_2/O
                         net (fo=4, routed)           0.460     3.683    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t_reg[17]
    SLICE_X39Y302        LUT6 (Prop_lut6_I1_O)        0.043     3.726 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerR/seekerL/data66_t[20]_i_1/O
                         net (fo=1, routed)           0.000     3.726    u_lane_original/gearbox32to66_cmp/u_aligner_n_46
    SLICE_X39Y302        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        1.377     4.752    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X39Y302        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[20]/C
                         clock pessimism             -0.593     4.158    
                         clock uncertainty           -0.060     4.098    
    SLICE_X39Y302        FDCE (Setup_fdce_C_D)        0.033     4.131    u_lane_original/gearbox32to66_cmp/data66_t_reg[20]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.460%)  route 0.147ns (59.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.719    -0.389    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X39Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y300        FDCE (Prop_fdce_C_Q)         0.100    -0.289 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[34]/Q
                         net (fo=2, routed)           0.147    -0.142    u_lane_original/gearbox32to66_cmp/data66_buf[34]
    SLICE_X38Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.847    -0.490    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X38Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[34]/C
                         clock pessimism              0.220    -0.269    
    SLICE_X38Y299        FDCE (Hold_fdce_C_D)         0.047    -0.222    u_lane_original/gearbox32to66_cmp/data66_buf2_reg[34]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_o_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/scrambled_data66_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.782%)  route 0.145ns (55.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.720    -0.388    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X30Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y300        FDCE (Prop_fdce_C_Q)         0.118    -0.270 r  u_lane_original/gearbox32to66_cmp/data66_o_reg[56]/Q
                         net (fo=1, routed)           0.145    -0.125    u_lane_original/gearbox_data66[56]
    SLICE_X32Y299        FDCE                                         r  u_lane_original/scrambled_data66_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.848    -0.489    u_lane_original/CLK
    SLICE_X32Y299        FDCE                                         r  u_lane_original/scrambled_data66_reg[56]/C
                         clock pessimism              0.220    -0.268    
    SLICE_X32Y299        FDCE (Hold_fdce_C_D)         0.059    -0.209    u_lane_original/scrambled_data66_reg[56]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_o_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.151ns (53.159%)  route 0.133ns (46.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.719    -0.389    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X40Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y300        FDCE (Prop_fdce_C_Q)         0.118    -0.271 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[31]/Q
                         net (fo=2, routed)           0.133    -0.138    u_lane_original/gearbox32to66_cmp/data66_buf[31]
    SLICE_X39Y299        LUT3 (Prop_lut3_I2_O)        0.033    -0.105 r  u_lane_original/gearbox32to66_cmp/data66_o[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    u_lane_original/gearbox32to66_cmp/p_1_in[31]
    SLICE_X39Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.847    -0.490    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X39Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[31]/C
                         clock pessimism              0.220    -0.269    
    SLICE_X39Y299        FDCE (Hold_fdce_C_D)         0.075    -0.194    u_lane_original/gearbox32to66_cmp/data66_o_reg[31]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.661%)  route 0.173ns (63.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.719    -0.389    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X39Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y300        FDCE (Prop_fdce_C_Q)         0.100    -0.289 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[39]/Q
                         net (fo=2, routed)           0.173    -0.117    u_lane_original/gearbox32to66_cmp/data66_buf[39]
    SLICE_X32Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.848    -0.489    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X32Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[39]/C
                         clock pessimism              0.220    -0.268    
    SLICE_X32Y298        FDCE (Hold_fdce_C_D)         0.059    -0.209    u_lane_original/gearbox32to66_cmp/data66_buf2_reg[39]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.311%)  route 0.154ns (60.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.720    -0.388    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X33Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y300        FDCE (Prop_fdce_C_Q)         0.100    -0.288 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[14]/Q
                         net (fo=2, routed)           0.154    -0.134    u_lane_original/gearbox32to66_cmp/data66_buf[14]
    SLICE_X30Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.848    -0.489    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X30Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[14]/C
                         clock pessimism              0.220    -0.268    
    SLICE_X30Y299        FDCE (Hold_fdce_C_D)         0.040    -0.228    u_lane_original/gearbox32to66_cmp/data66_buf2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.446%)  route 0.142ns (54.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.720    -0.388    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X32Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y301        FDCE (Prop_fdce_C_Q)         0.118    -0.270 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[15]/Q
                         net (fo=2, routed)           0.142    -0.129    u_lane_original/gearbox32to66_cmp/data66_buf[15]
    SLICE_X30Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.848    -0.489    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X30Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[15]/C
                         clock pessimism              0.220    -0.268    
    SLICE_X30Y299        FDCE (Hold_fdce_C_D)         0.040    -0.228    u_lane_original/gearbox32to66_cmp/data66_buf2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_lane_original/scrambled_data66_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/rx_header_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.020%)  route 0.144ns (54.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.720    -0.388    u_lane_original/CLK
    SLICE_X32Y300        FDCE                                         r  u_lane_original/scrambled_data66_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y300        FDCE (Prop_fdce_C_Q)         0.118    -0.270 r  u_lane_original/scrambled_data66_reg[64]/Q
                         net (fo=1, routed)           0.144    -0.126    u_lane_original/scrambled_data66_reg_n_0_[64]
    SLICE_X33Y299        FDCE                                         r  u_lane_original/rx_header_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.848    -0.489    u_lane_original/CLK
    SLICE_X33Y299        FDCE                                         r  u_lane_original/rx_header_o_reg[0]/C
                         clock pessimism              0.220    -0.268    
    SLICE_X33Y299        FDCE (Hold_fdce_C_D)         0.040    -0.228    u_lane_original/rx_header_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf2_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.807%)  route 0.143ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.719    -0.389    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X39Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y300        FDCE (Prop_fdce_C_Q)         0.091    -0.298 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[45]/Q
                         net (fo=2, routed)           0.143    -0.155    u_lane_original/gearbox32to66_cmp/data66_buf[45]
    SLICE_X38Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.847    -0.490    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X38Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[45]/C
                         clock pessimism              0.220    -0.269    
    SLICE_X38Y299        FDCE (Hold_fdce_C_D)         0.011    -0.258    u_lane_original/gearbox32to66_cmp/data66_buf2_reg[45]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.069%)  route 0.144ns (54.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.720    -0.388    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X32Y302        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y302        FDCE (Prop_fdce_C_Q)         0.118    -0.270 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[17]/Q
                         net (fo=2, routed)           0.144    -0.127    u_lane_original/gearbox32to66_cmp/data66_buf[17]
    SLICE_X30Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.848    -0.489    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X30Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[17]/C
                         clock pessimism              0.220    -0.268    
    SLICE_X30Y299        FDCE (Hold_fdce_C_D)         0.038    -0.230    u_lane_original/gearbox32to66_cmp/data66_buf2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_o_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.130ns (43.324%)  route 0.170ns (56.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.720    -0.388    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X33Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y301        FDCE (Prop_fdce_C_Q)         0.100    -0.288 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[51]/Q
                         net (fo=2, routed)           0.170    -0.118    u_lane_original/gearbox32to66_cmp/data66_buf[51]
    SLICE_X33Y298        LUT3 (Prop_lut3_I2_O)        0.030    -0.088 r  u_lane_original/gearbox32to66_cmp/data66_o[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    u_lane_original/gearbox32to66_cmp/p_1_in[51]
    SLICE_X33Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1433, routed)        0.848    -0.489    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X33Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[51]/C
                         clock pessimism              0.220    -0.268    
    SLICE_X33Y298        FDCE (Hold_fdce_C_D)         0.075    -0.193    u_lane_original/gearbox32to66_cmp/data66_o_reg[51]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.408         6.250       4.842      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X39Y296    u_lane_original/rx_data_o_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X39Y296    u_lane_original/rx_data_o_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X36Y296    u_lane_original/rx_data_o_reg[20]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X42Y296    u_lane_original/rx_data_o_reg[27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X39Y296    u_lane_original/rx_data_o_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X39Y296    u_lane_original/rx_data_o_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X39Y296    u_lane_original/rx_data_o_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X39Y296    u_lane_original/rx_data_o_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X36Y296    u_lane_original/rx_data_o_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X36Y296    u_lane_original/rx_data_o_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X42Y296    u_lane_original/rx_data_o_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X42Y296    u_lane_original/rx_data_o_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X36Y296    u_lane_original/rx_data_o_reg[36]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X36Y296    u_lane_original/rx_data_o_reg[36]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X38Y300    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X38Y300    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X38Y300    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X38Y300    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X43Y296    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X43Y296    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X39Y296    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X39Y296    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X39Y296    u_lane_original/rx_data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X39Y296    u_lane_original/rx_data_o_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.562
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.408         1.563       0.154      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.563       0.492      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.797    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         6.250       4.842      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT



