#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 30 21:47:51 2025
# Process ID         : 61620
# Current directory  : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent53776 C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.xpr
# Log file           : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/vivado.log
# Journal file       : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint\vivado.jou
# Running On         : QianPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16848 MB
# Swap memory        : 31138 MB
# Total Virtual      : 47986 MB
# Available Virtual  : 17908 MB
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\lamqi\AppData\Roaming/Xilinx/Vivado/2024.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2024.2/strategies/VDI2020.psg'
start_gui
open_project C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/riscv-cpu/RTL/CPUs/RISCVsinglecycleint' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ila_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ila_0' generated file not found 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/ila_0.dcp'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 1617.223 ; gain = 402.434
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_computer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:76]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="D:/ris...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="D:/ris...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_computer_tb_behav -key {Behavioral:sim_1:Functional:sc_computer_tb} -tclbatch {sc_computer_tb.tcl} -view {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg
source sc_computer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/imem.mem referenced on C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File D:/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/dmem.mem referenced on C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v at line 51 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_computer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1707.191 ; gain = 34.969
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_computer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:76]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1707.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1707.953 ; gain = 0.762
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1707.953 ; gain = 0.762
run 10000 ns
run 10000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:76]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2782.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2782.059 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2782.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2782.059 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2782.059 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:76]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2836.730 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2836.730 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2836.730 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:76]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.730 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2836.730 ; gain = 0.000
run 10000 ns
current_wave_config {sc_computer_tb_behav.wcfg}
sc_computer_tb_behav.wcfg
add_wave {{/sc_computer_tb/sc_interrupt_sys/cpu/sync0}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:76]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.730 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2836.730 ; gain = 0.000
run 10000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:76]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2836.730 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2836.730 ; gain = 0.000
run 10000 ns
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Jul 30 22:25:10 2025] Launched clk_wiz_0_synth_1, ila_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/clk_wiz_0_synth_1/runme.log
ila_0_synth_1: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/ila_0_synth_1/runme.log
synth_1: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/synth_1/runme.log
[Wed Jul 30 22:25:10 2025] Launched impl_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/runme.log
current_wave_config {sc_computer_tb_behav.wcfg}
sc_computer_tb_behav.wcfg
add_wave {{/sc_computer_tb/sc_interrupt_sys/IO_LED}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
current_wave_config {sc_computer_tb_behav.wcfg}
sc_computer_tb_behav.wcfg
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
add_wave {{/sc_computer_tb/sc_interrupt_sys/IO_Switch}} 
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\sccompintFPGA\dff32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_computer_tb.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2867.387 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62160A
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'sc_interrupt_sys/my_ila' at location 'uuid_CABDB8EA01CA52ACA4896CCCA047E90B' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes sc_interrupt_sys/intr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-30 22:58:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-30 22:58:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-30 22:59:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-30 22:59:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.TRIGGER_POSITION 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-30 22:59:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-30 22:59:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:76]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2950.715 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2950.715 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
