INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/ip/clk/clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/ip/clk/clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/board_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/death_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module death_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/new/image_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/image_rom_32x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/image_rom_playerL_head.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom_player
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/image_rom_playerL_legs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_rom_128x128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/playerL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module playerL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/playerR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module playerR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/start.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module background
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/new/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/win.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module win
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/vga_game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nidhogg
INFO: [VRFC 10-2458] undeclared symbol pclk_mirror, assumed default net type wire [C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.srcs/sources_1/imports/kurzak_projekt_0709/vga_game.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/__Programowanie__/Vivado/PrzemyslawKurzak/UEC_2_Project/project_0709/project_0709.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
