Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Nov 25 22:44:16 2024
| Host         : echo-x250 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file parkingGate_timing_summary_routed.rpt -pb parkingGate_timing_summary_routed.pb -rpx parkingGate_timing_summary_routed.rpx -warn_on_violation
| Design       : parkingGate
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: i_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 totalValue_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_D
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.932ns  (logic 2.878ns (58.345%)  route 2.055ns (41.655%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE                         0.000     0.000 r  totalValue_reg[4]/C
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  totalValue_reg[4]/Q
                         net (fo=3, routed)           0.677     1.056    totalValue[4]
    SLICE_X1Y57          LUT5 (Prop_lut5_I2_O)        0.105     1.161 r  o_D_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.378     2.539    o_D_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.394     4.932 r  o_D_OBUF_inst/O
                         net (fo=0)                   0.000     4.932    o_D
    V14                                                               r  o_D (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_N
                            (input port)
  Destination:            totalValue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.841ns  (logic 1.367ns (48.112%)  route 1.474ns (51.888%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  r_N (IN)
                         net (fo=0)                   0.000     0.000    r_N
    T13                  IBUF (Prop_ibuf_I_O)         0.919     0.919 r  r_N_IBUF_inst/O
                         net (fo=5, routed)           1.474     2.393    r_N_IBUF
    SLICE_X0Y58          LUT3 (Prop_lut3_I0_O)        0.105     2.498 r  totalValue[5]_i_4/O
                         net (fo=1, routed)           0.000     2.498    totalValue[5]_i_4_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     2.841 r  totalValue_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.841    p_0_in[5]
    SLICE_X0Y58          FDCE                                         r  totalValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_A
                            (input port)
  Destination:            totalValue_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.729ns  (logic 1.555ns (56.960%)  route 1.175ns (43.040%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  r_A (IN)
                         net (fo=0)                   0.000     0.000    r_A
    T9                   IBUF (Prop_ibuf_I_O)         0.937     0.937 r  r_A_IBUF_inst/O
                         net (fo=2, routed)           1.175     2.111    r_A_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.105     2.216 r  totalValue[3]_i_3/O
                         net (fo=1, routed)           0.000     2.216    totalValue[3]_i_3_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.548 r  totalValue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.548    totalValue_reg[3]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.729 r  totalValue_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.729    p_0_in[4]
    SLICE_X0Y58          FDCE                                         r  totalValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_A
                            (input port)
  Destination:            totalValue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.511ns  (logic 1.337ns (53.224%)  route 1.175ns (46.776%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  r_A (IN)
                         net (fo=0)                   0.000     0.000    r_A
    T9                   IBUF (Prop_ibuf_I_O)         0.937     0.937 r  r_A_IBUF_inst/O
                         net (fo=2, routed)           1.175     2.111    r_A_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.105     2.216 r  totalValue[3]_i_3/O
                         net (fo=1, routed)           0.000     2.216    totalValue[3]_i_3_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     2.511 r  totalValue_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.511    p_0_in[3]
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_A
                            (input port)
  Destination:            totalValue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.423ns  (logic 1.249ns (51.526%)  route 1.175ns (48.474%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  r_A (IN)
                         net (fo=0)                   0.000     0.000    r_A
    T9                   IBUF (Prop_ibuf_I_O)         0.937     0.937 r  r_A_IBUF_inst/O
                         net (fo=2, routed)           1.175     2.111    r_A_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.105     2.216 r  totalValue[3]_i_3/O
                         net (fo=1, routed)           0.000     2.216    totalValue[3]_i_3_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     2.423 r  totalValue_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.423    p_0_in[2]
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_N
                            (input port)
  Destination:            totalValue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.215ns  (logic 1.367ns (61.709%)  route 0.848ns (38.291%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  r_N (IN)
                         net (fo=0)                   0.000     0.000    r_N
    T13                  IBUF (Prop_ibuf_I_O)         0.919     0.919 r  r_N_IBUF_inst/O
                         net (fo=5, routed)           0.848     1.767    r_N_IBUF
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.105     1.872 r  totalValue[3]_i_5/O
                         net (fo=1, routed)           0.000     1.872    totalValue[3]_i_5_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     2.215 r  totalValue_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.215    p_0_in[1]
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            totalValue_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 0.918ns (42.482%)  route 1.242ns (57.518%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           1.242     2.160    i_RESET_IBUF
    SLICE_X0Y58          FDCE                                         f  totalValue_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            totalValue_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 0.918ns (42.482%)  route 1.242ns (57.518%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           1.242     2.160    i_RESET_IBUF
    SLICE_X0Y58          FDCE                                         f  totalValue_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_A
                            (input port)
  Destination:            totalValue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.099ns  (logic 1.329ns (63.284%)  route 0.771ns (36.716%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  r_A (IN)
                         net (fo=0)                   0.000     0.000    r_A
    T9                   IBUF (Prop_ibuf_I_O)         0.937     0.937 r  r_A_IBUF_inst/O
                         net (fo=2, routed)           0.771     1.707    r_A_IBUF
    SLICE_X0Y57          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392     2.099 r  totalValue_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.099    p_0_in[0]
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_RESET
                            (input port)
  Destination:            totalValue_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.074ns  (logic 0.918ns (44.253%)  route 1.156ns (55.747%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  i_RESET (IN)
                         net (fo=0)                   0.000     0.000    i_RESET
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 f  i_RESET_IBUF_inst/O
                         net (fo=6, routed)           1.156     2.074    i_RESET_IBUF
    SLICE_X0Y57          FDCE                                         f  totalValue_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 totalValue_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            totalValue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.253%)  route 0.079ns (22.747%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  totalValue_reg[2]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  totalValue_reg[2]/Q
                         net (fo=3, routed)           0.079     0.220    totalValue[2]
    SLICE_X0Y57          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  totalValue_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    p_0_in[3]
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 totalValue_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            totalValue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.287ns (78.646%)  route 0.078ns (21.354%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  totalValue_reg[1]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  totalValue_reg[1]/Q
                         net (fo=3, routed)           0.078     0.219    totalValue[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.365 r  totalValue_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.365    p_0_in[2]
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 totalValue_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            totalValue_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.308ns (79.086%)  route 0.081ns (20.914%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  totalValue_reg[3]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  totalValue_reg[3]/Q
                         net (fo=3, routed)           0.081     0.222    totalValue[3]
    SLICE_X0Y57          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.335 r  totalValue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.335    totalValue_reg[3]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.389 r  totalValue_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.389    p_0_in[4]
    SLICE_X0Y58          FDCE                                         r  totalValue_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 totalValue_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            totalValue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  totalValue_reg[0]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  totalValue_reg[0]/Q
                         net (fo=2, routed)           0.166     0.307    totalValue[0]
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  totalValue[3]_i_5/O
                         net (fo=1, routed)           0.000     0.352    totalValue[3]_i_5_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.422 r  totalValue_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.422    p_0_in[0]
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 totalValue_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            totalValue_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.344ns (80.856%)  route 0.081ns (19.144%))
  Logic Levels:           3  (CARRY4=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  totalValue_reg[3]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  totalValue_reg[3]/Q
                         net (fo=3, routed)           0.081     0.222    totalValue[3]
    SLICE_X0Y57          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.335 r  totalValue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.335    totalValue_reg[3]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.425 r  totalValue_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.425    p_0_in[5]
    SLICE_X0Y58          FDCE                                         r  totalValue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 totalValue_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            totalValue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.280ns (62.767%)  route 0.166ns (37.233%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  totalValue_reg[0]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  totalValue_reg[0]/Q
                         net (fo=2, routed)           0.166     0.307    totalValue[0]
    SLICE_X0Y57          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.139     0.446 r  totalValue_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.446    p_0_in[1]
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_coinInsert
                            (input port)
  Destination:            totalValue_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.236ns (34.905%)  route 0.439ns (65.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_coinInsert (IN)
                         net (fo=0)                   0.000     0.000    i_coinInsert
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_coinInsert_IBUF_inst/O
                         net (fo=6, routed)           0.439     0.675    i_coinInsert_IBUF
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_coinInsert
                            (input port)
  Destination:            totalValue_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.236ns (34.905%)  route 0.439ns (65.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_coinInsert (IN)
                         net (fo=0)                   0.000     0.000    i_coinInsert
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_coinInsert_IBUF_inst/O
                         net (fo=6, routed)           0.439     0.675    i_coinInsert_IBUF
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_coinInsert
                            (input port)
  Destination:            totalValue_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.236ns (34.905%)  route 0.439ns (65.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_coinInsert (IN)
                         net (fo=0)                   0.000     0.000    i_coinInsert
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_coinInsert_IBUF_inst/O
                         net (fo=6, routed)           0.439     0.675    i_coinInsert_IBUF
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_coinInsert
                            (input port)
  Destination:            totalValue_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.236ns (34.905%)  route 0.439ns (65.095%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  i_coinInsert (IN)
                         net (fo=0)                   0.000     0.000    i_coinInsert
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  i_coinInsert_IBUF_inst/O
                         net (fo=6, routed)           0.439     0.675    i_coinInsert_IBUF
    SLICE_X0Y57          FDCE                                         r  totalValue_reg[3]/CE
  -------------------------------------------------------------------    -------------------





