{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 16:12:14 2015 " "Info: Processing started: Wed Jan 07 16:12:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tPad_Starter -c tPad_Starter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tPad_Starter -c tPad_Starter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/irda_receive_terasic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRDA_RECEIVE_Terasic " "Info: Found entity 1: IRDA_RECEIVE_Terasic" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_IRM/irda_receive_terasic.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_vga/vga_sink.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ip/terasic_vga/vga_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Info: Found entity 1: vga_time_generator" {  } { { "ip/TERASIC_VGA/vga_time_generator.v" "" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_VGA/vga_time_generator.v" 108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 VGA_SINK " "Info: Found entity 2: VGA_SINK" {  } { { "ip/TERASIC_VGA/VGA_SINK.v" "" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_VGA/VGA_SINK.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.v " "Warning: Entity \"altpll\" obtained from \"altpll.v\" instead of from Quartus II megafunction library" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 229 -1 0 } }  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dffpipe_l2c " "Info: Found entity 1: altpll_dffpipe_l2c" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altpll_stdsync_sv6 " "Info: Found entity 2: altpll_stdsync_sv6" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 98 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altpll_altpll_hfu2 " "Info: Found entity 3: altpll_altpll_hfu2" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altpll " "Info: Found entity 4: altpll" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 229 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/Files/DSD/project/tPad_Starter/vga.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_irm/terasic_irm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_IRM " "Info: Found entity 1: TERASIC_IRM" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_IRM/TERASIC_IRM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_pixel_converter " "Info: Found entity 1: altera_avalon_pixel_converter" {  } { { "../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v" "" { Text "D:/mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irm.v" { { "Info" "ISGN_ENTITY_NAME" "1 irm " "Info: Found entity 1: irm" {  } { { "irm.v" "" { Text "D:/Files/DSD/project/tPad_Starter/irm.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_pixel_converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd_pixel_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_pixel_converter " "Info: Found entity 1: lcd_pixel_converter" {  } { { "lcd_pixel_converter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_converter.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpad_starter.v(616) " "Warning (10275): Verilog HDL Module Instantiation warning at tpad_starter.v(616): ignored dangling comma in List of Port Connections" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_N reset_n tpad_starter.v(483) " "Info (10281): Verilog HDL Declaration information at tpad_starter.v(483): object \"RESET_N\" differs only in case from object \"reset_n\" in the same scope" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 483 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tpad_starter.v 1 1 " "Warning: Using design file tpad_starter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tPad_Starter " "Info: Found entity 1: tPad_Starter" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tPad_Starter " "Info: Elaborating entity \"tPad_Starter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "adc_cs_n tpad_starter.v(630) " "Warning (10858): Verilog HDL warning at tpad_starter.v(630): object adc_cs_n used but never assigned" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 630 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 tpad_starter.v(639) " "Warning (10230): Verilog HDL assignment warning at tpad_starter.v(639): truncated value with size 8 to match size of target (1)" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "adc_cs_n 0 tpad_starter.v(630) " "Warning (10030): Net \"adc_cs_n\" at tpad_starter.v(630) has no driver or initial value, using a default initial value '0'" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 630 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG tpad_starter.v(284) " "Warning (10034): Output port \"LEDG\" at tpad_starter.v(284) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR tpad_starter.v(285) " "Warning (10034): Output port \"LEDR\" at tpad_starter.v(285) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 tpad_starter.v(297) " "Warning (10034): Output port \"HEX0\" at tpad_starter.v(297) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 tpad_starter.v(298) " "Warning (10034): Output port \"HEX1\" at tpad_starter.v(298) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 tpad_starter.v(299) " "Warning (10034): Output port \"HEX2\" at tpad_starter.v(299) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 tpad_starter.v(300) " "Warning (10034): Output port \"HEX3\" at tpad_starter.v(300) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 tpad_starter.v(301) " "Warning (10034): Output port \"HEX4\" at tpad_starter.v(301) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 tpad_starter.v(302) " "Warning (10034): Output port \"HEX5\" at tpad_starter.v(302) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 tpad_starter.v(303) " "Warning (10034): Output port \"HEX6\" at tpad_starter.v(303) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 tpad_starter.v(304) " "Warning (10034): Output port \"HEX7\" at tpad_starter.v(304) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B tpad_starter.v(333) " "Warning (10034): Output port \"VGA_B\" at tpad_starter.v(333) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G tpad_starter.v(336) " "Warning (10034): Output port \"VGA_G\" at tpad_starter.v(336) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R tpad_starter.v(338) " "Warning (10034): Output port \"VGA_R\" at tpad_starter.v(338) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA tpad_starter.v(372) " "Warning (10034): Output port \"ENET0_TX_DATA\" at tpad_starter.v(372) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA tpad_starter.v(391) " "Warning (10034): Output port \"ENET1_TX_DATA\" at tpad_starter.v(391) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR tpad_starter.v(403) " "Warning (10034): Output port \"OTG_ADDR\" at tpad_starter.v(403) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N tpad_starter.v(405) " "Warning (10034): Output port \"OTG_DACK_N\" at tpad_starter.v(405) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR tpad_starter.v(431) " "Warning (10034): Output port \"SRAM_ADDR\" at tpad_starter.v(431) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_B tpad_starter.v(455) " "Warning (10034): Output port \"LTM_B\" at tpad_starter.v(455) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_G tpad_starter.v(457) " "Warning (10034): Output port \"LTM_G\" at tpad_starter.v(457) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_R tpad_starter.v(461) " "Warning (10034): Output port \"LTM_R\" at tpad_starter.v(461) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT tpad_starter.v(281) " "Warning (10034): Output port \"SMA_CLKOUT\" at tpad_starter.v(281) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS tpad_starter.v(315) " "Warning (10034): Output port \"UART_CTS\" at tpad_starter.v(315) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD tpad_starter.v(318) " "Warning (10034): Output port \"UART_TXD\" at tpad_starter.v(318) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK tpad_starter.v(335) " "Warning (10034): Output port \"VGA_CLK\" at tpad_starter.v(335) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS tpad_starter.v(337) " "Warning (10034): Output port \"VGA_HS\" at tpad_starter.v(337) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS tpad_starter.v(340) " "Warning (10034): Output port \"VGA_VS\" at tpad_starter.v(340) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT tpad_starter.v(346) " "Warning (10034): Output port \"AUD_DACDAT\" at tpad_starter.v(346) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK tpad_starter.v(348) " "Warning (10034): Output port \"AUD_XCK\" at tpad_starter.v(348) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK tpad_starter.v(351) " "Warning (10034): Output port \"EEP_I2C_SCLK\" at tpad_starter.v(351) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK tpad_starter.v(355) " "Warning (10034): Output port \"I2C_SCLK\" at tpad_starter.v(355) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK tpad_starter.v(359) " "Warning (10034): Output port \"ENET0_GTX_CLK\" at tpad_starter.v(359) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC tpad_starter.v(362) " "Warning (10034): Output port \"ENET0_MDC\" at tpad_starter.v(362) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N tpad_starter.v(364) " "Warning (10034): Output port \"ENET0_RST_N\" at tpad_starter.v(364) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN tpad_starter.v(373) " "Warning (10034): Output port \"ENET0_TX_EN\" at tpad_starter.v(373) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER tpad_starter.v(374) " "Warning (10034): Output port \"ENET0_TX_ER\" at tpad_starter.v(374) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 374 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK tpad_starter.v(378) " "Warning (10034): Output port \"ENET1_GTX_CLK\" at tpad_starter.v(378) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC tpad_starter.v(381) " "Warning (10034): Output port \"ENET1_MDC\" at tpad_starter.v(381) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N tpad_starter.v(383) " "Warning (10034): Output port \"ENET1_RST_N\" at tpad_starter.v(383) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN tpad_starter.v(392) " "Warning (10034): Output port \"ENET1_TX_EN\" at tpad_starter.v(392) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER tpad_starter.v(393) " "Warning (10034): Output port \"ENET1_TX_ER\" at tpad_starter.v(393) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N tpad_starter.v(399) " "Warning (10034): Output port \"TD_RESET_N\" at tpad_starter.v(399) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N tpad_starter.v(404) " "Warning (10034): Output port \"OTG_CS_N\" at tpad_starter.v(404) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N tpad_starter.v(411) " "Warning (10034): Output port \"OTG_RD_N\" at tpad_starter.v(411) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 411 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N tpad_starter.v(412) " "Warning (10034): Output port \"OTG_RST_N\" at tpad_starter.v(412) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 412 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N tpad_starter.v(413) " "Warning (10034): Output port \"OTG_WE_N\" at tpad_starter.v(413) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 413 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N tpad_starter.v(432) " "Warning (10034): Output port \"SRAM_CE_N\" at tpad_starter.v(432) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N tpad_starter.v(434) " "Warning (10034): Output port \"SRAM_LB_N\" at tpad_starter.v(434) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 434 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N tpad_starter.v(435) " "Warning (10034): Output port \"SRAM_OE_N\" at tpad_starter.v(435) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 435 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N tpad_starter.v(436) " "Warning (10034): Output port \"SRAM_UB_N\" at tpad_starter.v(436) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 436 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N tpad_starter.v(437) " "Warning (10034): Output port \"SRAM_WE_N\" at tpad_starter.v(437) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 437 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_ADC_DCLK tpad_starter.v(452) " "Warning (10034): Output port \"LTM_ADC_DCLK\" at tpad_starter.v(452) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 452 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_ADC_DIN tpad_starter.v(453) " "Warning (10034): Output port \"LTM_ADC_DIN\" at tpad_starter.v(453) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 453 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_DEN tpad_starter.v(456) " "Warning (10034): Output port \"LTM_DEN\" at tpad_starter.v(456) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 456 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_GREST tpad_starter.v(458) " "Warning (10034): Output port \"LTM_GREST\" at tpad_starter.v(458) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 458 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_HD tpad_starter.v(459) " "Warning (10034): Output port \"LTM_HD\" at tpad_starter.v(459) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 459 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_NCLK tpad_starter.v(460) " "Warning (10034): Output port \"LTM_NCLK\" at tpad_starter.v(460) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 460 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_VD tpad_starter.v(464) " "Warning (10034): Output port \"LTM_VD\" at tpad_starter.v(464) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 464 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK tpad_starter.v(484) " "Warning (10034): Output port \"SCLK\" at tpad_starter.v(484) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 484 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TRIGGER tpad_starter.v(487) " "Warning (10034): Output port \"TRIGGER\" at tpad_starter.v(487) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 487 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "XCLKIN tpad_starter.v(488) " "Warning (10034): Output port \"XCLKIN\" at tpad_starter.v(488) has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 488 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tpad_starter_sopc.v 62 62 " "Warning: Using design file tpad_starter_sopc.v, which is not specified as a design file for the current project, but contains definitions for 62 design units and 62 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_pll_slave_arbitrator " "Info: Found entity 1: altpll_pll_slave_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module " "Info: Found entity 2: rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 294 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing_io_s1_arbitrator " "Info: Found entity 3: clock_crossing_io_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 2808 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 clock_crossing_io_m1_arbitrator " "Info: Found entity 4: clock_crossing_io_m1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 3148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 clock_crossing_io_bridge_arbitrator " "Info: Found entity 5: clock_crossing_io_bridge_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 3524 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module " "Info: Found entity 6: rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 3537 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 clock_crossing_sdcard_s1_arbitrator " "Info: Found entity 7: clock_crossing_sdcard_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 6051 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 clock_crossing_sdcard_m1_arbitrator " "Info: Found entity 8: clock_crossing_sdcard_m1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 6391 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 clock_crossing_sdcard_bridge_arbitrator " "Info: Found entity 9: clock_crossing_sdcard_bridge_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 6697 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_jtag_debug_module_arbitrator " "Info: Found entity 10: cpu_jtag_debug_module_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 6710 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 11: irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 12: touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7200 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 13: touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7245 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_data_master_arbitrator " "Info: Found entity 14: cpu_data_master_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_instruction_master_arbitrator " "Info: Found entity 15: cpu_instruction_master_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7904 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 irm_avalon_slave_arbitrator " "Info: Found entity 16: irm_avalon_slave_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 8233 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 17: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 8529 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 lcd_control_slave_arbitrator " "Info: Found entity 18: lcd_control_slave_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 8844 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 lcd_64_to_32_bits_dfa_in_arbitrator " "Info: Found entity 19: lcd_64_to_32_bits_dfa_in_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9142 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 lcd_64_to_32_bits_dfa_out_arbitrator " "Info: Found entity 20: lcd_64_to_32_bits_dfa_out_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 lcd_pixel_converter_in_arbitrator " "Info: Found entity 21: lcd_pixel_converter_in_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9256 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 lcd_pixel_converter_out_arbitrator " "Info: Found entity 22: lcd_pixel_converter_out_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9331 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 lcd_pixel_fifo_in_arbitrator " "Info: Found entity 23: lcd_pixel_fifo_in_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9370 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 lcd_pixel_fifo_out_arbitrator " "Info: Found entity 24: lcd_pixel_fifo_out_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9445 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 lcd_sgdma_csr_arbitrator " "Info: Found entity 25: lcd_sgdma_csr_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9490 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 lcd_sgdma_descriptor_read_arbitrator " "Info: Found entity 26: lcd_sgdma_descriptor_read_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9781 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 lcd_sgdma_descriptor_write_arbitrator " "Info: Found entity 27: lcd_sgdma_descriptor_write_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 9960 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 lcd_sgdma_m_read_arbitrator " "Info: Found entity 28: lcd_sgdma_m_read_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 10102 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 lcd_sgdma_out_arbitrator " "Info: Found entity 29: lcd_sgdma_out_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 10358 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 lcd_ta_fifo_to_dfa_in_arbitrator " "Info: Found entity 30: lcd_ta_fifo_to_dfa_in_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 10397 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 lcd_ta_fifo_to_dfa_out_arbitrator " "Info: Found entity 31: lcd_ta_fifo_to_dfa_out_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 10472 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 lcd_ta_sgdma_to_fifo_in_arbitrator " "Info: Found entity 32: lcd_ta_sgdma_to_fifo_in_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 10511 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "33 lcd_ta_sgdma_to_fifo_out_arbitrator " "Info: Found entity 33: lcd_ta_sgdma_to_fifo_out_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 10586 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "34 onchip_mem_s1_arbitrator " "Info: Found entity 34: onchip_mem_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 10625 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "35 sd_clk_s1_arbitrator " "Info: Found entity 35: sd_clk_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 11087 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "36 sd_cmd_s1_arbitrator " "Info: Found entity 36: sd_cmd_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 11358 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "37 sd_dat_s1_arbitrator " "Info: Found entity 37: sd_dat_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 11629 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "38 sd_wp_n_s1_arbitrator " "Info: Found entity 38: sd_wp_n_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 11900 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "39 rdv_fifo_for_cpu_data_master_to_sdram_s1_module " "Info: Found entity 39: rdv_fifo_for_cpu_data_master_to_sdram_s1_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 12153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "40 rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module " "Info: Found entity 40: rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 12501 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "41 rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module " "Info: Found entity 41: rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 12849 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "42 sdram_s1_arbitrator " "Info: Found entity 42: sdram_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 13197 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "43 sysid_control_slave_arbitrator " "Info: Found entity 43: sysid_control_slave_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 13884 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "44 tPad_Starter_SOPC_clock_0_in_arbitrator " "Info: Found entity 44: tPad_Starter_SOPC_clock_0_in_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 14137 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "45 tPad_Starter_SOPC_clock_0_out_arbitrator " "Info: Found entity 45: tPad_Starter_SOPC_clock_0_out_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 14445 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "46 tPad_Starter_SOPC_clock_1_in_arbitrator " "Info: Found entity 46: tPad_Starter_SOPC_clock_1_in_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 14648 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "47 tPad_Starter_SOPC_clock_1_out_arbitrator " "Info: Found entity 47: tPad_Starter_SOPC_clock_1_out_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 14952 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "48 timer_s1_arbitrator " "Info: Found entity 48: timer_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 15155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "49 touch_panel_busy_s1_arbitrator " "Info: Found entity 49: touch_panel_busy_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 15429 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "50 touch_panel_penirq_n_s1_arbitrator " "Info: Found entity 50: touch_panel_penirq_n_s1_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 15682 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "51 touch_panel_spi_spi_control_port_arbitrator " "Info: Found entity 51: touch_panel_spi_spi_control_port_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 15961 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "52 tri_state_bridge_avalon_slave_arbitrator " "Info: Found entity 52: tri_state_bridge_avalon_slave_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 16270 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "53 tri_state_bridge_bridge_arbitrator " "Info: Found entity 53: tri_state_bridge_bridge_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 16926 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "54 vga_avalon_streaming_sink_arbitrator " "Info: Found entity 54: vga_avalon_streaming_sink_arbitrator" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 16939 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "55 tPad_Starter_SOPC_reset_clk_50_domain_synch_module " "Info: Found entity 55: tPad_Starter_SOPC_reset_clk_50_domain_synch_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17014 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "56 tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module " "Info: Found entity 56: tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17059 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "57 tPad_Starter_SOPC_reset_altpll_io_domain_synch_module " "Info: Found entity 57: tPad_Starter_SOPC_reset_altpll_io_domain_synch_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17104 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "58 tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module " "Info: Found entity 58: tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17149 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "59 tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module " "Info: Found entity 59: tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17194 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "60 tPad_Starter_SOPC " "Info: Found entity 60: tPad_Starter_SOPC" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17239 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "61 cfi_flash_lane0_module " "Info: Found entity 61: cfi_flash_lane0_module" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19687 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "62 cfi_flash " "Info: Found entity 62: cfi_flash" {  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19776 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC tPad_Starter_SOPC:tPad_Starter_inst " "Info: Elaborating entity \"tPad_Starter_SOPC\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\"" {  } { { "tpad_starter.v" "tPad_Starter_inst" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_pll_slave_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|altpll_pll_slave_arbitrator:the_altpll_pll_slave " "Info: Elaborating entity \"altpll_pll_slave_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll_pll_slave_arbitrator:the_altpll_pll_slave\"" {  } { { "tpad_starter_sopc.v" "the_altpll_pll_slave" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17952 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll " "Info: Elaborating entity \"altpll\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\"" {  } { { "tpad_starter_sopc.v" "the_altpll" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17985 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_stdsync_sv6 tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2 " "Info: Elaborating entity \"altpll_stdsync_sv6\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\"" {  } { { "altpll.v" "stdsync2" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dffpipe_l2c tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\|altpll_dffpipe_l2c:dffpipe3 " "Info: Elaborating entity \"altpll_dffpipe_l2c\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_stdsync_sv6:stdsync2\|altpll_dffpipe_l2c:dffpipe3\"" {  } { { "altpll.v" "dffpipe3" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_altpll_hfu2 tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1 " "Info: Elaborating entity \"altpll_altpll_hfu2\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\"" {  } { { "altpll.v" "sd1" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1 " "Info: Elaborating entity \"clock_crossing_io_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\"" {  } { { "tpad_starter_sopc.v" "the_clock_crossing_io_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18019 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1\"" {  } { { "tpad_starter_sopc.v" "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 3027 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_m1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1 " "Info: Elaborating entity \"clock_crossing_io_m1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1\"" {  } { { "tpad_starter_sopc.v" "the_clock_crossing_io_m1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18084 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock_crossing_io.v 3 3 " "Warning: Using design file clock_crossing_io.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_io_downstream_fifo " "Info: Found entity 1: clock_crossing_io_downstream_fifo" {  } { { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_io_upstream_fifo " "Info: Found entity 2: clock_crossing_io_upstream_fifo" {  } { { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing_io " "Info: Found entity 3: clock_crossing_io" {  } { { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io " "Info: Elaborating entity \"clock_crossing_io\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\"" {  } { { "tpad_starter_sopc.v" "the_clock_crossing_io" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_downstream_fifo tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo " "Info: Elaborating entity \"clock_crossing_io_downstream_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing_io.v" "the_downstream_fifo" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_io.v" "downstream_fifo" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Info: Parameter \"lpm_width\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ivf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ivf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ivf1 " "Info: Found entity 1: dcfifo_ivf1" {  } { { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ivf1 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated " "Info: Elaborating entity \"dcfifo_ivf1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Info: Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_q57\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_ivf1.tdf" "rdptr_g1p" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Info: Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_mjc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_ivf1.tdf" "wrptr_g1p" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ljc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ljc " "Info: Found entity 1: a_graycounter_ljc" {  } { { "db/a_graycounter_ljc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_ljc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ljc tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|a_graycounter_ljc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ljc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|a_graycounter_ljc:wrptr_gp\"" {  } { { "db/dcfifo_ivf1.tdf" "wrptr_gp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ij31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ij31 " "Info: Found entity 1: altsyncram_ij31" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ij31 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram " "Info: Elaborating entity \"altsyncram_ij31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\"" {  } { { "db/dcfifo_ivf1.tdf" "fifo_ram" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Info: Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_ivf1.tdf" "rs_dgwp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Info: Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ed9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe15\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe15" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Info: Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_ivf1.tdf" "ws_dgrp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Info: Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe18 " "Info: Elaborating entity \"dffpipe_fd9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe18\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe18" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Info: Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cmpr_966.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_966\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ivf1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ivf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_io_upstream_fifo tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo " "Info: Elaborating entity \"clock_crossing_io_upstream_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing_io.v" "the_upstream_fifo" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_io.v" "upstream_fifo" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 124 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Info: Parameter \"lpm_width\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 124 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_75g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_75g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_75g1 " "Info: Found entity 1: dcfifo_75g1" {  } { { "db/dcfifo_75g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_75g1 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated " "Info: Elaborating entity \"dcfifo_75g1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Info: Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_75g1.tdf" "wrptr_g_gray2bin" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Info: Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_t57\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_75g1.tdf" "rdptr_g1p" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Info: Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_pjc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_75g1.tdf" "wrptr_g1p" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Info: Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_graycounter_ojc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ojc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|a_graycounter_ojc:wrptr_gp\"" {  } { { "db/dcfifo_75g1.tdf" "wrptr_gp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj31 " "Info: Found entity 1: altsyncram_qj31" {  } { { "db/altsyncram_qj31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_qj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj31 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram " "Info: Elaborating entity \"altsyncram_qj31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\"" {  } { { "db/dcfifo_75g1.tdf" "fifo_ram" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Info: Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_75g1.tdf" "rs_dgwp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 79 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe15 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe15" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_75g1.tdf" "ws_brp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Info: Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_75g1.tdf" "ws_dgrp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe19" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Info: Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cmpr_b66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_b66\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_75g1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Info: Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cmpr_a66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_a66\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_75g1.tdf" "rdempty_eq_comp1_msb" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 87 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_sdcard_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1 " "Info: Elaborating entity \"clock_crossing_sdcard_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1\"" {  } { { "tpad_starter_sopc.v" "the_clock_crossing_sdcard_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard_s1_arbitrator:the_clock_crossing_sdcard_s1\|rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1\"" {  } { { "tpad_starter_sopc.v" "rdv_fifo_for_cpu_data_master_to_clock_crossing_sdcard_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 6270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_sdcard_m1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard_m1_arbitrator:the_clock_crossing_sdcard_m1 " "Info: Elaborating entity \"clock_crossing_sdcard_m1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard_m1_arbitrator:the_clock_crossing_sdcard_m1\"" {  } { { "tpad_starter_sopc.v" "the_clock_crossing_sdcard_m1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock_crossing_sdcard.v 3 3 " "Warning: Using design file clock_crossing_sdcard.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_crossing_sdcard_downstream_fifo " "Info: Found entity 1: clock_crossing_sdcard_downstream_fifo" {  } { { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_crossing_sdcard_upstream_fifo " "Info: Found entity 2: clock_crossing_sdcard_upstream_fifo" {  } { { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_crossing_sdcard " "Info: Found entity 3: clock_crossing_sdcard" {  } { { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_sdcard tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard " "Info: Elaborating entity \"clock_crossing_sdcard\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\"" {  } { { "tpad_starter_sopc.v" "the_clock_crossing_sdcard" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_sdcard_downstream_fifo tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo " "Info: Elaborating entity \"clock_crossing_sdcard_downstream_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\"" {  } { { "clock_crossing_sdcard.v" "the_downstream_fifo" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_sdcard.v" "downstream_fifo" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\"" {  } { { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Info: Parameter \"lpm_width\" = \"48\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_00g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_00g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_00g1 " "Info: Found entity 1: dcfifo_00g1" {  } { { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_00g1 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated " "Info: Elaborating entity \"dcfifo_00g1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0k31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0k31 " "Info: Found entity 1: altsyncram_0k31" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0k31 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram " "Info: Elaborating entity \"altsyncram_0k31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\"" {  } { { "db/dcfifo_00g1.tdf" "fifo_ram" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Info: Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\"" {  } { { "db/dcfifo_00g1.tdf" "rs_dgwp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Info: Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Info: Elaborating entity \"dffpipe_jd9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|alt_synch_pipe_hkd:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe6" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Info: Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\"" {  } { { "db/dcfifo_00g1.tdf" "ws_dgrp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Info: Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\|dffpipe_kd9:dffpipe9 " "Info: Elaborating entity \"dffpipe_kd9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|alt_synch_pipe_kkd:ws_dgrp\|dffpipe_kd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe9" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_crossing_sdcard_upstream_fifo tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo " "Info: Elaborating entity \"clock_crossing_sdcard_upstream_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\"" {  } { { "clock_crossing_sdcard.v" "the_upstream_fifo" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_sdcard.v" "upstream_fifo" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\"" {  } { { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 124 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Info: Parameter \"lpm_width\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 124 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_45g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_45g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_45g1 " "Info: Found entity 1: dcfifo_45g1" {  } { { "db/dcfifo_45g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_45g1 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated " "Info: Elaborating entity \"dcfifo_45g1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Info: Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_45g1.tdf" "wrptr_g_gray2bin" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Info: Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|a_graycounter_577:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_577\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_45g1.tdf" "rdptr_g1p" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Info: Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_1lc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_45g1.tdf" "wrptr_g1p" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_0lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_0lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_0lc " "Info: Found entity 1: a_graycounter_0lc" {  } { { "db/a_graycounter_0lc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_0lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_0lc tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|a_graycounter_0lc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_0lc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|a_graycounter_0lc:wrptr_gp\"" {  } { { "db/dcfifo_45g1.tdf" "wrptr_gp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Info: Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_sj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|altsyncram_sj31:fifo_ram " "Info: Elaborating entity \"altsyncram_sj31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_45g1.tdf" "fifo_ram" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qld " "Info: Found entity 1: alt_synch_pipe_qld" {  } { { "db/alt_synch_pipe_qld.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_qld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qld tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|alt_synch_pipe_qld:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_qld\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\"" {  } { { "db/dcfifo_45g1.tdf" "rs_dgwp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe15 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|alt_synch_pipe_qld:rs_dgwp\|dffpipe_pe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_qld.tdf" "dffpipe15" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_qld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|dffpipe_oe9:ws_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_45g1.tdf" "ws_brp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Info: Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|alt_synch_pipe_rld:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\"" {  } { { "db/dcfifo_45g1.tdf" "ws_dgrp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe19 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|alt_synch_pipe_rld:ws_dgrp\|dffpipe_qe9:dffpipe19\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe19" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "tpad_starter_sopc.v" "the_cpu_jtag_debug_module" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "tpad_starter_sopc.v" "the_cpu_data_master" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18346 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "tpad_starter_sopc.v" "irm_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7624 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "tpad_starter_sopc.v" "touch_panel_penirq_n_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7667 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu_data_master_arbitrator:the_cpu_data_master\|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "tpad_starter_sopc.v" "touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7676 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "tpad_starter_sopc.v" "the_cpu_instruction_master" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 28 28 " "Info: Found 28 design units, including 28 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Info: Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Info: Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Info: Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_dc_tag_module " "Info: Found entity 6: cpu_dc_tag_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 329 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_dc_data_module " "Info: Found entity 7: cpu_dc_data_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 389 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_dc_victim_module " "Info: Found entity 8: cpu_dc_victim_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 452 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_debug " "Info: Found entity 9: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 639 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_ocimem " "Info: Found entity 11: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 729 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_avalon_reg " "Info: Found entity 12: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 872 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_break " "Info: Found entity 13: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 963 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_xbrk " "Info: Found entity 14: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 1254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_dbrk " "Info: Found entity 15: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 1511 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_itrace " "Info: Found entity 16: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 1696 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_td_mode " "Info: Found entity 17: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 1992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_dtrace " "Info: Found entity 18: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2056 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_compute_tm_count " "Info: Found entity 19: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifowp_inc " "Info: Found entity 20: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_fifocount_inc " "Info: Found entity 21: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2254 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_fifo " "Info: Found entity 22: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2297 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_pib " "Info: Found entity 23: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2799 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 24: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2864 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci_im " "Info: Found entity 25: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2950 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_nios2_performance_monitors " "Info: Found entity 26: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3084 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_nios2_oci " "Info: Found entity 27: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3097 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu " "Info: Found entity 28: cpu" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3597 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1963) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1963): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 1963 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1965) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1965): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 1965 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2115) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2115): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2115 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(3013) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(3013): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3013 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\"" {  } { { "tpad_starter_sopc.v" "the_cpu" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 5918 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 6943 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Info: Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Info: Elaborating entity \"altsyncram_cjd1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 7009 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5g1 " "Info: Found entity 1: altsyncram_m5g1" {  } { { "db/altsyncram_m5g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_m5g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5g1 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_m5g1:auto_generated " "Info: Elaborating entity \"altsyncram_m5g1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_m5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Info: Elaborating entity \"cpu_bht_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 7213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpf1 " "Info: Found entity 1: altsyncram_bpf1" {  } { { "db/altsyncram_bpf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_bpf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpf1 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated " "Info: Elaborating entity \"altsyncram_bpf1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 7359 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7f1 " "Info: Found entity 1: altsyncram_b7f1" {  } { { "db/altsyncram_b7f1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_b7f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7f1 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated " "Info: Elaborating entity \"altsyncram_b7f1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 7380 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7f1 " "Info: Found entity 1: altsyncram_c7f1" {  } { { "db/altsyncram_c7f1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_c7f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7f1 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated " "Info: Elaborating entity \"altsyncram_c7f1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_tag_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag " "Info: Elaborating entity \"cpu_dc_tag_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\"" {  } { { "cpu.v" "cpu_dc_tag" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 7813 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 363 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bef1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bef1 " "Info: Found entity 1: altsyncram_bef1" {  } { { "db/altsyncram_bef1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_bef1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bef1 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bef1:auto_generated " "Info: Elaborating entity \"altsyncram_bef1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_data_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data " "Info: Elaborating entity \"cpu_dc_data_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\"" {  } { { "cpu.v" "cpu_dc_data" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 7867 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Info: Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Info: Elaborating entity \"altsyncram_kdf1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_victim_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim " "Info: Elaborating entity \"cpu_dc_victim_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\"" {  } { { "cpu.v" "cpu_dc_victim" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 7883 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Info: Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Info: Elaborating entity \"altsyncram_r3d1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info: Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info: Elaborating entity \"cpu_mult_cell\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9759 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "D:/Files/DSD/project/tPad_Starter/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Info: Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Info: Elaborating entity \"mult_add_mgr2\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Info: Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Info: Elaborating entity \"ded_mult_ks81\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "D:/Files/DSD/project/tPad_Starter/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "D:/Files/DSD/project/tPad_Starter/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "D:/Files/DSD/project/tPad_Starter/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Info: Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Info: Elaborating entity \"mult_add_ogr2\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 842 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Info: Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Info: Elaborating entity \"altsyncram_f572\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info: Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info: Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2453 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_oci_test_bench " "Warning: Entity \"cpu_oci_test_bench\" contains only dangling pins" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2453 0 0 } }  } 0 0 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info: Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info: Elaborating entity \"altsyncram_0a02\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "D:/Files/DSD/project/tPad_Starter/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irm_avalon_slave_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|irm_avalon_slave_arbitrator:the_irm_avalon_slave " "Info: Elaborating entity \"irm_avalon_slave_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|irm_avalon_slave_arbitrator:the_irm_avalon_slave\"" {  } { { "tpad_starter_sopc.v" "the_irm_avalon_slave" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irm tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm " "Info: Elaborating entity \"irm\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\"" {  } { { "tpad_starter_sopc.v" "the_irm" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_IRM tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\|TERASIC_IRM:irm " "Info: Elaborating entity \"TERASIC_IRM\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\|TERASIC_IRM:irm\"" {  } { { "irm.v" "irm" { Text "D:/Files/DSD/project/tPad_Starter/irm.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRDA_RECEIVE_Terasic tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\|TERASIC_IRM:irm\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst " "Info: Elaborating entity \"IRDA_RECEIVE_Terasic\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\|TERASIC_IRM:irm\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\"" {  } { { "ip/TERASIC_IRM/TERASIC_IRM.v" "IRDA_RECEIVE_Terasic_inst" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_IRM/TERASIC_IRM.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "tpad_starter_sopc.v" "the_jtag_uart_avalon_jtag_slave" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18483 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\"" {  } { { "tpad_starter_sopc.v" "the_jtag_uart" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18499 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 180 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info: Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info: Elaborating entity \"scfifo_jr21\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info: Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info: Elaborating entity \"a_dpfifo_q131\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info: Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_do7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info: Elaborating entity \"cntr_do7\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Files/DSD/project/tPad_Starter/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info: Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dpram_nl21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info: Elaborating entity \"dpram_nl21\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info: Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_r1m1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/Files/DSD/project/tPad_Starter/db/dpram_nl21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info: Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_1ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info: Elaborating entity \"cntr_1ob\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 757 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 757 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Info: Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "tpad_starter_sopc.v" "the_lcd_control_slave" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18525 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(57) " "Warning (10273): Verilog HDL warning at lcd.v(57): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.v 1 1 " "Warning: Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "lcd.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd tPad_Starter_SOPC:tPad_Starter_inst\|lcd:the_lcd " "Info: Elaborating entity \"lcd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd:the_lcd\"" {  } { { "tpad_starter_sopc.v" "the_lcd" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18539 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_64_to_32_bits_dfa_in_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa_in_arbitrator:the_lcd_64_to_32_bits_dfa_in " "Info: Elaborating entity \"lcd_64_to_32_bits_dfa_in_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa_in_arbitrator:the_lcd_64_to_32_bits_dfa_in\"" {  } { { "tpad_starter_sopc.v" "the_lcd_64_to_32_bits_dfa_in" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18558 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_64_to_32_bits_dfa_out_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa_out_arbitrator:the_lcd_64_to_32_bits_dfa_out " "Info: Elaborating entity \"lcd_64_to_32_bits_dfa_out_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa_out_arbitrator:the_lcd_64_to_32_bits_dfa_out\"" {  } { { "tpad_starter_sopc.v" "the_lcd_64_to_32_bits_dfa_out" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18571 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_64_to_32_bits_dfa.v 1 1 " "Warning: Using design file lcd_64_to_32_bits_dfa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_64_to_32_bits_dfa " "Info: Found entity 1: lcd_64_to_32_bits_dfa" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_64_to_32_bits_dfa tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa " "Info: Elaborating entity \"lcd_64_to_32_bits_dfa\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa\"" {  } { { "tpad_starter_sopc.v" "the_lcd_64_to_32_bits_dfa" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18589 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr lcd_64_to_32_bits_dfa.v(33) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(33): object \"state_read_addr\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 lcd_64_to_32_bits_dfa.v(38) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(38): object \"state_d1\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 lcd_64_to_32_bits_dfa.v(40) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(40): object \"in_ready_d1\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire lcd_64_to_32_bits_dfa.v(65) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(65): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 lcd_64_to_32_bits_dfa.v(72) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(72): object \"mem_readdata0\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 lcd_64_to_32_bits_dfa.v(77) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(77): object \"mem_readdata1\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 lcd_64_to_32_bits_dfa.v(82) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(82): object \"mem_readdata2\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata3 lcd_64_to_32_bits_dfa.v(87) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(87): object \"mem_readdata3\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata4 lcd_64_to_32_bits_dfa.v(92) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(92): object \"mem_readdata4\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata5 lcd_64_to_32_bits_dfa.v(97) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(97): object \"mem_readdata5\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata6 lcd_64_to_32_bits_dfa.v(102) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(102): object \"mem_readdata6\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest lcd_64_to_32_bits_dfa.v(109) " "Warning (10858): Verilog HDL warning at lcd_64_to_32_bits_dfa.v(109): object state_waitrequest used but never assigned" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 109 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 lcd_64_to_32_bits_dfa.v(110) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(110): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel lcd_64_to_32_bits_dfa.v(113) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(113): object \"out_channel\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error lcd_64_to_32_bits_dfa.v(117) " "Warning (10036): Verilog HDL or VHDL warning at lcd_64_to_32_bits_dfa.v(117): object \"out_error\" assigned a value but never read" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_64_to_32_bits_dfa.v(291) " "Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(291): truncated value with size 32 to match size of target (2)" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_64_to_32_bits_dfa.v(311) " "Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(311): truncated value with size 32 to match size of target (2)" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_64_to_32_bits_dfa.v(330) " "Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(330): truncated value with size 32 to match size of target (2)" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_64_to_32_bits_dfa.v(350) " "Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(350): truncated value with size 32 to match size of target (2)" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_64_to_32_bits_dfa.v(369) " "Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(369): truncated value with size 32 to match size of target (2)" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_64_to_32_bits_dfa.v(389) " "Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(389): truncated value with size 32 to match size of target (2)" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_64_to_32_bits_dfa.v(408) " "Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(408): truncated value with size 32 to match size of target (2)" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd_64_to_32_bits_dfa.v(428) " "Warning (10230): Verilog HDL assignment warning at lcd_64_to_32_bits_dfa.v(428): truncated value with size 32 to match size of target (2)" {  } { { "lcd_64_to_32_bits_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_64_to_32_bits_dfa.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_pixel_converter_in_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_converter_in_arbitrator:the_lcd_pixel_converter_in " "Info: Elaborating entity \"lcd_pixel_converter_in_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_converter_in_arbitrator:the_lcd_pixel_converter_in\"" {  } { { "tpad_starter_sopc.v" "the_lcd_pixel_converter_in" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_pixel_converter_out_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_converter_out_arbitrator:the_lcd_pixel_converter_out " "Info: Elaborating entity \"lcd_pixel_converter_out_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_converter_out_arbitrator:the_lcd_pixel_converter_out\"" {  } { { "tpad_starter_sopc.v" "the_lcd_pixel_converter_out" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18621 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_pixel_converter tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_converter:the_lcd_pixel_converter " "Info: Elaborating entity \"lcd_pixel_converter\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_converter:the_lcd_pixel_converter\"" {  } { { "tpad_starter_sopc.v" "the_lcd_pixel_converter" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18639 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_pixel_converter tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_converter:the_lcd_pixel_converter\|altera_avalon_pixel_converter:lcd_pixel_converter " "Info: Elaborating entity \"altera_avalon_pixel_converter\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_converter:the_lcd_pixel_converter\|altera_avalon_pixel_converter:lcd_pixel_converter\"" {  } { { "lcd_pixel_converter.v" "lcd_pixel_converter" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_converter.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_avalon_pixel_converter.v(93) " "Warning (10230): Verilog HDL assignment warning at altera_avalon_pixel_converter.v(93): truncated value with size 2 to match size of target (1)" {  } { { "../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v" "" { Text "D:/mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_pixel_fifo_in_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo_in_arbitrator:the_lcd_pixel_fifo_in " "Info: Elaborating entity \"lcd_pixel_fifo_in_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo_in_arbitrator:the_lcd_pixel_fifo_in\"" {  } { { "tpad_starter_sopc.v" "the_lcd_pixel_fifo_in" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18658 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_pixel_fifo_out_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo_out_arbitrator:the_lcd_pixel_fifo_out " "Info: Elaborating entity \"lcd_pixel_fifo_out_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo_out_arbitrator:the_lcd_pixel_fifo_out\"" {  } { { "tpad_starter_sopc.v" "the_lcd_pixel_fifo_out" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18672 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_pixel_fifo.v 3 3 " "Warning: Using design file lcd_pixel_fifo.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_pixel_fifo_dual_clock_fifo " "Info: Found entity 1: lcd_pixel_fifo_dual_clock_fifo" {  } { { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lcd_pixel_fifo_dcfifo_with_controls " "Info: Found entity 2: lcd_pixel_fifo_dcfifo_with_controls" {  } { { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 lcd_pixel_fifo " "Info: Found entity 3: lcd_pixel_fifo" {  } { { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 152 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_pixel_fifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo " "Info: Elaborating entity \"lcd_pixel_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\"" {  } { { "tpad_starter_sopc.v" "the_lcd_pixel_fifo" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_pixel_fifo_dcfifo_with_controls tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls " "Info: Elaborating entity \"lcd_pixel_fifo_dcfifo_with_controls\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "lcd_pixel_fifo.v" "the_dcfifo_with_controls" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_pixel_fifo_dual_clock_fifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo " "Info: Elaborating entity \"lcd_pixel_fifo_dual_clock_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\"" {  } { { "lcd_pixel_fifo.v" "the_dcfifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCBX_DCFIFO_CBX_DCFIFO_NO_SYNCHRO_REGISTERS" "" "Warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "lcd_pixel_fifo.v" "dual_clock_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } }  } 0 0 "Warning message" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "lcd_pixel_fifo.v" "dual_clock_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Info: Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Info: Parameter \"lpm_width\" = \"69\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 139 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_l4j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_l4j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_l4j1 " "Info: Found entity 1: dcfifo_l4j1" {  } { { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_l4j1 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated " "Info: Elaborating entity \"dcfifo_l4j1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Info: Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_l4j1.tdf" "wrptr_g_gray2bin" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Info: Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_s57\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_l4j1.tdf" "rdptr_g1p" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qjc " "Info: Found entity 1: a_graycounter_qjc" {  } { { "db/a_graycounter_qjc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_qjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qjc tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|a_graycounter_qjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_qjc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|a_graycounter_qjc:wrptr_g1p\"" {  } { { "db/dcfifo_l4j1.tdf" "wrptr_g1p" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Info: Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_njc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|a_graycounter_njc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_njc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|a_graycounter_njc:wrptr_gp\"" {  } { { "db/dcfifo_l4j1.tdf" "wrptr_gp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ak31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak31 " "Info: Found entity 1: altsyncram_ak31" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ak31 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram " "Info: Elaborating entity \"altsyncram_ak31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\"" {  } { { "db/dcfifo_l4j1.tdf" "fifo_ram" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Info: Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\"" {  } { { "db/dcfifo_l4j1.tdf" "rs_dgwp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Info: Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_ld9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_ld9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ld9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_ld9:dffpipe15\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe15" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Info: Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_md9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|dffpipe_md9:ws_brp " "Info: Elaborating entity \"dffpipe_md9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|dffpipe_md9:ws_brp\"" {  } { { "db/dcfifo_l4j1.tdf" "ws_brp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mkd " "Info: Found entity 1: alt_synch_pipe_mkd" {  } { { "db/alt_synch_pipe_mkd.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_mkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mkd tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_mkd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\"" {  } { { "db/dcfifo_l4j1.tdf" "ws_dgrp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Info: Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dffpipe_nd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_nd9:dffpipe19 " "Info: Elaborating entity \"dffpipe_nd9\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_nd9:dffpipe19\"" {  } { { "db/alt_synch_pipe_mkd.tdf" "dffpipe19" { Text "D:/Files/DSD/project/tPad_Starter/db/alt_synch_pipe_mkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Info: Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cmpr_e66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_e66\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_l4j1.tdf" "rdempty_eq_comp" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_csr_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr " "Info: Elaborating entity \"lcd_sgdma_csr_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_csr_arbitrator:the_lcd_sgdma_csr\"" {  } { { "tpad_starter_sopc.v" "the_lcd_sgdma_csr" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18721 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_descriptor_read_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read " "Info: Elaborating entity \"lcd_sgdma_descriptor_read_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_descriptor_read_arbitrator:the_lcd_sgdma_descriptor_read\"" {  } { { "tpad_starter_sopc.v" "the_lcd_sgdma_descriptor_read" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18742 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_descriptor_write_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_descriptor_write_arbitrator:the_lcd_sgdma_descriptor_write " "Info: Elaborating entity \"lcd_sgdma_descriptor_write_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_descriptor_write_arbitrator:the_lcd_sgdma_descriptor_write\"" {  } { { "tpad_starter_sopc.v" "the_lcd_sgdma_descriptor_write" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18758 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_m_read_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read " "Info: Elaborating entity \"lcd_sgdma_m_read_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\"" {  } { { "tpad_starter_sopc.v" "the_lcd_sgdma_m_read" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18780 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_out_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_out_arbitrator:the_lcd_sgdma_out " "Info: Elaborating entity \"lcd_sgdma_out_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_out_arbitrator:the_lcd_sgdma_out\"" {  } { { "tpad_starter_sopc.v" "the_lcd_sgdma_out" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18793 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_sgdma.v 13 13 " "Warning: Using design file lcd_sgdma.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_lcd_sgdma " "Info: Found entity 1: control_status_slave_which_resides_within_lcd_sgdma" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo " "Info: Found entity 2: descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 327 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_lcd_sgdma " "Info: Found entity 3: descriptor_read_which_resides_within_lcd_sgdma" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 386 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_lcd_sgdma " "Info: Found entity 4: descriptor_write_which_resides_within_lcd_sgdma" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 689 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 lcd_sgdma_chain " "Info: Found entity 5: lcd_sgdma_chain" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 815 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 lcd_sgdma_command_grabber " "Info: Found entity 6: lcd_sgdma_command_grabber" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1015 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 lcd_sgdma_m_read " "Info: Found entity 7: lcd_sgdma_m_read" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 lcd_sgdma_m_readfifo_m_readfifo " "Info: Found entity 8: lcd_sgdma_m_readfifo_m_readfifo" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1443 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 lcd_sgdma_m_readfifo " "Info: Found entity 9: lcd_sgdma_m_readfifo" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1506 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 lcd_sgdma_command_fifo " "Info: Found entity 10: lcd_sgdma_command_fifo" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1675 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 lcd_sgdma_desc_address_fifo " "Info: Found entity 11: lcd_sgdma_desc_address_fifo" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1734 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 lcd_sgdma_status_token_fifo " "Info: Found entity 12: lcd_sgdma_status_token_fifo" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1793 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 lcd_sgdma " "Info: Found entity 13: lcd_sgdma" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1852 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lcd_sgdma.v(1327) " "Warning (10037): Verilog HDL or VHDL warning at lcd_sgdma.v(1327): conditional expression evaluates to a constant" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1327 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma " "Info: Elaborating entity \"lcd_sgdma\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\"" {  } { { "tpad_starter_sopc.v" "the_lcd_sgdma" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_chain tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain " "Info: Elaborating entity \"lcd_sgdma_chain\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\"" {  } { { "lcd_sgdma.v" "the_lcd_sgdma_chain" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_lcd_sgdma tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma " "Info: Elaborating entity \"control_status_slave_which_resides_within_lcd_sgdma\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma\"" {  } { { "lcd_sgdma.v" "the_control_status_slave_which_resides_within_lcd_sgdma" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 950 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_lcd_sgdma tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma " "Info: Elaborating entity \"descriptor_read_which_resides_within_lcd_sgdma\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\"" {  } { { "lcd_sgdma.v" "the_descriptor_read_which_resides_within_lcd_sgdma" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo " "Info: Elaborating entity \"descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\"" {  } { { "lcd_sgdma.v" "the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 676 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "lcd_sgdma.v" "descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Info: Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Info: Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Info: Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Info: Elaborating entity \"a_fffifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Info: Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/mux_drc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated " "Info: Elaborating entity \"mux_drc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bf " "Info: Found entity 1: cntr_0bf" {  } { { "db/cntr_0bf.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_0bf.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0bf tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated " "Info: Elaborating entity \"cntr_0bf\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Info: Elaborating entity \"a_fefifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6fg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6fg " "Info: Found entity 1: cmpr_6fg" {  } { { "db/cmpr_6fg.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cmpr_6fg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6fg tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated " "Info: Elaborating entity \"cmpr_6fg\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 364 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_lcd_sgdma tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma " "Info: Elaborating entity \"descriptor_write_which_resides_within_lcd_sgdma\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_write_which_resides_within_lcd_sgdma:the_descriptor_write_which_resides_within_lcd_sgdma\"" {  } { { "lcd_sgdma.v" "the_descriptor_write_which_resides_within_lcd_sgdma" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1004 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_command_grabber tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber " "Info: Elaborating entity \"lcd_sgdma_command_grabber\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\"" {  } { { "lcd_sgdma.v" "the_lcd_sgdma_command_grabber" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2048 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_m_read tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read " "Info: Elaborating entity \"lcd_sgdma_m_read\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\"" {  } { { "lcd_sgdma.v" "the_lcd_sgdma_m_read" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2071 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_sgdma.v(1328) " "Info (10264): Verilog HDL Case Statement information at lcd_sgdma.v(1328): all case item expressions in this case statement are onehot" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1328 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_m_readfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo " "Info: Elaborating entity \"lcd_sgdma_m_readfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\"" {  } { { "lcd_sgdma.v" "the_lcd_sgdma_m_readfifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_m_readfifo_m_readfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo " "Info: Elaborating entity \"lcd_sgdma_m_readfifo_m_readfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\"" {  } { { "lcd_sgdma.v" "the_lcd_sgdma_m_readfifo_m_readfifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "lcd_sgdma.v" "lcd_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Info: Parameter \"lpm_width\" = \"69\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dv31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_dv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dv31 " "Info: Found entity 1: scfifo_dv31" {  } { { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dv31 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated " "Info: Elaborating entity \"scfifo_dv31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k541.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_k541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k541 " "Info: Found entity 1: a_dpfifo_k541" {  } { { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k541 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo " "Info: Elaborating entity \"a_dpfifo_k541\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\"" {  } { { "db/scfifo_dv31.tdf" "dpfifo" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vd1 " "Info: Found entity 1: altsyncram_5vd1" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vd1 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram " "Info: Elaborating entity \"altsyncram_5vd1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\"" {  } { { "db/a_dpfifo_k541.tdf" "FIFOram" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Info: Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cmpr_is8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cmpr_is8:almost_full_comparer " "Info: Elaborating entity \"cmpr_is8\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_k541.tdf" "almost_full_comparer" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cmpr_is8:two_comparison " "Info: Elaborating entity \"cmpr_is8\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_k541.tdf" "two_comparison" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Info: Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_vnb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cntr_vnb:rd_ptr_msb " "Info: Elaborating entity \"cntr_vnb\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_k541.tdf" "rd_ptr_msb" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Info: Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_co7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cntr_co7:usedw_counter " "Info: Elaborating entity \"cntr_co7\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_k541.tdf" "usedw_counter" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Info: Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_0ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cntr_0ob:wr_ptr " "Info: Elaborating entity \"cntr_0ob\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_k541.tdf" "wr_ptr" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_command_fifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo " "Info: Elaborating entity \"lcd_sgdma_command_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\"" {  } { { "lcd_sgdma.v" "the_lcd_sgdma_command_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\"" {  } { { "lcd_sgdma.v" "lcd_sgdma_command_fifo_command_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\"" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Info: Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Info: Parameter \"lpm_width\" = \"104\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Info: Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kc31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kc31 " "Info: Found entity 1: scfifo_kc31" {  } { { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kc31 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated " "Info: Elaborating entity \"scfifo_kc31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ri31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ri31 " "Info: Found entity 1: a_dpfifo_ri31" {  } { { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ri31 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo " "Info: Elaborating entity \"a_dpfifo_ri31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\"" {  } { { "db/scfifo_kc31.tdf" "dpfifo" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ud1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ud1 " "Info: Found entity 1: altsyncram_3ud1" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ud1 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram " "Info: Elaborating entity \"altsyncram_3ud1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\"" {  } { { "db/a_dpfifo_ri31.tdf" "FIFOram" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Info: Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cmpr_es8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer " "Info: Elaborating entity \"cmpr_es8\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ri31.tdf" "almost_full_comparer" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Info: Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_8o7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter " "Info: Elaborating entity \"cntr_8o7\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_ri31.tdf" "usedw_counter" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Info: Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_snb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr " "Info: Elaborating entity \"cntr_snb\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_ri31.tdf" "wr_ptr" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_desc_address_fifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo " "Info: Elaborating entity \"lcd_sgdma_desc_address_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\"" {  } { { "lcd_sgdma.v" "the_lcd_sgdma_desc_address_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "lcd_sgdma.v" "lcd_sgdma_desc_address_fifo_desc_address_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1771 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1771 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Info: Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Info: Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Info: Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1771 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Info: Elaborating entity \"a_fffifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1771 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1771 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1771 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Info: Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/mux_rsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated " "Info: Elaborating entity \"mux_rsc\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_sgdma_status_token_fifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo " "Info: Elaborating entity \"lcd_sgdma_status_token_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\"" {  } { { "lcd_sgdma.v" "the_lcd_sgdma_status_token_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "lcd_sgdma.v" "lcd_sgdma_status_token_fifo_status_token_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1830 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1830 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Info: Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Info: Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1830 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Info: Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_5b31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated " "Info: Elaborating entity \"scfifo_5b31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Info: Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ch31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Info: Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_5b31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rd1 " "Info: Found entity 1: altsyncram_5rd1" {  } { { "db/altsyncram_5rd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5rd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5rd1 tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_5rd1:FIFOram " "Info: Elaborating entity \"altsyncram_5rd1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo\|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_5rd1:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ch31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ta_fifo_to_dfa_in_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa_in_arbitrator:the_lcd_ta_fifo_to_dfa_in " "Info: Elaborating entity \"lcd_ta_fifo_to_dfa_in_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa_in_arbitrator:the_lcd_ta_fifo_to_dfa_in\"" {  } { { "tpad_starter_sopc.v" "the_lcd_ta_fifo_to_dfa_in" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18845 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ta_fifo_to_dfa_out_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa_out_arbitrator:the_lcd_ta_fifo_to_dfa_out " "Info: Elaborating entity \"lcd_ta_fifo_to_dfa_out_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa_out_arbitrator:the_lcd_ta_fifo_to_dfa_out\"" {  } { { "tpad_starter_sopc.v" "the_lcd_ta_fifo_to_dfa_out" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18858 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_ta_fifo_to_dfa.v 1 1 " "Warning: Using design file lcd_ta_fifo_to_dfa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_ta_fifo_to_dfa " "Info: Found entity 1: lcd_ta_fifo_to_dfa" {  } { { "lcd_ta_fifo_to_dfa.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ta_fifo_to_dfa tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa " "Info: Elaborating entity \"lcd_ta_fifo_to_dfa\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\"" {  } { { "tpad_starter_sopc.v" "the_lcd_ta_fifo_to_dfa" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18876 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_ta_fifo_to_dfa_fifo.v 1 1 " "Warning: Using design file lcd_ta_fifo_to_dfa_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_ta_fifo_to_dfa_fifo " "Info: Found entity 1: lcd_ta_fifo_to_dfa_fifo" {  } { { "lcd_ta_fifo_to_dfa_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa_fifo.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ta_fifo_to_dfa_fifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo " "Info: Elaborating entity \"lcd_ta_fifo_to_dfa_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo\"" {  } { { "lcd_ta_fifo_to_dfa.v" "lcd_ta_fifo_to_dfa_fifo" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_ta_fifo_to_dfa_fifo.v(49) " "Warning (10230): Verilog HDL assignment warning at lcd_ta_fifo_to_dfa_fifo.v(49): truncated value with size 32 to match size of target (3)" {  } { { "lcd_ta_fifo_to_dfa_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa_fifo.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_ta_fifo_to_dfa_fifo.v(50) " "Warning (10230): Verilog HDL assignment warning at lcd_ta_fifo_to_dfa_fifo.v(50): truncated value with size 32 to match size of target (3)" {  } { { "lcd_ta_fifo_to_dfa_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa_fifo.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_ta_fifo_to_dfa_fifo.v(54) " "Warning (10230): Verilog HDL assignment warning at lcd_ta_fifo_to_dfa_fifo.v(54): truncated value with size 32 to match size of target (4)" {  } { { "lcd_ta_fifo_to_dfa_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa_fifo.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ta_sgdma_to_fifo_in_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_sgdma_to_fifo_in_arbitrator:the_lcd_ta_sgdma_to_fifo_in " "Info: Elaborating entity \"lcd_ta_sgdma_to_fifo_in_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_sgdma_to_fifo_in_arbitrator:the_lcd_ta_sgdma_to_fifo_in\"" {  } { { "tpad_starter_sopc.v" "the_lcd_ta_sgdma_to_fifo_in" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18895 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ta_sgdma_to_fifo_out_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_sgdma_to_fifo_out_arbitrator:the_lcd_ta_sgdma_to_fifo_out " "Info: Elaborating entity \"lcd_ta_sgdma_to_fifo_out_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_sgdma_to_fifo_out_arbitrator:the_lcd_ta_sgdma_to_fifo_out\"" {  } { { "tpad_starter_sopc.v" "the_lcd_ta_sgdma_to_fifo_out" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18908 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_ta_sgdma_to_fifo.v 1 1 " "Warning: Using design file lcd_ta_sgdma_to_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_ta_sgdma_to_fifo " "Info: Found entity 1: lcd_ta_sgdma_to_fifo" {  } { { "lcd_ta_sgdma_to_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_sgdma_to_fifo.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ta_sgdma_to_fifo tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_sgdma_to_fifo:the_lcd_ta_sgdma_to_fifo " "Info: Elaborating entity \"lcd_ta_sgdma_to_fifo\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_sgdma_to_fifo:the_lcd_ta_sgdma_to_fifo\"" {  } { { "tpad_starter_sopc.v" "the_lcd_ta_sgdma_to_fifo" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18926 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Info: Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "tpad_starter_sopc.v" "the_onchip_mem_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18961 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_mem.v 1 1 " "Warning: Using design file onchip_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Info: Found entity 1: onchip_mem" {  } { { "onchip_mem.v" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem " "Info: Elaborating entity \"onchip_mem\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\"" {  } { { "tpad_starter_sopc.v" "the_onchip_mem" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18973 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.v" "the_altsyncram" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.v" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Info: Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Info: Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info: Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info: Parameter \"widthad_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_mem.v" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_grb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_grb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_grb1 " "Info: Found entity 1: altsyncram_grb1" {  } { { "db/altsyncram_grb1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_grb1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_grb1 tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_grb1:auto_generated " "Info: Elaborating entity \"altsyncram_grb1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_grb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 8192 10 " "Warning: Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8192 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Warning: Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Warning: Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Warning: Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Warning: Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Warning: Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Warning: Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Warning: Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Warning: Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Warning: Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Warning: Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 11 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" "" { Text "D:/Files/DSD/project/tPad_Starter/onchip_mem.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Info: Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/decode_rsa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_grb1:auto_generated\|decode_rsa:decode3 " "Info: Elaborating entity \"decode_rsa\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_grb1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_grb1.tdf" "decode3" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_grb1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Info: Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/mux_oob.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_grb1:auto_generated\|mux_oob:mux2 " "Info: Elaborating entity \"mux_oob\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_grb1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_grb1.tdf" "mux2" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_grb1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1 " "Info: Elaborating entity \"sd_clk_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sd_clk_s1_arbitrator:the_sd_clk_s1\"" {  } { { "tpad_starter_sopc.v" "the_sd_clk_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sd_clk.v 1 1 " "Warning: Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clk " "Info: Found entity 1: sd_clk" {  } { { "sd_clk.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sd_clk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk tPad_Starter_SOPC:tPad_Starter_inst\|sd_clk:the_sd_clk " "Info: Elaborating entity \"sd_clk\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sd_clk:the_sd_clk\"" {  } { { "tpad_starter_sopc.v" "the_sd_clk" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19009 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1 " "Info: Elaborating entity \"sd_cmd_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\"" {  } { { "tpad_starter_sopc.v" "the_sd_cmd_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19033 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sd_cmd.v 1 1 " "Warning: Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd " "Info: Found entity 1: sd_cmd" {  } { { "sd_cmd.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sd_cmd.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd tPad_Starter_SOPC:tPad_Starter_inst\|sd_cmd:the_sd_cmd " "Info: Elaborating entity \"sd_cmd\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sd_cmd:the_sd_cmd\"" {  } { { "tpad_starter_sopc.v" "the_sd_cmd" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19045 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1 " "Info: Elaborating entity \"sd_dat_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sd_dat_s1_arbitrator:the_sd_dat_s1\"" {  } { { "tpad_starter_sopc.v" "the_sd_dat_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19069 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sd_dat.v 1 1 " "Warning: Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_dat " "Info: Found entity 1: sd_dat" {  } { { "sd_dat.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sd_dat.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat tPad_Starter_SOPC:tPad_Starter_inst\|sd_dat:the_sd_dat " "Info: Elaborating entity \"sd_dat\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sd_dat:the_sd_dat\"" {  } { { "tpad_starter_sopc.v" "the_sd_dat" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19081 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1 " "Info: Elaborating entity \"sd_wp_n_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1\"" {  } { { "tpad_starter_sopc.v" "the_sd_wp_n_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sd_wp_n.v 1 1 " "Warning: Using design file sd_wp_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wp_n " "Info: Found entity 1: sd_wp_n" {  } { { "sd_wp_n.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sd_wp_n.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wp_n tPad_Starter_SOPC:tPad_Starter_inst\|sd_wp_n:the_sd_wp_n " "Info: Elaborating entity \"sd_wp_n\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sd_wp_n:the_sd_wp_n\"" {  } { { "tpad_starter_sopc.v" "the_sd_wp_n" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|sdram_s1_arbitrator:the_sdram_s1 " "Info: Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "tpad_starter_sopc.v" "the_sdram_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_s1_module tPad_Starter_SOPC:tPad_Starter_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_s1_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\"" {  } { { "tpad_starter_sopc.v" "rdv_fifo_for_cpu_data_master_to_sdram_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 13612 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module tPad_Starter_SOPC:tPad_Starter_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1\"" {  } { { "tpad_starter_sopc.v" "rdv_fifo_for_lcd_sgdma_descriptor_read_to_sdram_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 13653 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module tPad_Starter_SOPC:tPad_Starter_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1_module:rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1\"" {  } { { "tpad_starter_sopc.v" "rdv_fifo_for_lcd_sgdma_m_read_to_sdram_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 13677 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram.v 2 2 " "Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info: Found entity 1: sdram_input_efifo_module" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info: Found entity 2: sdram" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(313) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(313): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 313 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(323) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(323): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 323 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(333) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(333): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 333 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(677) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(677): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 677 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram " "Info: Elaborating entity \"sdram\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\"" {  } { { "tpad_starter_sopc.v" "the_sdram" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info: Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.v" "the_sdram_input_efifo_module" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "tpad_starter_sopc.v" "the_sysid_control_slave" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid tPad_Starter_SOPC:tPad_Starter_inst\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|sysid:the_sysid\"" {  } { { "tpad_starter_sopc.v" "the_sysid" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_0_in_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0_in_arbitrator:the_tPad_Starter_SOPC_clock_0_in " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_0_in_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0_in_arbitrator:the_tPad_Starter_SOPC_clock_0_in\"" {  } { { "tpad_starter_sopc.v" "the_tPad_Starter_SOPC_clock_0_in" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_0_out_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0_out_arbitrator:the_tPad_Starter_SOPC_clock_0_out " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_0_out_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0_out_arbitrator:the_tPad_Starter_SOPC_clock_0_out\"" {  } { { "tpad_starter_sopc.v" "the_tPad_Starter_SOPC_clock_0_out" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tpad_starter_sopc_clock_0.v 5 5 " "Warning: Using design file tpad_starter_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tPad_Starter_SOPC_clock_0_edge_to_pulse " "Info: Found entity 1: tPad_Starter_SOPC_clock_0_edge_to_pulse" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 tPad_Starter_SOPC_clock_0_slave_FSM " "Info: Found entity 2: tPad_Starter_SOPC_clock_0_slave_FSM" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 tPad_Starter_SOPC_clock_0_master_FSM " "Info: Found entity 3: tPad_Starter_SOPC_clock_0_master_FSM" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 199 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 tPad_Starter_SOPC_clock_0_bit_pipe " "Info: Found entity 4: tPad_Starter_SOPC_clock_0_bit_pipe" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 tPad_Starter_SOPC_clock_0 " "Info: Found entity 5: tPad_Starter_SOPC_clock_0" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_0.v(95) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_0.v(95): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_0.v(104) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_0.v(104): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_0.v(113) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_0.v(113): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_0.v(239) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_0.v(239): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_0.v(248) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_0.v(248): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_0.v(257) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_0.v(257): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_0.v(266) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_0.v(266): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_0.v(275) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_0.v(275): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_0.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_0 tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0 " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_0\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\"" {  } { { "tpad_starter_sopc.v" "the_tPad_Starter_SOPC_clock_0" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19297 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_0_edge_to_pulse tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\|tPad_Starter_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_0_edge_to_pulse\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\|tPad_Starter_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "tpad_starter_sopc_clock_0.v" "read_done_edge_to_pulse" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 524 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_0_slave_FSM tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\|tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_0_slave_FSM\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\|tPad_Starter_SOPC_clock_0_slave_FSM:slave_FSM\"" {  } { { "tpad_starter_sopc_clock_0.v" "slave_FSM" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 547 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_0_master_FSM tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_0_master_FSM\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\|tPad_Starter_SOPC_clock_0_master_FSM:master_FSM\"" {  } { { "tpad_starter_sopc_clock_0.v" "master_FSM" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 599 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_0_bit_pipe tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\|tPad_Starter_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_0_bit_pipe\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_0:the_tPad_Starter_SOPC_clock_0\|tPad_Starter_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "tpad_starter_sopc_clock_0.v" "endofpacket_bit_pipe" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_0.v" 610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_1_in_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1_in_arbitrator:the_tPad_Starter_SOPC_clock_1_in " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_1_in_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1_in_arbitrator:the_tPad_Starter_SOPC_clock_1_in\"" {  } { { "tpad_starter_sopc.v" "the_tPad_Starter_SOPC_clock_1_in" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_1_out_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1_out_arbitrator:the_tPad_Starter_SOPC_clock_1_out " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_1_out_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1_out_arbitrator:the_tPad_Starter_SOPC_clock_1_out\"" {  } { { "tpad_starter_sopc.v" "the_tPad_Starter_SOPC_clock_1_out" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19349 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tpad_starter_sopc_clock_1.v 5 5 " "Warning: Using design file tpad_starter_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tPad_Starter_SOPC_clock_1_edge_to_pulse " "Info: Found entity 1: tPad_Starter_SOPC_clock_1_edge_to_pulse" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 tPad_Starter_SOPC_clock_1_slave_FSM " "Info: Found entity 2: tPad_Starter_SOPC_clock_1_slave_FSM" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 tPad_Starter_SOPC_clock_1_master_FSM " "Info: Found entity 3: tPad_Starter_SOPC_clock_1_master_FSM" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 199 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 tPad_Starter_SOPC_clock_1_bit_pipe " "Info: Found entity 4: tPad_Starter_SOPC_clock_1_bit_pipe" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 tPad_Starter_SOPC_clock_1 " "Info: Found entity 5: tPad_Starter_SOPC_clock_1" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_1.v(95) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_1.v(95): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_1.v(104) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_1.v(104): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_1.v(113) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_1.v(113): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_1.v(239) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_1.v(239): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_1.v(248) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_1.v(248): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_1.v(257) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_1.v(257): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_1.v(266) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_1.v(266): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tpad_starter_sopc_clock_1.v(275) " "Warning (10037): Verilog HDL or VHDL warning at tpad_starter_sopc_clock_1.v(275): conditional expression evaluates to a constant" {  } { { "tpad_starter_sopc_clock_1.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_1 tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1 " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_1\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\"" {  } { { "tpad_starter_sopc.v" "the_tPad_Starter_SOPC_clock_1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19375 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_1_edge_to_pulse tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_1_edge_to_pulse\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "tpad_starter_sopc_clock_1.v" "read_done_edge_to_pulse" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 524 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_1_slave_FSM tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_1_slave_FSM\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_slave_FSM:slave_FSM\"" {  } { { "tpad_starter_sopc_clock_1.v" "slave_FSM" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 547 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_1_master_FSM tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_1_master_FSM\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_master_FSM:master_FSM\"" {  } { { "tpad_starter_sopc_clock_1.v" "master_FSM" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 599 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_clock_1_bit_pipe tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"tPad_Starter_SOPC_clock_1_bit_pipe\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "tpad_starter_sopc_clock_1.v" "endofpacket_bit_pipe" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc_clock_1.v" 610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|timer_s1_arbitrator:the_timer_s1 " "Info: Elaborating entity \"timer_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|timer_s1_arbitrator:the_timer_s1\"" {  } { { "tpad_starter_sopc.v" "the_timer_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19400 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 1 1 " "Warning: Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/Files/DSD/project/tPad_Starter/timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer tPad_Starter_SOPC:tPad_Starter_inst\|timer:the_timer " "Info: Elaborating entity \"timer\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|timer:the_timer\"" {  } { { "tpad_starter_sopc.v" "the_timer" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19412 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_panel_busy_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_busy_s1_arbitrator:the_touch_panel_busy_s1 " "Info: Elaborating entity \"touch_panel_busy_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_busy_s1_arbitrator:the_touch_panel_busy_s1\"" {  } { { "tpad_starter_sopc.v" "the_touch_panel_busy_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19432 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "touch_panel_busy.v 1 1 " "Warning: Using design file touch_panel_busy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 touch_panel_busy " "Info: Found entity 1: touch_panel_busy" {  } { { "touch_panel_busy.v" "" { Text "D:/Files/DSD/project/tPad_Starter/touch_panel_busy.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_panel_busy tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_busy:the_touch_panel_busy " "Info: Elaborating entity \"touch_panel_busy\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_busy:the_touch_panel_busy\"" {  } { { "tpad_starter_sopc.v" "the_touch_panel_busy" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19441 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_panel_penirq_n_s1_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_penirq_n_s1_arbitrator:the_touch_panel_penirq_n_s1 " "Info: Elaborating entity \"touch_panel_penirq_n_s1_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_penirq_n_s1_arbitrator:the_touch_panel_penirq_n_s1\"" {  } { { "tpad_starter_sopc.v" "the_touch_panel_penirq_n_s1" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19467 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "touch_panel_penirq_n.v 1 1 " "Warning: Using design file touch_panel_penirq_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 touch_panel_penirq_n " "Info: Found entity 1: touch_panel_penirq_n" {  } { { "touch_panel_penirq_n.v" "" { Text "D:/Files/DSD/project/tPad_Starter/touch_panel_penirq_n.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_panel_penirq_n tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_penirq_n:the_touch_panel_penirq_n " "Info: Elaborating entity \"touch_panel_penirq_n\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_penirq_n:the_touch_panel_penirq_n\"" {  } { { "tpad_starter_sopc.v" "the_touch_panel_penirq_n" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19480 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_panel_spi_spi_control_port_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port " "Info: Elaborating entity \"touch_panel_spi_spi_control_port_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port\"" {  } { { "tpad_starter_sopc.v" "the_touch_panel_spi_spi_control_port" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19513 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "touch_panel_spi.v 1 1 " "Warning: Using design file touch_panel_spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 touch_panel_spi " "Info: Found entity 1: touch_panel_spi" {  } { { "touch_panel_spi.v" "" { Text "D:/Files/DSD/project/tPad_Starter/touch_panel_spi.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "touch_panel_spi.v(401) " "Warning (10037): Verilog HDL or VHDL warning at touch_panel_spi.v(401): conditional expression evaluates to a constant" {  } { { "touch_panel_spi.v" "" { Text "D:/Files/DSD/project/tPad_Starter/touch_panel_spi.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_panel_spi tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_spi:the_touch_panel_spi " "Info: Elaborating entity \"touch_panel_spi\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|touch_panel_spi:the_touch_panel_spi\"" {  } { { "tpad_starter_sopc.v" "the_touch_panel_spi" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19533 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_avalon_slave_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave " "Info: Elaborating entity \"tri_state_bridge_avalon_slave_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave\"" {  } { { "tpad_starter_sopc.v" "the_tri_state_bridge_avalon_slave" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19571 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_streaming_sink_arbitrator tPad_Starter_SOPC:tPad_Starter_inst\|vga_avalon_streaming_sink_arbitrator:the_vga_avalon_streaming_sink " "Info: Elaborating entity \"vga_avalon_streaming_sink_arbitrator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|vga_avalon_streaming_sink_arbitrator:the_vga_avalon_streaming_sink\"" {  } { { "tpad_starter_sopc.v" "the_vga_avalon_streaming_sink" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga " "Info: Elaborating entity \"vga\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\"" {  } { { "tpad_starter_sopc.v" "the_vga" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19609 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SINK tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga " "Info: Elaborating entity \"VGA_SINK\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\"" {  } { { "vga.v" "vga" { Text "D:/Files/DSD/project/tPad_Starter/vga.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|vga_time_generator:vga_time_generator_instance " "Info: Elaborating entity \"vga_time_generator\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|vga_time_generator:vga_time_generator_instance\"" {  } { { "ip/TERASIC_VGA/VGA_SINK.v" "vga_time_generator_instance" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_VGA/VGA_SINK.v" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(345) " "Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(345): truncated value with size 32 to match size of target (12)" {  } { { "ip/TERASIC_VGA/vga_time_generator.v" "" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_VGA/vga_time_generator.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_reset_clk_50_domain_synch_module tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch " "Info: Elaborating entity \"tPad_Starter_SOPC_reset_clk_50_domain_synch_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_clk_50_domain_synch_module:tPad_Starter_SOPC_reset_clk_50_domain_synch\"" {  } { { "tpad_starter_sopc.v" "tPad_Starter_SOPC_reset_clk_50_domain_synch" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19618 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch " "Info: Elaborating entity \"tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch\"" {  } { { "tpad_starter_sopc.v" "tPad_Starter_SOPC_reset_altpll_sys_domain_synch" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19637 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_reset_altpll_io_domain_synch_module tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch " "Info: Elaborating entity \"tPad_Starter_SOPC_reset_altpll_io_domain_synch_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch\"" {  } { { "tpad_starter_sopc.v" "tPad_Starter_SOPC_reset_altpll_io_domain_synch" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19646 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch " "Info: Elaborating entity \"tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_pclk_domain_synch_module:tPad_Starter_SOPC_reset_altpll_pclk_domain_synch\"" {  } { { "tpad_starter_sopc.v" "tPad_Starter_SOPC_reset_altpll_pclk_domain_synch" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19655 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch " "Info: Elaborating entity \"tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module\" for hierarchy \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch\"" {  } { { "tpad_starter_sopc.v" "tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 19664 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 39 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[1\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 71 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[8\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 295 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[9\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 327 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[16\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 551 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[17\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 583 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[24\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 807 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[25\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 839 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[26\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 871 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[27\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 903 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[28\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 935 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[29\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 967 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[30\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 999 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[31\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1031 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[32\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1063 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[33\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1095 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[40\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1319 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[41\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1351 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[48\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1575 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[49\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1607 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[56\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1831 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[57\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1863 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[58\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1895 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[59\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1927 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[60\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1959 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[61\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 1991 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[62\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 2023 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[63\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 2055 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 41 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 73 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[2\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 105 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[3\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 137 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[4\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 169 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[5\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 201 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[6\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 233 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[7\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 265 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[8\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 297 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[9\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 329 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[16\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 553 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[17\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 585 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[24\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 809 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[25\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 841 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[32\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1065 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[33\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1097 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[34\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1129 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[35\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1161 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[36\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1193 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[37\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1225 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[38\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1257 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[39\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1289 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[40\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1321 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[41\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1353 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[48\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1577 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[49\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1609 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[56\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1833 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[57\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 1865 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[0\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 39 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[1\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 71 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[2\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 103 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[32\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1063 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[33\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1095 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[34\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1127 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[35\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1159 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[36\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1191 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[37\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1223 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[38\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1255 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[39\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1287 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[40\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1319 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[41\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1351 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[42\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1383 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[43\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1415 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[44\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1447 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[45\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1479 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[46\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1511 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[47\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1543 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[48\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1575 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[49\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1607 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[50\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1639 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[51\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1671 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[52\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1703 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[53\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1735 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[54\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1767 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[55\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1799 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[56\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1831 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[57\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1863 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[58\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1895 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[59\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1927 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[60\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1959 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[61\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1991 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[62\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2023 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[63\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2055 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[80\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2599 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[81\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2631 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[82\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2663 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[83\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2695 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[84\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2727 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[85\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2759 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[86\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2791 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[87\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2823 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[88\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2855 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[89\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2887 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[90\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2919 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[91\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2951 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[92\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 2983 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[93\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 3015 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[94\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 3047 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[95\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 3079 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[99\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 3207 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[100\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 3239 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[101\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 3271 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[102\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 3303 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[103\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 3335 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_sj31.tdf" 41 2 0 } } { "db/dcfifo_45g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 124 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 328 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 41 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 73 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[2\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 105 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[3\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 137 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[6\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 233 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[7\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 265 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[8\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 297 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[11\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 393 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[12\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 425 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[13\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 457 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[20\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 681 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[21\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 713 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[22\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 745 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[23\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 777 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[24\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 809 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[25\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 841 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[26\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 873 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[27\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 905 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[28\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 937 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[29\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 969 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[30\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1001 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[31\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1033 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[32\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1065 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[33\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1097 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[34\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1129 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[35\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1161 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[36\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1193 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[37\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1225 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[38\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1257 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[39\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1289 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[40\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1321 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[41\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1353 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[42\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1385 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[43\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1417 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[44\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1449 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[45\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1481 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[46\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1513 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[47\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_00g1:auto_generated\|altsyncram_0k31:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_0k31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0k31.tdf" 1545 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 61 0 0 } } { "clock_crossing_sdcard.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_sdcard.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18215 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_qj31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_qj31.tdf" 41 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 124 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 328 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 73 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[2\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 105 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[3\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 137 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[7\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 265 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[8\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 297 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[9\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 329 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[34\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1129 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[35\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1161 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[36\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1193 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[37\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1225 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[38\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1257 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[39\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1289 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[40\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1321 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[41\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1353 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[42\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1385 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[43\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1417 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[44\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1449 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[45\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1481 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[46\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1513 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[47\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1545 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[48\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1577 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[49\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_ivf1:auto_generated\|altsyncram_ij31:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_ij31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ij31.tdf" 1609 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 61 0 0 } } { "clock_crossing_io.v" "" { Text "D:/Files/DSD/project/tPad_Starter/clock_crossing_io.v" 261 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18112 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 2915 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3073 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 3535 0 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9997 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18409 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[64\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[64\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 2089 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[65\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|altsyncram_ak31:fifo_ram\|q_b\[65\]\"" {  } { { "db/altsyncram_ak31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_ak31.tdf" 2121 2 0 } } { "db/dcfifo_l4j1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_l4j1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 67 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 137 0 0 } } { "lcd_pixel_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_pixel_fifo.v" 227 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18692 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[64\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 2087 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[65\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo\|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_dv31:auto_generated\|a_dpfifo_k541:dpfifo\|altsyncram_5vd1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_5vd1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_5vd1.tdf" 2119 2 0 } } { "db/a_dpfifo_k541.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_k541.tdf" 46 2 0 } } { "db/scfifo_dv31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_dv31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1484 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1580 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2090 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo\|mem " "Info: RAM logic \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lcd_ta_fifo_to_dfa_fifo.v" "mem" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa_fifo.v" 37 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[27\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 903 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[28\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 935 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[29\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 967 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[30\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 999 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[31\] " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo\|scfifo:lcd_sgdma_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_3ud1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_3ud1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_3ud1.tdf" 1031 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1712 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2103 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[217\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[217\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Info: Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Info: Parameter TAP_DISTANCE set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Info: Parameter WIDTH set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "desc_assembler\[217\]~0" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 618 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[247\]~1 " "Info: Inferred altshift_taps megafunction from the following design logic: \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[247\]~1\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Info: Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Info: Parameter TAP_DISTANCE set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Info: Parameter WIDTH set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "desc_assembler\[247\]~1" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 618 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[111\]~2 " "Info: Inferred altshift_taps megafunction from the following design logic: \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[111\]~2\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Info: Parameter TAP_DISTANCE set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Info: Parameter WIDTH set to 13" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "desc_assembler\[111\]~2" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 618 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Info: Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d4n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d4n " "Info: Found entity 1: shift_taps_d4n" {  } { { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1961.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1961 " "Info: Found entity 1: altsyncram_1961" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Info: Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/add_sub_24e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Info: Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_6pf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Info: Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Info: Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_p8h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_1 " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_1 " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Info: Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Info: Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Info: Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Info: Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_4pf.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Info: Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/cntr_r8h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_2 " "Info: Elaborated megafunction instantiation \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_2 " "Info: Instantiated megafunction \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Info: Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Info: Parameter \"WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p5n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_p5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p5n " "Info: Found entity 1: shift_taps_p5n" {  } { { "db/shift_taps_p5n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_p5n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1b1 " "Info: Found entity 1: altsyncram_m1b1" {  } { { "db/altsyncram_m1b1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_m1b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 371 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 401 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 431 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 461 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 491 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a3 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a3\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 131 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a4 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a4\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 161 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a5 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a5\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 191 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a6 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a6\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 221 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a7 " "Warning (14320): Synthesized away node \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a7\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/altsyncram_1961.tdf" 251 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 981 0 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 2035 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 18826 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "Warning: \"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 0 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 0 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Warning: Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Warning: Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "Warning: The reset input will be asserted when the evaluation time expires" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 0 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 0 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Warning: Bidir \"EX_IO\[0\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Warning: Bidir \"EX_IO\[1\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Warning: Bidir \"EX_IO\[2\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Warning: Bidir \"EX_IO\[3\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Warning: Bidir \"EX_IO\[4\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Warning: Bidir \"EX_IO\[5\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Warning: Bidir \"EX_IO\[6\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Warning: Bidir \"PS2_CLK\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 321 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Warning: Bidir \"PS2_CLK2\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 322 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Warning: Bidir \"PS2_DAT\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 323 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Warning: Bidir \"PS2_DAT2\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 324 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Warning: Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 344 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Warning: Bidir \"AUD_BCLK\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 345 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Warning: Bidir \"AUD_DACLRCK\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 347 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Warning: Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 352 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: Bidir \"I2C_SDAT\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 356 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Warning: Bidir \"ENET0_MDIO\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 363 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Warning: Bidir \"ENET1_MDIO\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 382 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Warning: Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Warning: Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Warning: Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Warning: Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Warning: Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Warning: Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Warning: Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Warning: Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Warning: Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Warning: Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Warning: Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Warning: Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Warning: Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Warning: Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Warning: Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Warning: Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Warning: Bidir \"OTG_FSPEED\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 408 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Warning: Bidir \"OTG_LSPEED\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 410 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Warning: Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Warning: Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Warning: Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Warning: Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Warning: Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Warning: Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Warning: Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Warning: Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Warning: Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Warning: Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Warning: Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Warning: Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Warning: Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Warning: Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Warning: Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Warning: Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LTM_SDA " "Warning: Bidir \"LTM_SDA\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 463 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDATA " "Warning: Bidir \"SDATA\" has no driver" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 485 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 437 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 16325 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 16324 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 16328 -1 0 } } { "touch_panel_spi.v" "" { Text "D:/Files/DSD/project/tPad_Starter/touch_panel_spi.v" 242 -1 0 } } { "touch_panel_spi.v" "" { Text "D:/Files/DSD/project/tPad_Starter/touch_panel_spi.v" 131 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 3557 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 12173 -1 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 58 2 0 } } { "db/dcfifo_ivf1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_ivf1.tdf" 62 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_q57.tdf" 32 2 0 } } { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 351 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 314 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 16698 -1 0 } } { "touch_panel_spi.v" "" { Text "D:/Files/DSD/project/tPad_Starter/touch_panel_spi.v" 252 -1 0 } } { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 586 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 7026 -1 0 } } { "jtag_uart.v" "" { Text "D:/Files/DSD/project/tPad_Starter/jtag_uart.v" 541 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 13752 -1 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_q57.tdf" 41 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 58 2 0 } } { "db/dcfifo_00g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_00g1.tdf" 62 2 0 } } { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 301 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 16432 -1 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 5409 -1 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 5809 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 6834 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 10750 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 13386 -1 0 } } { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1327 -1 0 } } { "db/dcfifo_45g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 64 2 0 } } { "db/dcfifo_45g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_45g1.tdf" 68 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_mjc.tdf" 41 2 0 } } { "db/a_graycounter_ljc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_ljc.tdf" 37 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 66 2 0 } } { "db/dcfifo_75g1.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/dcfifo_75g1.tdf" 70 2 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_577.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_ojc.tdf" 37 2 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 5841 -1 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9187 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_t57.tdf" 32 2 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 9336 -1 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 12869 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_0lc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_0lc.tdf" 37 2 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 12521 -1 0 } } { "db/shift_taps_d4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_d4n.tdf" 42 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_e4n.tdf" 39 2 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 949 -1 0 } } { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 5772 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_t57.tdf" 44 2 0 } } { "lcd_ta_fifo_to_dfa_fifo.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_ta_fifo_to_dfa_fifo.v" 38 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_1lc.tdf" 45 2 0 } } { "timer.v" "" { Text "D:/Files/DSD/project/tPad_Starter/timer.v" 166 -1 0 } } { "timer.v" "" { Text "D:/Files/DSD/project/tPad_Starter/timer.v" 175 -1 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_s57.tdf" 32 2 0 } } { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 264 -1 0 } } { "db/a_graycounter_njc.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_njc.tdf" 37 2 0 } } { "db/shift_taps_p5n.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/shift_taps_p5n.tdf" 39 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/Files/DSD/project/tPad_Starter/db/a_graycounter_s57.tdf" 43 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Warning (13410): Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] GND " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] GND " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] GND " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] GND " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] GND " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] GND " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] GND " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] GND " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Warning (13410): Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Warning (13410): Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Warning (13410): Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Warning (13410): Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Warning (13410): Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_CLK GND " "Warning (13410): Pin \"VGA_CLK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Warning (13410): Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Warning (13410): Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Warning (13410): Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Warning (13410): Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_HS GND " "Warning (13410): Pin \"VGA_HS\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Warning (13410): Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Warning (13410): Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Warning (13410): Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Warning (13410): Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_VS GND " "Warning (13410): Pin \"VGA_VS\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_DACDAT GND " "Warning (13410): Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_XCK GND " "Warning (13410): Pin \"AUD_XCK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Warning (13410): Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Warning (13410): Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_MDC GND " "Warning (13410): Pin \"ENET0_MDC\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_RST_N GND " "Warning (13410): Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Warning (13410): Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Warning (13410): Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Warning (13410): Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Warning (13410): Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_MDC GND " "Warning (13410): Pin \"ENET1_MDC\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_RST_N GND " "Warning (13410): Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Warning (13410): Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Warning (13410): Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Warning (13410): Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET_N GND " "Warning (13410): Pin \"TD_RESET_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N GND " "Warning (13410): Pin \"OTG_CS_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Warning (13410): Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Warning (13410): Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N GND " "Warning (13410): Pin \"OTG_RD_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N GND " "Warning (13410): Pin \"OTG_RST_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 412 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WE_N GND " "Warning (13410): Pin \"OTG_WE_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Warning (13410): Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Warning (13410): Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Warning (13410): Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Warning (13410): Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Warning (13410): Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Warning (13410): Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Warning (13410): Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Warning (13410): Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Warning (13410): Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Warning (13410): Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Warning (13410): Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Warning (13410): Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Warning (13410): Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Warning (13410): Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Warning (13410): Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Warning (13410): Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Warning (13410): Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Warning (13410): Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Warning (13410): Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Warning (13410): Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LB_N GND " "Warning (13410): Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_OE_N GND " "Warning (13410): Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 435 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_UB_N GND " "Warning (13410): Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 436 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_WE_N GND " "Warning (13410): Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning (13410): Pin \"FL_RST_N\" is stuck at VCC" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 444 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N VCC " "Warning (13410): Pin \"FL_WP_N\" is stuck at VCC" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 447 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_ADC_DCLK GND " "Warning (13410): Pin \"LTM_ADC_DCLK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 452 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_ADC_DIN GND " "Warning (13410): Pin \"LTM_ADC_DIN\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 453 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_B\[0\] GND " "Warning (13410): Pin \"LTM_B\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_B\[1\] GND " "Warning (13410): Pin \"LTM_B\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_B\[2\] GND " "Warning (13410): Pin \"LTM_B\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_B\[3\] GND " "Warning (13410): Pin \"LTM_B\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_B\[4\] GND " "Warning (13410): Pin \"LTM_B\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_B\[5\] GND " "Warning (13410): Pin \"LTM_B\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_B\[6\] GND " "Warning (13410): Pin \"LTM_B\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_B\[7\] GND " "Warning (13410): Pin \"LTM_B\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 455 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_DEN GND " "Warning (13410): Pin \"LTM_DEN\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 456 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_G\[0\] GND " "Warning (13410): Pin \"LTM_G\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_G\[1\] GND " "Warning (13410): Pin \"LTM_G\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_G\[2\] GND " "Warning (13410): Pin \"LTM_G\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_G\[3\] GND " "Warning (13410): Pin \"LTM_G\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_G\[4\] GND " "Warning (13410): Pin \"LTM_G\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_G\[5\] GND " "Warning (13410): Pin \"LTM_G\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_G\[6\] GND " "Warning (13410): Pin \"LTM_G\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_G\[7\] GND " "Warning (13410): Pin \"LTM_G\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 457 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_GREST GND " "Warning (13410): Pin \"LTM_GREST\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 458 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_HD GND " "Warning (13410): Pin \"LTM_HD\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 459 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_NCLK GND " "Warning (13410): Pin \"LTM_NCLK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 460 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_R\[0\] GND " "Warning (13410): Pin \"LTM_R\[0\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_R\[1\] GND " "Warning (13410): Pin \"LTM_R\[1\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_R\[2\] GND " "Warning (13410): Pin \"LTM_R\[2\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_R\[3\] GND " "Warning (13410): Pin \"LTM_R\[3\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_R\[4\] GND " "Warning (13410): Pin \"LTM_R\[4\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_R\[5\] GND " "Warning (13410): Pin \"LTM_R\[5\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_R\[6\] GND " "Warning (13410): Pin \"LTM_R\[6\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_R\[7\] GND " "Warning (13410): Pin \"LTM_R\[7\]\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 461 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_SCEN VCC " "Warning (13410): Pin \"LTM_SCEN\" is stuck at VCC" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 462 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LTM_VD GND " "Warning (13410): Pin \"LTM_VD\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 464 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HC_DIM VCC " "Warning (13410): Pin \"HC_DIM\" is stuck at VCC" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 477 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCLK GND " "Warning (13410): Pin \"SCLK\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 484 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TRIGGER GND " "Warning (13410): Pin \"TRIGGER\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 487 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "XCLKIN GND " "Warning (13410): Pin \"XCLKIN\" is stuck at GND" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 488 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "253 253 " "Info: 253 registers lost all their fanouts during netlist optimizations. The first 253 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[32\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[33\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[2\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[2\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[34\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[64\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[64\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[96\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[96\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[128\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[128\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[160\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[160\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[65\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[65\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[97\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[97\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[129\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[129\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[161\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[161\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[66\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[66\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[66\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[66\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[98\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[98\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[67\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[67\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[68\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[68\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[69\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[69\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[70\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[71\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[72\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[73\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[74\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[74\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[75\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[75\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[76\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[77\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[78\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[79\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[80\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[81\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[82\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[83\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[84\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[84\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[85\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[85\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[86\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[86\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[87\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[87\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[88\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[88\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[89\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[89\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[90\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[90\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[91\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[91\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[92\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[92\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[93\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[93\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[94\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[94\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[95\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[95\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[208\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[208\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[209\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[209\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[210\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[210\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[211\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[211\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[212\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[212\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[213\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[213\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[214\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[214\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[215\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[215\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[216\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[216\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[217\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[217\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[218\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[218\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[219\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[219\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[220\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[220\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[221\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[221\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[222\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[222\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[223\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[223\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\|data_out " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\|data_out\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\|data_in_d1 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_clock_1:the_tPad_Starter_SOPC_clock_1\|tPad_Starter_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe\|data_in_d1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[63\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[62\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[61\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[60\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[59\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[58\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[57\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[56\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[49\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[48\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[41\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[40\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[33\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[32\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[26\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[25\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[24\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[17\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[16\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[9\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[8\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[26\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[25\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[24\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[17\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[16\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[9\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[8\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma_m_read_arbitrator:the_lcd_sgdma_m_read\|dbs_latent_32_reg_segment_0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:output_buffer\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[0\]\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo\|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\|dffs\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_address_fifo_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|dffpipe_md9:ws_bwp\|dffe18a\[7\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|dffpipe_md9:ws_bwp\|dffe18a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|dffpipe_md9:ws_brp\|dffe18a\[7\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_pixel_fifo:the_lcd_pixel_fifo\|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_l4j1:auto_generated\|dffpipe_md9:ws_brp\|dffe18a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe18a\[9\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe18a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|dffpipe_oe9:ws_brp\|dffe18a\[9\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_sdcard:the_clock_crossing_sdcard\|clock_crossing_sdcard_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_45g1:auto_generated\|dffpipe_oe9:ws_brp\|dffe18a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe18a\[8\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_bwp\|dffe18a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp\|dffe18a\[8\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_upstream_fifo:the_upstream_fifo\|dcfifo:upstream_fifo\|dcfifo_75g1:auto_generated\|dffpipe_gd9:ws_brp\|dffe18a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa\|a_empty\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa\|a_empty\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo\|out_data\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo\|out_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa\|a_empty\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_64_to_32_bits_dfa:the_lcd_64_to_32_bits_dfa\|a_empty\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo\|out_data\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_ta_fifo_to_dfa:the_lcd_ta_fifo_to_dfa\|lcd_ta_fifo_to_dfa_fifo:lcd_ta_fifo_to_dfa_fifo\|out_data\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|vga_time_generator:vga_time_generator_instance\|pixel_y\[2\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|vga_time_generator:vga_time_generator_instance\|pixel_y\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|vga_time_generator:vga_time_generator_instance\|pixel_y\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|vga_time_generator:vga_time_generator_instance\|pixel_y\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|vga_time_generator:vga_time_generator_instance\|pixel_y\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|vga_time_generator:vga_time_generator_instance\|pixel_y\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|source_stream_empty_hold\[0\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|source_stream_empty_hold\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|source_stream_empty_hold\[1\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|source_stream_empty_hold\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[64\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[64\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[65\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo\|m_readfifo_data\[65\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|streaming_state~8 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|streaming_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|streaming_state~9 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|vga:the_vga\|VGA_SINK:vga\|streaming_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~9 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~10 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~13 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~14 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~16 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_next~4 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_next~5 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_next~6 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_state~14 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_state~15 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_state~16 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[159\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[159\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[158\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[158\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[157\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[157\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[156\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[156\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[155\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[155\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|read_command_data_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_command_grabber:the_lcd_sgdma_command_grabber\|read_command_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|desc_assembler\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma\|descriptor_read_address\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[27\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[28\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[29\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[30\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[31\] " "Info: Register \"tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_m_read:the_lcd_sgdma_m_read\|m_read_address\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Info: Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/DSD/project/tPad_Starter/tPad_Starter.map.smsg " "Info: Generated suppressed messages file D:/Files/DSD/project/tPad_Starter/tPad_Starter.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7 " "Info: Adding node \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "88 " "Warning: Design contains 88 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "Warning (15610): No output dependent on input pin \"CLOCK2_50\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 276 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "Warning (15610): No output dependent on input pin \"CLOCK3_50\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "Warning (15610): No output dependent on input pin \"SMA_CLKIN\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 280 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 317 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 343 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "Warning (15610): No output dependent on input pin \"ENET0_INT_N\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 360 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "Warning (15610): No output dependent on input pin \"ENET0_LINK100\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 361 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 365 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "Warning (15610): No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 366 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "Warning (15610): No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "Warning (15610): No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "Warning (15610): No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 369 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "Warning (15610): No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "Warning (15610): No output dependent on input pin \"ENETCLK_25\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "Warning (15610): No output dependent on input pin \"ENET1_INT_N\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "Warning (15610): No output dependent on input pin \"ENET1_LINK100\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 384 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "Warning (15610): No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "Warning (15610): No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 386 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "Warning (15610): No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "Warning (15610): No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 388 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "Warning (15610): No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 389 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 390 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "Warning (15610): No output dependent on input pin \"TD_CLK27\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 398 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 400 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "Warning (15610): No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 407 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "Warning (15610): No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 407 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "Warning (15610): No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 409 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "Warning (15610): No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 409 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 445 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LTM_ADC_PENIRQ_n " "Warning (15610): No output dependent on input pin \"LTM_ADC_PENIRQ_n\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 450 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LTM_ADC_BUSY " "Warning (15610): No output dependent on input pin \"LTM_ADC_BUSY\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 451 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LTM_ADC_DOUT " "Warning (15610): No output dependent on input pin \"LTM_ADC_DOUT\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 454 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "Warning (15610): No output dependent on input pin \"D\[0\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "Warning (15610): No output dependent on input pin \"D\[1\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "Warning (15610): No output dependent on input pin \"D\[2\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "Warning (15610): No output dependent on input pin \"D\[3\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[4\] " "Warning (15610): No output dependent on input pin \"D\[4\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[5\] " "Warning (15610): No output dependent on input pin \"D\[5\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[6\] " "Warning (15610): No output dependent on input pin \"D\[6\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[7\] " "Warning (15610): No output dependent on input pin \"D\[7\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[8\] " "Warning (15610): No output dependent on input pin \"D\[8\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[9\] " "Warning (15610): No output dependent on input pin \"D\[9\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[10\] " "Warning (15610): No output dependent on input pin \"D\[10\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[11\] " "Warning (15610): No output dependent on input pin \"D\[11\]\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 467 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FVAL " "Warning (15610): No output dependent on input pin \"FVAL\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 468 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LVAL " "Warning (15610): No output dependent on input pin \"LVAL\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 481 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIXCLK " "Warning (15610): No output dependent on input pin \"PIXCLK\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 482 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STROBE " "Warning (15610): No output dependent on input pin \"STROBE\"" {  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 486 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10414 " "Info: Implemented 10414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "97 " "Info: Implemented 97 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "291 " "Info: Implemented 291 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "107 " "Info: Implemented 107 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9122 " "Info: Implemented 9122 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "791 " "Info: Implemented 791 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 742 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 742 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Info: Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 16:13:15 2015 " "Info: Processing ended: Wed Jan 07 16:13:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Info: Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Info: Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 16:13:16 2015 " "Info: Processing started: Wed Jan 07 16:13:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tPad_Starter -c tPad_Starter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tPad_Starter -c tPad_Starter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tPad_Starter EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"tPad_Starter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7 Cyclone IV E PLL " "Warning: Implemented PLL \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -67.5 degrees " "Warning: Can't achieve requested value -65.0 degrees for clock output tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -67.5 degrees" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] 2 1 -68 -1875 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -68 degrees (-1875 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[3\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[3\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[4\] 8 5 0 0 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[4\] port" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32665 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32667 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32669 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32671 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32673 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info: Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info: set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info: set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_00g1 " "Info: Entity dcfifo_00g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45g1 " "Info: Entity dcfifo_45g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Info: Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ivf1 " "Info: Entity dcfifo_ivf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l4j1 " "Info: Entity dcfifo_l4j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info: Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info: set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "tPad_Starter.SDC " "Info: Reading SDC File: 'tPad_Starter.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -67.50 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -67.50 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info: Reading SDC File: 'cpu.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Info: Reading SDC File: '../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Info: Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "Info:   20.000    CLOCK2_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "Info:   20.000    CLOCK3_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info:   20.000     CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " "Info:   10.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\] " "Info:   10.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " "Info:  100.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " "Info:   25.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " "Info:   12.500 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 275 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 32629 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[0\] (placed in counter C4 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[0\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1) " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 192 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|altpll_altpll_hfu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11242 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info: Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11242 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7~0 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 31793 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 31643 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0  " "Info: Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 803 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 31665 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info: Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502 " "Info: Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502" {  } { { "pzdyqx.vhd" "" { Text "d:/mika/altera/10.1sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 984 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 31580 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11242 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 546 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 17475 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11234 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch\|data_out  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 11234 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|active_rnw~1 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 210 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 12635 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|active_cs_n~0 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|active_cs_n~0" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 207 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 12648 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~0 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~0" {  } { { "cpu.v" "" { Text "D:/Files/DSD/project/tPad_Starter/cpu.v" 563 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 14252 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[0\] " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 351 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 2364 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[2\] " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 351 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 2362 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[1\] " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "D:/Files/DSD/project/tPad_Starter/sdram.v" 351 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|sdram:the_sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 2363 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17070 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch\|data_out" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sys_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sys_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 1130 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|reset_n  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|lcd_sgdma:the_lcd_sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "lcd_sgdma.v" "" { Text "D:/Files/DSD/project/tPad_Starter/lcd_sgdma.v" 1952 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|lcd_sgdma:the_lcd_sgdma|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 4537 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch\|data_out  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\|TERASIC_IRM:irm\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[31\]~8 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|irm:the_irm\|TERASIC_IRM:irm\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[31\]~8" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "D:/Files/DSD/project/tPad_Starter/ip/TERASIC_IRM/irda_receive_terasic.v" 285 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|irm:the_irm|TERASIC_IRM:irm|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|DATA_BUF[31]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 17544 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17115 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch\|data_out" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_io_domain_synch_module:tPad_Starter_SOPC_reset_altpll_io_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 1127 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch\|data_out  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17205 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tPad_Starter_SOPC:tPad_Starter_inst\|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch\|data_out" } } } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch_module:tPad_Starter_SOPC_reset_altpll_sdcard_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 1121 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|prev_reset  " "Info: Automatically promoted node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|readdata\[0\]~1 " "Info: Destination node tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|readdata\[0\]~1" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 255 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|readdata[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 17396 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 302 -1 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tPad_Starter_SOPC:tPad_Starter_inst|altpll:the_altpll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 10805 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Info: Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Info: Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON d1_in_a_write_cycle " "Info: Wildcard assignment \"Fast Output Enable Register=ON\" to \"d1_in_a_write_cycle\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 0 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 0 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Extra Info: Packed 10 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 I/O Input Buffer " "Extra Info: Packed 40 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "129 I/O Output Buffer " "Extra Info: Packed 129 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "105 " "Extra Info: Created 105 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7 clk\[3\] HC_NCLK~output " "Warning: PLL \"tPad_Starter_SOPC:tPad_Starter_inst\|altpll:the_altpll\|altpll_altpll_hfu2:sd1\|pll7\" output port clk\[3\] feeds output pin \"HC_NCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 150 -1 0 } } { "altpll.v" "" { Text "D:/Files/DSD/project/tPad_Starter/altpll.v" 286 0 0 } } { "tpad_starter_sopc.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter_sopc.v" 17985 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 616 0 0 } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 479 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[25\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[26\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[27\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[28\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[29\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[31\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[32\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[33\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[34\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Warning: Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Warning: Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Warning: Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Warning: Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Warning: Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Warning: Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Warning: Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Warning: Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Warning: Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Warning: Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Warning: Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Warning: Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Warning: Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Warning: Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Warning: Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Warning: Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Warning: Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Warning: Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Warning: Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Warning: Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Warning: Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Warning: Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Warning: Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Warning: Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Warning: Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Warning: Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Warning: Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Warning: Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Warning: Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Warning: Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Warning: Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Warning: Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Warning: Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Warning: Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Warning: Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Warning: Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Warning: Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Warning: Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning: Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning: Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning: Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning: Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Warning: Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning: Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning: Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning: Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning: Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Warning: Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Warning: Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Warning: Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Warning: Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning: Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning: Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning: Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning: Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning: Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning: Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning: Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning: Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning: Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning: Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning: Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning: Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning: Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning: Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning: Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning: Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning: Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning: Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning: Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning: Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning: Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning: Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning: Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning: Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning: Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning: Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning: Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning: Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning: Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning: Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning: Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning: Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning: Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning: Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning: Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning: Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning: Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning: Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning: Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning: Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning: Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning: Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning: Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning: Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning: Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning: Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning: Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning: Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning: Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning: Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning: Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning: Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning: Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning: Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning: Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning: Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning: Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning: Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning: Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning: Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning: Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning: Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning: Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning: Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning: Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning: Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning: Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning: Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Info: Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Info: Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X46_Y24 X57_Y36 " "Info: Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Info: Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "135 Cyclone IV E " "Warning: 135 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Info: Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 276 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 805 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Info: Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 277 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 806 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Info: Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 280 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 807 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 316 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 815 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 317 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 816 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Info: Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 343 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 830 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Info: Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 361 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 842 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Info: Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 375 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 854 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Info: Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 380 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 857 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Info: Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 396 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 869 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Info: Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 600 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Info: Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 601 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Info: Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 602 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Info: Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 603 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Info: Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 604 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Info: Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 605 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Info: Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 606 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Info: Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 397 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 607 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Info: Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 398 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 870 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Info: Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 400 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 872 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Info: Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 407 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 628 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Info: Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 407 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 629 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Info: Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 409 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 630 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Info: Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 409 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 631 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 445 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 894 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_PENIRQ_n 3.3-V LVTTL AB22 " "Info: Pin LTM_ADC_PENIRQ_n uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_ADC_PENIRQ_n } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_ADC_PENIRQ_n" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 450 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_ADC_PENIRQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 897 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_BUSY 3.3-V LVTTL AB21 " "Info: Pin LTM_ADC_BUSY uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_ADC_BUSY } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_ADC_BUSY" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 451 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_ADC_BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 898 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_DOUT 3.3-V LVTTL AC15 " "Info: Pin LTM_ADC_DOUT uses I/O standard 3.3-V LVTTL at AC15" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_ADC_DOUT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_ADC_DOUT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 454 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_ADC_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 901 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Info: Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 467 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Info: Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 468 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Info: Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 469 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Info: Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 470 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Info: Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 471 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Info: Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 472 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Info: Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 473 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Info: Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 321 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 818 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Info: Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 322 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 819 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Info: Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 323 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 820 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Info: Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 324 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 821 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Info: Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 344 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 831 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Info: Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 345 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 832 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Info: Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 347 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 834 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Info: Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 352 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 837 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Info: Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 356 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 839 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Info: Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 612 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Info: Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 613 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Info: Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 614 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Info: Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 615 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Info: Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 616 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Info: Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 617 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Info: Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 618 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Info: Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 619 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Info: Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 620 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Info: Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 621 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Info: Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 622 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Info: Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 623 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Info: Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 624 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Info: Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 625 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Info: Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 626 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Info: Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 627 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Info: Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 408 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 874 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Info: Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 410 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 875 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Info: Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 703 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Info: Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 704 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Info: Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 705 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Info: Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 706 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Info: Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 707 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Info: Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 708 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Info: Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 709 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Info: Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 710 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Info: Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 711 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Info: Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 712 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Info: Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 713 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Info: Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 714 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Info: Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 715 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Info: Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 716 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Info: Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 717 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Info: Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 718 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_SDA 3.3-V LVTTL AG26 " "Info: Pin LTM_SDA uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_SDA } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_SDA" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 463 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 907 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Info: Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 548 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Info: Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 549 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Info: Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 550 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Info: Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 551 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Info: Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 552 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Info: Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 553 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Info: Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 554 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Info: Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 308 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 555 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 328 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 823 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Info: Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 329 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 556 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Info: Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 329 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 557 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Info: Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 329 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 558 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Info: Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 329 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 559 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 647 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 648 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 649 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 650 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 651 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 652 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 653 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 654 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 655 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 656 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 657 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 658 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 659 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 660 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 661 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 662 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Info: Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 663 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Info: Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 664 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Info: Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 665 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Info: Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 666 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Info: Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 667 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Info: Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 668 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Info: Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 669 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Info: Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 670 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Info: Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 671 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Info: Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 672 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Info: Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 673 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Info: Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 674 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Info: Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 675 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Info: Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 676 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Info: Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 677 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Info: Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 425 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 678 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Info: Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 742 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Info: Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 743 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Info: Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 744 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Info: Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 745 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Info: Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 746 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Info: Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 747 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Info: Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 748 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Info: Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 442 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 749 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 275 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 804 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 330 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 824 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Info: Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 416 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 879 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "54 " "Warning: Following 54 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Info: Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 467 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Info: Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 468 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Info: Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 469 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Info: Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 470 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Info: Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 471 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Info: Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 472 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Info: Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 291 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 473 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Info: Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 321 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 818 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Info: Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 322 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 819 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Info: Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 323 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 820 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Info: Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 324 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 821 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 344 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 831 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 345 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 832 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 347 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 834 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Info: Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 352 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 837 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 356 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 839 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Info: Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 363 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 844 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Info: Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 382 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 859 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 612 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 613 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 614 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 615 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 616 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 617 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 618 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 619 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 620 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 621 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 622 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 623 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 624 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 625 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 626 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 406 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 627 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info: Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 408 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 874 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info: Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 410 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 875 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 703 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 704 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 705 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 706 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 707 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 708 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 709 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 710 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 711 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 712 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 713 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 714 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 715 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 716 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 717 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 433 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 718 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LTM_SDA a permanently disabled " "Info: Pin LTM_SDA has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { LTM_SDA } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LTM_SDA" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 463 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LTM_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 907 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDATA a permanently disabled " "Info: Pin SDATA has a permanently disabled output enable" {  } { { "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mika/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { SDATA } } } { "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mika/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDATA" } } } } { "tpad_starter.v" "" { Text "D:/Files/DSD/project/tPad_Starter/tpad_starter.v" 485 0 0 } } { "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mika/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/DSD/project/tPad_Starter/" { { 0 { 0 ""} 0 923 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 250 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Info: Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 16:15:03 2015 " "Info: Processing ended: Wed Jan 07 16:15:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Info: Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Info: Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 16:15:04 2015 " "Info: Processing started: Wed Jan 07 16:15:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tPad_Starter -c tPad_Starter " "Info: Command: quartus_sta tPad_Starter -c tPad_Starter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 16:15:05 2015 " "Info: Processing started: Wed Jan 07 16:15:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tPad_Starter -c tPad_Starter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tPad_Starter -c tPad_Starter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info: Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info: set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info: set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info: set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_00g1 " "Info: Entity dcfifo_00g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_45g1 " "Info: Entity dcfifo_45g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Info: Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ivf1 " "Info: Entity dcfifo_ivf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l4j1 " "Info: Entity dcfifo_l4j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info: Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info: set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "tPad_Starter.SDC " "Info: Reading SDC File: 'tPad_Starter.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -67.50 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -67.50 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} " "Info: create_generated_clock -source \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\} \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info: Reading SDC File: 'cpu.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Info: Reading SDC File: '../../../../mika/altera/10.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.548 " "Info: Worst-case setup slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.548         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.861         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     5.861         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.612         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    17.612         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.782         0.000 CLOCK_50  " "Info:    17.782         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.311         0.000 altera_reserved_tck  " "Info:    44.311         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.939         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    90.939         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Info: Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281         0.000 altera_reserved_tck  " "Info:     0.281         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.323         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.385         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.387         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     0.388         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 CLOCK_50  " "Info:     0.402         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.864 " "Info: Worst-case recovery slack is -1.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.864       -57.966 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:    -1.864       -57.966 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474       -97.583 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:    -1.474       -97.583 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.646         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.444         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     5.444         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.939         0.000 CLOCK_50  " "Info:     7.939         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.289         0.000 altera_reserved_tck  " "Info:    43.289         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Info: Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 0 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.118 " "Info: Worst-case removal slack is -2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118        -2.118 altera_reserved_tck  " "Info:    -2.118        -2.118 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541         0.000 CLOCK_50  " "Info:     0.541         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.832         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     1.229         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.447         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     1.447         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.801         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     2.801         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.625 " "Info: Worst-case minimum pulse width slack is 4.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.625         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     4.625         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.950         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     5.950         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684         0.000 CLOCK_50  " "Info:     9.684         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.201         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    12.201         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.213         0.000 altera_reserved_tck  " "Info:    29.213         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.696         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    49.696         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Warning: Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 0 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Info: Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Info: Number of Synchronizer Chains Found: 90" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.202 ns " "Info: Worst Case Available Settling Time: 14.202 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Info: Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 16:15:10 2015 " "Info: Processing ended: Wed Jan 07 16:15:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.408 " "Info: Worst-case setup slack is 1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     1.408         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     6.375         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.993         0.000 CLOCK_50  " "Info:    17.993         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.181         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    18.181         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.505         0.000 altera_reserved_tck  " "Info:    44.505         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   91.681         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    91.681         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.137 " "Info: Worst-case hold slack is -0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137        -0.531 altera_reserved_tck  " "Info:    -0.137        -0.531 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.330         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.337         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.338         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     0.339         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 CLOCK_50  " "Info:     0.354         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.425 " "Info: Worst-case recovery slack is -1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425       -42.016 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:    -1.425       -42.016 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068       -67.160 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:    -1.068       -67.160 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     1.081         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.889         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     5.889         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.063         0.000 CLOCK_50  " "Info:     8.063         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.671         0.000 altera_reserved_tck  " "Info:    43.671         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.118 " "Info: Worst-case removal slack is -2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118        -2.118 altera_reserved_tck  " "Info:    -2.118        -2.118 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664         0.000 CLOCK_50  " "Info:     0.664         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.751         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     1.093         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     1.308         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.595         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     2.595         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.650 " "Info: Worst-case minimum pulse width slack is 4.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.650         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     4.650         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.938         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     5.938         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690         0.000 CLOCK_50  " "Info:     9.690         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.191         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    12.191         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.426         0.000 altera_reserved_tck  " "Info:    29.426         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.688         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    49.688         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Info: Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Info: Number of Synchronizer Chains Found: 90" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.682 ns " "Info: Worst Case Available Settling Time: 14.682 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.187 " "Info: Worst-case setup slack is 3.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.187         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     3.187         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.197         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     9.197         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.928         0.000 CLOCK_50  " "Info:    18.928         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.280         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    21.280         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.449         0.000 altera_reserved_tck  " "Info:    47.449         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.448         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    95.448         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Info: Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.127         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.171         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.174         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     0.175         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 altera_reserved_tck  " "Info:     0.179         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 CLOCK_50  " "Info:     0.181         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.198 " "Info: Worst-case recovery slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.198         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.422         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.701         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     2.701         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.556         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     7.556         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.839         0.000 CLOCK_50  " "Info:     8.839         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.136         0.000 altera_reserved_tck  " "Info:    46.136         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.801 " "Info: Worst-case removal slack is -0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801        -0.801 altera_reserved_tck  " "Info:    -0.801        -0.801 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063         0.000 CLOCK_50  " "Info:     0.063         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     0.388         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:     0.582         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     0.697         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.395         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:     1.395         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.749 " "Info: Worst-case minimum pulse width slack is 4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\]  " "Info:     4.749         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.003         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\]  " "Info:     6.003         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.267         0.000 CLOCK_50  " "Info:     9.267         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.256         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\]  " "Info:    12.256         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "Info:    16.000         0.000 CLOCK2_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "Info:    16.000         0.000 CLOCK3_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.248         0.000 altera_reserved_tck  " "Info:    29.248         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.751         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\]  " "Info:    49.751         0.000 tPad_Starter_inst\|the_altpll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Info: Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Info: Number of Synchronizer Chains Found: 90" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info: Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.210 ns " "Info: Worst Case Available Settling Time: 17.210 ns" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Info: Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 16:15:23 2015 " "Info: Processing ended: Wed Jan 07 16:15:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 996 s " "Info: Quartus II Full Compilation was successful. 0 errors, 996 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
