
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.248118                       # Number of seconds simulated
sim_ticks                                248117765000                       # Number of ticks simulated
final_tick                               3327894389000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 229564                       # Simulator instruction rate (inst/s)
host_op_rate                                   241760                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               22871835                       # Simulator tick rate (ticks/s)
host_mem_usage                                1005412                       # Number of bytes of host memory used
host_seconds                                 10848.18                       # Real time elapsed on the host
sim_insts                                  2490356723                       # Number of instructions simulated
sim_ops                                    2622651242                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd     12288000                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total       12288000                       # Number of bytes read from this memory
system.realview.vram.bytes_written::switch_cpus0.data          256                       # Number of bytes written to this memory
system.realview.vram.bytes_written::total          256                       # Number of bytes written to this memory
system.realview.vram.num_reads::realview.clcd      1536000                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total         1536000                       # Number of read requests responded to by this memory
system.realview.vram.num_writes::switch_cpus0.data           64                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::total             64                       # Number of write requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     49524870                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          49524870                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::switch_cpus0.data         1032                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::total             1032                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::switch_cpus0.data         1032                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     49524870                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         49525902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker       102528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       207168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      4409728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       122240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       118336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      6695680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        58688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        13248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       733504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      3469056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        77376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        24960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      1536128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      8767872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     35795264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           62143040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       207168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       118336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       733504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      1536128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2595456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26197056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26197056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker         1602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        68902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         1910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       104620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        11461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        54204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        24002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       136998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       559301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              970985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        409329                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             409329                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       413223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        24762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst       834958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     17772722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       492669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        18314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       476935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     26985895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       236533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        53394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2956274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     13981490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       311852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       100597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      6191125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     35337542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     144267235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              1032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data               774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst               258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data               258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             250457842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       834958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       476935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2956274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      6191125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         1032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst          258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10460581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       105583153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105583153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       105583153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       413223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        24762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       834958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     17772722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       492669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        18314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       476935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     26985895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       236533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        53394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2956274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     13981490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       311852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       100597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      6191125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     35337542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    144267235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             1032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data              774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst              258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data              258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            356040995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      970976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     409329                       # Number of write requests accepted
system.mem_ctrls.readBursts                    970976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   409329                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               61940224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  202240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26195776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                62142464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26197056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3160                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        65027                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             51722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             67276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             71826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             70021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             62244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             70654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            59234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            55647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24451                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  248117031000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                970976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               409329                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  363454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  103780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   70247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   52611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   28126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   23657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       657954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.954653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.195803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.924265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       454470     69.07%     69.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       113545     17.26%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        43503      6.61%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13417      2.04%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11411      1.73%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7023      1.07%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4048      0.62%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3271      0.50%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7266      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       657954                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.749302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.886648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.530400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         24344     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24348                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.810785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.760485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.367666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16472     67.65%     67.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              410      1.68%     69.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5123     21.04%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1371      5.63%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              495      2.03%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              233      0.96%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              109      0.45%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.17%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.15%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24348                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  36979655704                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             55126205704                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4839080000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38209.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56959.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       249.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    250.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   653284                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                16.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     179755.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    52.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    60347007964                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      8285160000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    179484748286                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              2590411320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              2383720920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1413418875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              1300641375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0             3950676600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1             3598288200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1397599920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1254722400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0         16205772960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1         16205772960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        107469783315                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        103962833235                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0         54598401750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1         57674673750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          187626064740                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          186380652840                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           756.200254                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           751.180798                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            6304449                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6304448                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               729                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              729                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2023175                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1218725                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           59703                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10881                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          70584                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1208171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1208171                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       115610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       402375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         4301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       122232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        93262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       638870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         5232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       144689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       828809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1001094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        29829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       129029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      5700193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      6600960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       226100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       682045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16724630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3699456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     15601570                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side         6184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       238008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2984384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     24845732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         9604                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       283732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     26521856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     37428956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        39796                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       200928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    182406144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    257465768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       249792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       870768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              552852678                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1685147                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10859478                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           23.112227                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.315645                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23               9640753     88.78%     88.78% # Request fanout histogram
system.tol2bus.snoop_fanout::24               1218725     11.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             23                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             24                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10859478                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6867898640                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          87187085                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         238883931                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2770237                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          63376200                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          70270119                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         379796755                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2844993                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          74627787                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        623813311                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        604262604                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         19928206                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         78985547                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy       4280671452                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            1.7                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       3760186136                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy        163738141                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        464921292                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              844504                       # Transaction distribution
system.membus.trans_dist::ReadResp             844504                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::Writeback            409329                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            72425                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10316                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           65027                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132657                       # Transaction distribution
system.membus.trans_dist::ReadExResp           130515                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2501209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2510735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2510735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        13946                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         4944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     88340096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     88358986                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88358986                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            19856                       # Total snoops (count)
system.membus.snoop_fanout::samples           1465197                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1465197    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1465197                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4593474                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2151965                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          4947484183                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         9040054065                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      155968472                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    101759739                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5757691                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     61119564                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       53323714                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    87.244919                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       23787414                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       391650                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            36667963                       # DTB read hits
system.switch_cpus0.dtb.read_misses             26195                       # DTB read misses
system.switch_cpus0.dtb.write_hits           19155945                       # DTB write hits
system.switch_cpus0.dtb.write_misses            41370                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   8                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        19482                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid            973                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries             568                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               10                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults         10938                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              143                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        36694158                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       19197315                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                 55823908                       # DTB hits
system.switch_cpus0.dtb.misses                  67565                       # DTB misses
system.switch_cpus0.dtb.accesses             55891473                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits           289429713                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              1497                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   8                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        19482                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid            973                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries             329                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults              777                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       289431210                       # ITB inst accesses
system.switch_cpus0.itb.hits                289429713                       # DTB hits
system.switch_cpus0.itb.misses                   1497                       # DTB misses
system.switch_cpus0.itb.accesses            289431210                       # DTB accesses
system.switch_cpus0.numCycles               485773478                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      6498891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             900496548                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          155968472                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     77111128                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            472637967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11541748                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             20010                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         3639                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        31954                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       230609                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         5530                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        289428803                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        15720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            393                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    485199474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.919586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.012115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        27176253      5.60%      5.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       188061923     38.76%     44.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        66563828     13.72%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       203397470     41.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    485199474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.321072                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.853738                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        29638004                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     50022395                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        376875441                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     23055207                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       5608420                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     28365620                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       162757                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     875507115                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     23245475                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       5608420                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        56899209                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       16647213                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6923028                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        372424954                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     26696643                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     852533446                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     11091998                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      5790412                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       9675093                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         21475                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2982873                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1170442667                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   3953943440                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1167938811                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         1185                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    990947896                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       179494723                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       215418                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       203445                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         39427545                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     39847621                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23336438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2135768                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1791602                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         840477961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       563774                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        754988110                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      9783397                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    120979176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    422648263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        10985                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    485199474                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.556037                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.858418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     76545244     15.78%     15.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    103542810     21.34%     37.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    264999469     54.62%     91.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     39002194      8.04%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      1109005      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5          752      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    485199474                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu      213602310     90.65%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult          1234      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      13512002      5.73%     96.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      8508080      3.61%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         1279      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    690030016     91.40%     91.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      5349087      0.71%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            3      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40222538      5.33%     97.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     19385021      2.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     754988110                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.554198                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          235623626                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.312089                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2240577890                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    962021293                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    748334280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         4825                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         1930                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         1232                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     990607364                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           3093                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      2012418                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6158270                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4978                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         2349                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      4331054                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads      1445047                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        37563                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       5608420                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       13294671                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97912                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    841044037                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     39847621                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     23336438                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       207637                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        28362                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         2349                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      3204441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2898590                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      6103031                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    750902070                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     38794429                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4018487                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 2302                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            57988493                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       125702523                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          19194064                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.545786                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             748433611                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            748335512                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        572953680                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       1567868778                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.540503                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.365435                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    109900257                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       552789                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5595237                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    468931248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.535101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290794                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89717712     19.13%     19.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    172368798     36.76%     55.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    129924632     27.71%     83.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     46646682      9.95%     93.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     18490097      3.94%     97.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      4128270      0.88%     98.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3828197      0.82%     99.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       487198      0.10%     99.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3339662      0.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    468931248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    695347073                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     719856710                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              52694735                       # Number of memory references committed
system.switch_cpus0.commit.loads             33689351                       # Number of loads committed
system.switch_cpus0.commit.membars             345627                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         122214613                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              1232                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        645401957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls     20004546                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    661960136     91.96%     91.96% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      5201673      0.72%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          166      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     33689351      4.68%     97.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     19005384      2.64%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    719856710                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      3339662                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads          1295253081                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1675778800                       # The number of ROB writes
system.switch_cpus0.timesIdled                  14677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 574004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            10462032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          695346184                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            719855821                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.698607                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.698607                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.431421                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.431421                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       942603085                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      520781138                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              754                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             864                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2372449669                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       510156930                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      890791629                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        377887                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      157882971                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    103445008                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5705646                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     58237882                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       54031349                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    92.776981                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       24015574                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect       304615                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            37715974                       # DTB read hits
system.switch_cpus1.dtb.read_misses             28614                       # DTB read misses
system.switch_cpus1.dtb.write_hits           19538745                       # DTB write hits
system.switch_cpus1.dtb.write_misses            57939                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   8                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        19482                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid            973                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            1150                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults               26                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults         10564                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              424                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        37744588                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       19596684                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                 57254719                       # DTB hits
system.switch_cpus1.dtb.misses                  86553                       # DTB misses
system.switch_cpus1.dtb.accesses             57341272                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits           294228741                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              1545                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   8                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        19482                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid            973                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries             621                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults              421                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       294230286                       # ITB inst accesses
system.switch_cpus1.itb.hits                294228741                       # DTB hits
system.switch_cpus1.itb.misses                   1545                       # DTB misses
system.switch_cpus1.itb.accesses            294230286                       # DTB accesses
system.switch_cpus1.numCycles               495813910                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      6283003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             918894760                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          157882971                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     78046923                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            483254558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11453804                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             24063                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         3199                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        16567                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       203331                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         3104                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        294228108                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        12069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            709                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    495514727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.916824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.014766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        28420524      5.74%      5.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       192187932     38.79%     44.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        67092125     13.54%     58.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       207814146     41.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    495514727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.318432                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.853306                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30450734                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     52587224                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        382463677                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     24403343                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       5609748                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     28446330                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       117471                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     894212345                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     23140143                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       5609748                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        58350057                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       18411878                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5902062                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        378734397                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     28506584                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     871001956                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     11157479                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      6239374                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      10413405                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         17627                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3247432                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1198139801                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   4045283737                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1201168757                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         5516                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1015792406                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       182347392                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       174899                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       162689                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         41986635                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     40652759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     23732940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      1815392                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1124771                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         859009412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       522197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        772071865                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      9792968                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    122864700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    429746706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        89232                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    495514727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.558121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.856515                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     77561582     15.65%     15.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    105855997     21.36%     37.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    271148204     54.72%     91.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     39877531      8.05%     99.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      1070198      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         1215      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    495514727                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      217849130     90.42%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          1218      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      13811152      5.73%     96.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      9257068      3.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        10796      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    705574364     91.39%     91.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      5493514      0.71%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd          112      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          440      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     92.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     41204599      5.34%     97.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     19788040      2.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     772071865                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.557181                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          240918568                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.312042                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2290355567                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    982392866                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    765377830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        14426                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         5496                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         4432                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1012970245                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           9392                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      2015421                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6095866                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4394                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         2091                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      4364373                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      1540155                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        78813                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       5609748                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       14126571                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105501                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    859537483                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     40652759                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     23732940                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       252745                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47588                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        21718                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         2091                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      3157820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2950415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      6108235                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    768091261                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     39810859                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3894063                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 5874                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            59391345                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       127621463                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          19580486                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.549152                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             765494111                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            765382262                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        587585522                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1608679492                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.543689                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.365260                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    111614512                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       432965                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5588492                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    479041487                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.537328                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.285011                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     90588621     18.91%     18.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    176528170     36.85%     55.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    133445262     27.86%     83.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     47600598      9.94%     93.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     18868548      3.94%     97.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      4343346      0.91%     98.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3919237      0.82%     99.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       464387      0.10%     99.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3283318      0.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    479041487                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    711747219                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     736444085                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              53925460                       # Number of memory references committed
system.switch_cpus1.commit.loads             34556893                       # Number of loads committed
system.switch_cpus1.commit.membars             258738                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         124045538                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              4432                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        660654852                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     20207191                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    677176785     91.95%     91.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      5341400      0.73%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          440      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     34556893      4.69%     97.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     19368567      2.63%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    736444085                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      3283318                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads          1323605821                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1712587653                       # The number of ROB writes
system.switch_cpus1.timesIdled                  10460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 299183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              421600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          711742777                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            736439643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.696620                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.696620                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.435504                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.435504                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       970136346                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      532604595                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             4734                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             544                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       2426753571                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       523901455                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads      908029319                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        295457                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      143515331                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     94073300                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5321489                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     59580507                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       49848398                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    83.665616                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       21618640                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       252601                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            37702145                       # DTB read hits
system.switch_cpus2.dtb.read_misses             52646                       # DTB read misses
system.switch_cpus2.dtb.write_hits           21997359                       # DTB write hits
system.switch_cpus2.dtb.write_misses            13462                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   8                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        19482                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid            973                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            6190                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              222                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          1382                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults             2166                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        37754791                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses       22010821                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 59699504                       # DTB hits
system.switch_cpus2.dtb.misses                  66108                       # DTB misses
system.switch_cpus2.dtb.accesses             59765612                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits           261735542                       # ITB inst hits
system.switch_cpus2.itb.inst_misses             10258                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   8                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        19482                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid            973                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3682                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             3609                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       261745800                       # ITB inst accesses
system.switch_cpus2.itb.hits                261735542                       # DTB hits
system.switch_cpus2.itb.misses                  10258                       # DTB misses
system.switch_cpus2.itb.accesses            261745800                       # DTB accesses
system.switch_cpus2.numCycles               455710520                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     10823001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             817595087                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          143515331                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     71467038                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            435235668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10921582                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles            128150                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        11847                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       152633                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles      1705177                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        29568                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        261731294                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       109397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           2466                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    453546835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.882068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.044153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        36216013      7.99%      7.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       168490955     37.15%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        61404583     13.54%     58.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       187435284     41.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    453546835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.314927                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.794111                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31864530                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     53059965                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        342238104                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     21136144                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5248090                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     25689199                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       215306                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     798711046                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     21487386                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5248090                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        56964516                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       16503536                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     12982415                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        338016625                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     23831651                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     776976381                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts     10170775                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      5451185                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8248094                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        166005                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       2729821                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1053827523                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3592540879                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1050832981                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        21258                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    888311161                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       165516358                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       571973                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       470344                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         36374125                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     40985377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     26131467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      2266620                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2734418                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         765130073                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1333845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        688384770                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      8768888                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    112304100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    383033546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       389036                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    453546835                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.517781                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.891865                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81697537     18.01%     18.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     95933744     21.15%     39.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    236736823     52.20%     91.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     37738115      8.32%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1440045      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          571      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    453546835                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu      191075022     88.85%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult          1528      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      13939219      6.48%     95.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     10041509      4.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        47947      0.01%      0.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    620106779     90.08%     90.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      4703362      0.68%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd          108      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            7      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            2      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            6      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            2      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1842      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     90.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     41149419      5.98%     96.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     22375296      3.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     688384770                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.510575                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          215057278                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.312409                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2054075721                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    878753052                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    681759180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        66820                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        24514                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        20124                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     903350466                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          43635                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1620935                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6549263                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         4943                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         9747                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4360846                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads      1297588                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       217637                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5248090                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       12255110                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       130503                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    766583149                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     40985377                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     26131467                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       844764                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        50416                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         9747                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      2874905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2722851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      5597756                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    684466747                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     39698829                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3852020                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               119231                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            61847169                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       114677235                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          22148340                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.501977                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             682011188                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            681779304                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        512939588                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1388544165                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.496080                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.369408                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    101665181                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       944809                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5108788                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    438409502                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.491250                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.331297                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     96391879     21.99%     21.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    156301510     35.65%     57.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    115867725     26.43%     84.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     41471387      9.46%     93.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     16354338      3.73%     97.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4084894      0.93%     98.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3696115      0.84%     99.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       624635      0.14%     99.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3617019      0.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    438409502                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    625655465                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     653778230                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              56206734                       # Number of memory references committed
system.switch_cpus2.commit.loads             34436113                       # Number of loads committed
system.switch_cpus2.commit.membars             408411                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         110949758                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             20112                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        585695424                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     18080770                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    593001483     90.70%     90.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      4568165      0.70%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            2      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            4      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            2      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc         1840      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     34436113      5.27%     96.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     21770621      3.33%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    653778230                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      3617019                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads          1188955073                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1525992070                       # The number of ROB writes
system.switch_cpus2.timesIdled                  89886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2163685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            40524990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          625559228                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            653681993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.728485                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.728485                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.372712                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.372712                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       849855310                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      472824532                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            18802                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            3901                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       2173442317                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       454158865                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      841437586                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        696196                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      118881762                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     81468398                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5290142                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     63537879                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       46660463                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    73.437237                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       15769185                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect       150068                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            61624269                       # DTB read hits
system.switch_cpus3.dtb.read_misses            312013                       # DTB read misses
system.switch_cpus3.dtb.write_hits           45900764                       # DTB write hits
system.switch_cpus3.dtb.write_misses            91189                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   8                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        19482                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid            973                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries           39934                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             1743                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          6447                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults            15806                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        61936282                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses       45991953                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                107525033                       # DTB hits
system.switch_cpus3.dtb.misses                 403202                       # DTB misses
system.switch_cpus3.dtb.accesses            107928235                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits           200764476                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             83607                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   8                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        19482                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid            973                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries           27667                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            27217                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       200848083                       # ITB inst accesses
system.switch_cpus3.itb.hits                200764476                       # DTB hits
system.switch_cpus3.itb.misses                  83607                       # DTB misses
system.switch_cpus3.itb.accesses            200848083                       # DTB accesses
system.switch_cpus3.numCycles               475251940                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     42223507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             645092103                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          118881762                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     62429648                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            406786708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       12556848                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            871011                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        38211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      1299175                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles     13006705                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       118202                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        200733047                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       743809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes          14475                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    470621943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.530254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.224753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       129944547     27.61%     27.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       125597779     26.69%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        50665352     10.77%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       164414265     34.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    470621943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.250145                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.357369                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        63798359                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    122966729                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        254884424                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     23578685                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       5393745                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     18286914                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       900281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     639703540                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     21430427                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       5393745                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        91106371                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       22254279                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     64956800                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        250822736                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     36088011                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     616991594                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts      8138824                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      7501603                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       5027981                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        954678                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      13555132                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    768079627                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   2836346093                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    791338471                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       115980                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    636602704                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       131476879                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      3549845                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2793975                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         48073431                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     66232380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     50547017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      5319902                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6701589                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         600262427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      7409105                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        556148884                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      5777727                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     92937825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    257956519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      2464869                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    470621943                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.181732                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.034288                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    166280997     35.33%     35.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     99587948     21.16%     56.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    161092297     34.23%     90.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     40268814      8.56%     99.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      3389535      0.72%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2352      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    470621943                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      113737384     70.38%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult          1704      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      23630544     14.62%     85.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     24241528     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass       288836      0.05%      0.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    440064949     79.13%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2673297      0.48%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            4      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            2      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            1      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp           10      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt           30      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv           10      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        10496      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     65572582     11.79%     91.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     47538667      8.55%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     556148884                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.170219                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          161611160                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.290590                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   1749870445                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    700515562                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    545884841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads       438151                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       156224                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       125381                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     717184812                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         286396                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1844087                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     10758761                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         8216                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        63694                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      5287500                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       933143                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      1648557                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       5393745                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       10426284                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       371945                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    608542796                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     66232380                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     50547017                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      5100029                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         73720                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       184052                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        63694                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2330946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2567224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      4898170                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    550499476                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     63378170                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      5247009                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop               871264                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           110127298                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        88439365                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          46749128                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.158332                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             547035271                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            546010222                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        356097699                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        857647053                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.148886                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.415203                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     81556932                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      4944236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      4405463                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    457322585                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.122538                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.466849                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    198043062     43.30%     43.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    128176249     28.03%     71.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     74993250     16.40%     87.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     28064222      6.14%     93.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     12246964      2.68%     96.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      5077466      1.11%     97.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3786918      0.83%     98.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1565601      0.34%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      5368853      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    457322585                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    458396901                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     513362140                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             100733136                       # Number of memory references committed
system.switch_cpus3.commit.loads             55473619                       # Number of loads committed
system.switch_cpus3.commit.membars            1700660                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          82099225                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            125344                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        456367088                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     11825779                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    410022413     79.87%     79.87% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      2596065      0.51%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp           10      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt           20      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv           10      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc        10486      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     55473619     10.81%     91.18% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     45259517      8.82%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    513362140                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events      5368853                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads          1038015872                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         1202879151                       # The number of ROB writes
system.switch_cpus3.timesIdled                 571691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4629997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            20983570                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          457708506                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            512673745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.038329                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.038329                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.963086                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.963086                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663277315                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      363616351                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads            94420                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           43607                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       1829362563                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       313532465                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      916725202                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       3810459                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified     33173199                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       530034                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     31268612                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       390023                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            1                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        85164                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       899357                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page      3960841                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                    963764                       # number of replacements
system.l2.tags.tagsinuse                 32338.898835                       # Cycle average of tags in use
system.l2.tags.total_refs                     7411487                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    996061                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.440796                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10070.081217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    47.137487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     1.083198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    87.488010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1129.080807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    48.714651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     4.703119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   107.727460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1490.362409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker    31.963396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     2.752074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   250.241938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1729.387234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker    16.926503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     4.906159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   976.102129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3785.899911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 12554.281995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.020327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.014008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.007967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.016834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.307314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.001439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.034457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.001487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.045482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.007637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.052777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.029788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.115536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.383126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         13691                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           166                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         18440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         7215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         4989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5660                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.417816                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.005066                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562744                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75281129                       # Number of tag accesses
system.l2.tags.data_accesses                 75281129                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        57895                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         1449                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst        53859                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        50374                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker        68950                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         2328                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        44241                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        79907                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker        49309                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         9738                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       398967                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       205792                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       216413                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker        62049                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst      2815352                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      1451246                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5567869                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2023175                       # number of Writeback hits
system.l2.Writeback_hits::total               2023175                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          144                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          236                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         1122                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1615                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3117                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          187                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          273                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                565                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        28647                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        48953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       111532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       836623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1025755                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        57895                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         1449                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst        53859                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        79021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker        68950                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         2328                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        44241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       128860                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker        49309                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         9738                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       398967                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       317324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       216413                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker        62049                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      2815352                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2287869                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6593624                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        57895                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         1449                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst        53859                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        79021                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker        68950                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         2328                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        44241                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       128860                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker        49309                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         9738                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       398967                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       317324                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       216413                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker        62049                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      2815352                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2287869                       # number of overall hits
system.l2.overall_hits::total                 6593624                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker         1607                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           97                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst         3941                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        34686                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker         1983                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           73                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         2390                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        49867                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          923                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker          211                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        15437                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        50172                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker         1279                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          399                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        34744                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       101742                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                299559                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          834                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          644                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         5597                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data        41604                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              48679                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          143                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          266                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              509                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        38301                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        63829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         7819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        56751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              166701                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker         1607                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           97                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst         3941                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        72987                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         1983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           73                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2390                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       113696                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          923                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          211                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        15437                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        57991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         1279                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        34744                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       158493                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::total                 466260                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker         1607                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           97                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst         3941                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        72987                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         1983                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           73                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2390                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       113696                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          923                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          211                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        15437                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        57991                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         1279                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          399                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        34744                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       158493                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu2.data                 1                       # number of overall misses
system.l2.overall_misses::total                466260                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker    181790653                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     10606246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    360208448                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2926642639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker    216692159                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      5728249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    198666469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4218117144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     79028496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker     20044996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1350676427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   4305033145                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker    130014421                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     31299000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   2615058563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   8142157220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     24791764275                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1840906                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1231938                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      5631681                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     12897270                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     21601795                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       435981                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       238988                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       933446                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1839663                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3448078                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   4531005712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   7013152959                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    552747251                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   4678569758                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16775475680                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker    181790653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     10606246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    360208448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   7457648351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    216692159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      5728249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    198666469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  11231270103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     79028496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     20044996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1350676427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   4857780396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    130014421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     31299000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   2615058563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  12820726978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41567239955                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker    181790653                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     10606246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    360208448                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   7457648351                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    216692159                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      5728249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    198666469                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  11231270103                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     79028496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     20044996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1350676427                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   4857780396                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    130014421                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     31299000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   2615058563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  12820726978                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41567239955                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        59502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         1546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        57800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        85060                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker        70933                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         2401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        46631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       129774                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker        50232                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         9949                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       414404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       255964                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       217692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker        62448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst      2850096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      1552988                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5867428                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2023175                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2023175                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          978                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          880                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         6719                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        43219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            51796                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          330                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          539                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1074                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        66948                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       112782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       119351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       893374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1192456                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        59502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         1546                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        57800                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       152008                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker        70933                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        46631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       242556                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        50232                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         9949                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       414404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       375315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       217692                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker        62448                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      2850096                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2446362                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7059884                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        59502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         1546                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        57800                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       152008                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker        70933                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        46631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       242556                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        50232                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         9949                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       414404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       375315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       217692                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker        62448                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      2850096                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2446362                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7059884                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.027007                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.062743                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.068183                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.407783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.027956                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.030404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.051253                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.384260                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.018375                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.021208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.037251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.196012                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.005875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.006389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.012190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.065514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051055                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.852761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.731818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.833011                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.962632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.939822                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.492063                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.481013                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.433333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.493506                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.473929                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.572101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.565950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.065513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.063524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.139796                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.027007                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.062743                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.068183                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.480152                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.027956                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.030404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.051253                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.468741                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.018375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.021208                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.037251                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.154513                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.005875                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.006389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.012190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.064787                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066044                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.027007                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.062743                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.068183                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.480152                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.027956                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.030404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.051253                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.468741                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.018375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.021208                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.037251                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.154513                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.005875                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.006389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.012190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.064787                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066044                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 113124.239577                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 109342.742268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 91400.265922                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 84375.328346                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 109274.916288                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 78469.164384                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83124.045607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 84587.345218                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 85621.339112                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 94999.981043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 87496.043726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 85805.492007                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 101653.182955                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 78443.609023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 75266.479478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 80027.493267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82760.872733                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2207.321343                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1912.947205                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1006.196355                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data   310.000721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   443.760040                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7031.951613                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  6289.157895                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  6527.594406                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  6916.026316                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6774.220039                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 118299.932430                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 109874.084805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 70692.831692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 82440.305158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100632.123862                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 113124.239577                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 109342.742268                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 91400.265922                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 102177.762492                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 109274.916288                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 78469.164384                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83124.045607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 98783.335412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 85621.339112                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 94999.981043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87496.043726                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 83767.832871                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 101653.182955                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 78443.609023                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 75266.479478                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 80891.439862                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89150.345204                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 113124.239577                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 109342.742268                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 91400.265922                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 102177.762492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 109274.916288                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 78469.164384                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83124.045607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 98783.335412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 85621.339112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 94999.981043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87496.043726                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 83767.832871                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 101653.182955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 78443.609023                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 75266.479478                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 80891.439862                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89150.345204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1134065                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     56672                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.011028                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               409329                       # number of writebacks
system.l2.writebacks::total                    409329                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          720                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           91                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker           73                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          550                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           93                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         4064                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          611                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           70                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        10858                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         1473                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              18630                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         4065                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         9164                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data         1135                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         6576                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20940                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          720                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         4156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          550                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         9257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         4064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        10858                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         8049                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39570                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          720                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         4156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          550                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         9257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         4064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        10858                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         8049                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39570                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker         1602                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         3221                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        34595                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker         1910                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           71                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1840                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        49774                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          917                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker          207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        11373                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        49561                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker         1209                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          390                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        23886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       100269                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           280921                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       899343                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         899343                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          834                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          644                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         5597                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data        41604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         48679                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           62                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          266                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          509                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        34236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        54665                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         6684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        50175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145760                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker         1602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         3221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        68831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         1910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       104439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        11373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        56245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        23886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       150444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            426681                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker         1602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         3221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        68831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         1910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       104439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        11373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        56245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        23886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       150444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       899343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1326024                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker    168117903                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      9725996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    289024472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2630194157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    192592426                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      4965749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    149842747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3794708685                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     71069746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     17983996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    993008544                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   3845395209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    113875939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     27237750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   1782117465                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   7215676281                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  21305537065                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  52322719185                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  52322719185                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      9050641                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      5386561                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     41409953                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    259037529                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    314884684                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       760542                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       350531                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       943630                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      2128474                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4183177                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   3909182921                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   5920484426                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    361819595                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   3611667839                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13803154781                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker    168117903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      9725996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    289024472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   6539377078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    192592426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      4965749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    149842747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   9715193111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     71069746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     17983996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    993008544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   4207214804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    113875939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     27237750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   1782117465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  10827344120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35108691846                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker    168117903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      9725996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    289024472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   6539377078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    192592426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      4965749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    149842747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   9715193111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     71069746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     17983996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    993008544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   4207214804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    113875939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     27237750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   1782117465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  10827344120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  52322719185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  87431411031                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     34974996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     39427753                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    122916499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data    511015500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    708334748                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     29450977                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1380502                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      3744500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      3527500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     38103479                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     64425973                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     40808255                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    126660999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    514543000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    746438227                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.026923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.062096                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.055727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.406713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.026927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.029571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.039459                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.383544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.018255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.020806                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.027444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.193625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.005554                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.006245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.008381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.064565                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.047878                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.852761                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.731818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.833011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.962632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.939822                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.492063                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.481013                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.433333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.493506                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.473929                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.511382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.484696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.056003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.056163                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122235                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.026923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.062096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.055727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.452812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.026927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.029571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.039459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.430577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.018255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.020806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.027444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.149861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.005554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.006245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.008381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.061497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.026923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.062096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.055727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.452812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.026927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.029571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.039459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.430577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.018255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.020806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.027444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.149861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.005554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.006245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.008381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.061497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187825                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 104942.511236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 101312.458333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89731.285936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76028.158896                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 100833.730890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 69940.126761                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81436.275543                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76238.772954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 77502.449291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 86879.207729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87312.806120                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77589.136801                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 94190.189413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 69840.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 74609.288495                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 71963.181851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75841.738656                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 58178.825192                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 58178.825192                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 10852.087530                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8364.225155                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  7398.597999                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  6226.264999                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  6468.593932                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 12266.806452                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  9224.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  6598.811189                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  8001.781955                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  8218.422397                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 114183.401127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 108304.846355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 54132.195542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 71981.421804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94697.823690                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 104942.511236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 101312.458333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89731.285936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 95006.277375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 100833.730890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 69940.126761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 81436.275543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93022.655435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 77502.449291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 86879.207729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87312.806120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 74801.578878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 94190.189413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 69840.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 74609.288495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 71969.265109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82283.232312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 104942.511236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 101312.458333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89731.285936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 95006.277375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 100833.730890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 69940.126761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 81436.275543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93022.655435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 77502.449291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 86879.207729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87312.806120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 74801.578878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 94190.189413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 69840.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 74609.288495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 71969.265109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 58178.825192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65935.014020                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq              1539371                       # Transaction distribution
system.iobus.trans_dist::ReadResp             1539371                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 156                       # Transaction distribution
system.iobus.trans_dist::WriteResp                156                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio         5260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio         1504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vram.port          128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port      3072000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total      3072000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 3079054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio        10520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio         3008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vram.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        13946                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port     12288000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total     12288000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12301946                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               148000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy              2630000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy               777000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy          1536128000                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.6                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6898000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy          3072000000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      48                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4133                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            57292                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.901185                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          289368055                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            57804                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5006.021296                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3081087887000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.900514                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000671                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999806                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999807                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        578915318                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       578915318                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    289368048                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            7                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      289368055                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    289368048                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            7                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       289368055                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    289368048                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            7                       # number of overall hits
system.cpu0.icache.overall_hits::total      289368055                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        60697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        60701                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        60697                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         60701                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        60697                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::total        60701                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    870481066                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    870481066                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    870481066                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    870481066                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    870481066                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    870481066                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    289428745                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    289428756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    289428745                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    289428756                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    289428745                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    289428756                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000210                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.363636                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000210                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000210                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.363636                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000210                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000210                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.363636                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000210                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 14341.418291                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14340.473238                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 14341.418291                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14340.473238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 14341.418291                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14340.473238                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       100446                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             6766                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    14.845699                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         2895                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2895                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         2895                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2895                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         2895                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2895                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        57802                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        57802                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        57802                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        57802                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        57802                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        57802                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    721250931                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    721250931                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    721250931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    721250931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    721250931                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    721250931                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 12477.958046                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12477.958046                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 12477.958046                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12477.958046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 12477.958046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12477.958046                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           150027                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          992.454136                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51750445                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           151011                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           342.693214                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3080278263500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   992.451536                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.002599                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.969191                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000003                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969193                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          984                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        104459056                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       104459056                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     32889480                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32889480                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     18520800                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            7                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18520807                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data         1075                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1075                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       172842                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       172842                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       172697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       172697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     51410280                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51410287                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     51411355                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51411362                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       119277                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       119279                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       273021                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       273022                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data         1464                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1464                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          899                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          767                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          767                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       392298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        392301                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       393762                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total       393765                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5551585157                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5551585157                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  15346641051                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  15346641051                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     25608247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25608247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      4977541                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4977541                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20898226208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20898226208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20898226208                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20898226208                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     33008757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33008759                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     18793821                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18793829                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data         2539                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2539                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       173741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       173741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       173464                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       173464                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     51802578                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     51802588                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     51805117                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     51805127                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003614                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.014527                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014527                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.576605                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.576605                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.005174                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005174                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.004422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007573                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007573                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007601                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007601                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46543.635043                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46542.854627                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 56210.478502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56210.272619                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 28485.258065                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28485.258065                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6489.623207                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6489.623207                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 53271.304488                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53270.897112                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 53073.242741                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53072.838388                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       331196                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1466829                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2936                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18788                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   112.805177                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.072653                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        91733                       # number of writebacks
system.cpu0.dcache.writebacks::total            91733                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34456                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34456                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       204402                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       204402                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           12                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       238858                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       238858                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       238858                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       238858                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        84821                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        84821                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        68619                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        68619                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data         1432                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1432                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          887                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          767                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          767                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       153440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       153440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       154872                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       154872                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3279821216                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3279821216                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   5009851580                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5009851580                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data     30181024                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     30181024                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     23635753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     23635753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      3444459                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3444459                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8289672796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8289672796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8319853820                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8319853820                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     37338000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     37338000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     33733999                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     33733999                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     71071999                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     71071999                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.003651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.564002                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.564002                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.005105                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005105                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002962                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002962                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002990                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002990                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38667.561288                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38667.561288                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73009.685073                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73009.685073                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 21076.134078                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 21076.134078                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 26646.846674                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26646.846674                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4490.820078                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4490.820078                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 54025.500495                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54025.500495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 53720.839274                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53720.839274                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      24                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       5                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    3566                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            46119                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.069461                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          294179507                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            46631                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6308.668204                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3261119693000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   509.069461                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.994276                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994276                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        588502785                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       588502785                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    294179507                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      294179507                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    294179507                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       294179507                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    294179507                       # number of overall hits
system.cpu1.icache.overall_hits::total      294179507                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        48570                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        48570                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        48570                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         48570                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        48570                       # number of overall misses
system.cpu1.icache.overall_misses::total        48570                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    597950746                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    597950746                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    597950746                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    597950746                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    597950746                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    597950746                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    294228077                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    294228077                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    294228077                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    294228077                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    294228077                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    294228077                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 12311.112744                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 12311.112744                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 12311.112744                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 12311.112744                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 12311.112744                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 12311.112744                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        58476                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4640                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    12.602586                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          175                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         1939                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1939                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         1939                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1939                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         1939                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1939                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        46631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        46631                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        46631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        46631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        46631                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        46631                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    491516511                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    491516511                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    491516511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    491516511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    491516511                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    491516511                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000158                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000158                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000158                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000158                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 10540.552658                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10540.552658                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 10540.552658                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10540.552658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 10540.552658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10540.552658                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           239304                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          988.119465                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           52776886                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           240055                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           219.853309                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3091139411250                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   988.119465                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.964960                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.964960                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          751                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          649                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.733398                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        107110926                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       107110926                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     33759000                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33759000                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     18750319                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18750319                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data         5627                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         5627                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       131994                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       131994                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       132782                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       132782                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     52509319                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        52509319                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     52514946                       # number of overall hits
system.cpu1.dcache.overall_hits::total       52514946                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       195218                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       195218                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       442974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       442974                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        10806                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        10806                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         2322                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2322                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1185                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1185                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       638192                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        638192                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       648998                       # number of overall misses
system.cpu1.dcache.overall_misses::total       648998                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9064073897                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9064073897                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  21052903746                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21052903746                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     42771496                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42771496                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      5651529                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5651529                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30116977643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30116977643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30116977643                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30116977643                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     33954218                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33954218                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     19193293                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19193293                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        16433                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        16433                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       134316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       134316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       133967                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       133967                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     53147511                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     53147511                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     53163944                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     53163944                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.005749                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005749                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.023080                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.023080                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.657579                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.657579                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.017288                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017288                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.008845                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.008845                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012008                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012008                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012207                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012207                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46430.523297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46430.523297                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 47526.274106                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47526.274106                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 18420.110250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18420.110250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  4769.222785                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4769.222785                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 47191.092403                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47191.092403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46405.347386                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46405.347386                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       540019                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1726881                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             5396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          31958                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   100.077650                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    54.035953                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       145636                       # number of writebacks
system.cpu1.dcache.writebacks::total           145636                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73534                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73534                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       327780                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       327780                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         1062                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1062                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       401314                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       401314                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       401314                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       401314                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       121684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       121684                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       115194                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       115194                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data         9671                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9671                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1260                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1260                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1185                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1185                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       236878                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       236878                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       246549                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       246549                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4563115739                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4563115739                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   7667940984                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7667940984                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    270617782                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    270617782                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     21934504                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21934504                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      3281471                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3281471                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12231056723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12231056723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12501674505                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12501674505                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     42093997                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     42093997                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1987498                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1987498                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     44081495                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     44081495                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.006002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.588511                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.588511                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.009381                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009381                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.008845                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.008845                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004457                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004457                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004638                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004638                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 37499.718443                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37499.718443                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66565.454659                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66565.454659                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 27982.399131                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 27982.399131                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 17408.336508                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17408.336508                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  2769.173840                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2769.173840                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 51634.414015                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51634.414015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 50706.652653                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50706.652653                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           3                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      26                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       3                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                3                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            3                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                          17                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                      13                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                      17                       # ITB inst accesses
system.cpu2.itb.hits                               17                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                           17                       # DTB accesses
system.cpu2.numCycles                              20                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            7                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 17                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        20                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.Branches                                7                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       17     85.00%     85.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     15.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                   34646                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           413892                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.925759                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          261299663                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           414404                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           630.543294                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3080537765250                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.925545                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.000214                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999855                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999855                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        523876518                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       523876518                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    261299647                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::cpu2.inst           16                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      261299663                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    261299647                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::cpu2.inst           16                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       261299663                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    261299647                       # number of overall hits
system.cpu2.icache.overall_hits::cpu2.inst           16                       # number of overall hits
system.cpu2.icache.overall_hits::total      261299663                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       431393                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       431394                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       431393                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        431394                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       431393                       # number of overall misses
system.cpu2.icache.overall_misses::cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::total       431394                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4947646378                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4947646378                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4947646378                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4947646378                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4947646378                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4947646378                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    261731040                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::cpu2.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    261731057                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    261731040                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::cpu2.inst           17                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    261731057                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    261731040                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst           17                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    261731057                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001648                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.058824                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001648                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001648                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.058824                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001648                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001648                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.058824                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001648                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 11469.000141                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11468.973555                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 11469.000141                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11468.973555                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 11469.000141                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11468.973555                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       506155                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          225                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            40708                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    12.433797                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets   112.500000                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        16989                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        16989                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        16989                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        16989                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        16989                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        16989                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       414404                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       414404                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       414404                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       414404                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       414404                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       414404                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   4053390620                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4053390620                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   4053390620                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4053390620                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   4053390620                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4053390620                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001583                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001583                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001583                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001583                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001583                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001583                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  9781.253608                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  9781.253608                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  9781.253608                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  9781.253608                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  9781.253608                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  9781.253608                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           373872                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          972.347147                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           54945141                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           374896                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           146.561022                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3080280733500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   972.346020                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.001128                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.949557                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.949558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          588                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        112950750                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       112950750                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     33944982                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       33944984                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     20539242                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      20539242                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data        24613                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        24613                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       206208                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       206208                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       209247                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       209247                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     54484224                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        54484226                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     54508837                       # number of overall hits
system.cpu2.dcache.overall_hits::cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::total       54508839                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       407778                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       407779                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       871001                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       871001                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        62540                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        62540                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         8816                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8816                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         4356                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4356                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1278779                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1278780                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1341319                       # number of overall misses
system.cpu2.dcache.overall_misses::cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1341320                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9730277474                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9730277474                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   9454339192                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9454339192                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    149187988                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    149187988                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     20665130                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     20665130                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19184616666                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19184616666                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19184616666                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19184616666                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     34352760                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     34352763                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     21410243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     21410243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data        87153                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        87153                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       215024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       215024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       213603                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       213603                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     55763003                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     55763006                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     55850156                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     55850159                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.011870                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011870                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.040682                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040682                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.717589                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.717589                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.041000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.041000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.020393                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.020393                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022932                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022932                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.024016                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.024016                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 23861.702873                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23861.644356                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 10854.567552                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 10854.567552                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 16922.412432                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16922.412432                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4744.061065                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4744.061065                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 15002.292551                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 15002.280819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 14302.799458                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14302.788795                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1870515                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets         105066                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    17.803238                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       209446                       # number of writebacks
system.cpu2.dcache.writebacks::total           209446                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       200163                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       200163                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       736902                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       736902                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         2678                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         2678                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       937065                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       937065                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       937065                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       937065                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       207615                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       207615                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       134099                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       134099                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        55003                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        55003                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         6138                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         6138                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         4356                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         4356                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       341714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       341714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       396717                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       396717                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4094277715                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4094277715                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   1496371175                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1496371175                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   1746933590                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1746933590                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    101264512                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    101264512                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     11952870                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     11952870                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5590648890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5590648890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7337582480                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7337582480                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    130503003                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    130503003                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      5504500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      5504500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    136007503                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    136007503                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006044                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006044                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.006263                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006263                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.631109                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.631109                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.028546                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028546                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.020393                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.020393                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006128                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006128                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.007103                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007103                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19720.529417                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19720.529417                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 11158.704949                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11158.704949                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 31760.696507                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 31760.696507                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 16497.965461                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16497.965461                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2744.001377                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2744.001377                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16360.608257                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16360.608257                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18495.760151                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18495.760151                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      46                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                      15                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                  268320                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          2849584                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.213175                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          197772913                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          2850096                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            69.391667                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3081070118500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.213175                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998463                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998463                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        404314055                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       404314055                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    197772913                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      197772913                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    197772913                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       197772913                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    197772913                       # number of overall hits
system.cpu3.icache.overall_hits::total      197772913                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      2959066                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      2959066                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      2959066                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       2959066                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      2959066                       # number of overall misses
system.cpu3.icache.overall_misses::total      2959066                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  26129508441                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  26129508441                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  26129508441                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  26129508441                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  26129508441                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  26129508441                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    200731979                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    200731979                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    200731979                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    200731979                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    200731979                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    200731979                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.014741                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014741                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.014741                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014741                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.014741                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014741                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst  8830.322960                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  8830.322960                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst  8830.322960                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  8830.322960                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst  8830.322960                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  8830.322960                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      1973349                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           246898                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs     7.992568                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       108969                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       108969                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       108969                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       108969                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       108969                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       108969                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      2850097                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      2850097                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      2850097                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      2850097                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      2850097                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      2850097                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  21010509338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  21010509338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  21010509338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  21010509338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  21010509338                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  21010509338                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.014199                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.014199                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.014199                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.014199                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.014199                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.014199                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst  7371.857638                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  7371.857638                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst  7371.857638                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  7371.857638                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst  7371.857638                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  7371.857638                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements          2465086                       # number of replacements
system.cpu3.dcache.tags.tagsinuse         1003.085842                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           93488909                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2466100                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            37.909618                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3082264768250                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data  1003.085842                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.979576                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.979576                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1014                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          669                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        207076697                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       207076697                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     54115402                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       54115402                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     37455673                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37455673                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data       155495                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       155495                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       833877                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       833877                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       867225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       867225                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     91571075                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        91571075                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     91726570                       # number of overall hits
system.cpu3.dcache.overall_hits::total       91726570                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2284492                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2284492                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      6114880                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      6114880                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data       423282                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       423282                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        45021                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        45021                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         4575                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4575                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      8399372                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8399372                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      8822654                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8822654                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  32308212211                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  32308212211                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  58870751600                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  58870751600                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    560692974                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    560692974                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     24236228                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24236228                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  91178963811                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  91178963811                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  91178963811                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  91178963811                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     56399894                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     56399894                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     43570553                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     43570553                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data       578777                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       578777                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       878898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       878898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       871800                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       871800                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     99970447                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     99970447                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    100549224                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    100549224                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.040505                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.040505                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.140344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.140344                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.731339                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.731339                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.051224                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.051224                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.005248                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.005248                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.084019                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.084019                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.087745                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.087745                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 14142.405494                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14142.405494                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data  9627.458200                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9627.458200                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 12454.031985                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12454.031985                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5297.536175                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5297.536175                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 10855.450123                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 10855.450123                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 10334.641233                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10334.641233                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       317173                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      6894207                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             3046                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets         725279                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   104.127708                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets     9.505593                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      1576360                       # number of writebacks
system.cpu3.dcache.writebacks::total          1576360                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      1133947                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1133947                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      5166414                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      5166414                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         6932                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         6932                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      6300361                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      6300361                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      6300361                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      6300361                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1150545                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1150545                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       948466                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       948466                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data       387050                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       387050                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        38089                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        38089                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         4575                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4575                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      2099011                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2099011                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      2486061                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2486061                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  12851160242                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12851160242                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  11530760050                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  11530760050                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   5568518617                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   5568518617                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    416593026                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    416593026                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     15085772                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15085772                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  24381920292                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  24381920292                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  29950438909                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  29950438909                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data    535261006                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    535261006                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5243999                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5243999                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    540505005                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    540505005                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.020400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.020400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.021769                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.021769                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.668738                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.668738                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.043337                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.043337                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.005248                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.005248                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.020996                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020996                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.024725                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.024725                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11169.628517                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11169.628517                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 12157.272954                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12157.272954                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 14387.078199                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 14387.078199                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 10937.357925                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10937.357925                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3297.436503                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3297.436503                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 11615.908774                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11615.908774                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12047.346750                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12047.346750                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
