=============================================================================
Filelist generated by IPexpress    02/15/2021    11:43:12          
Filename: ddr3_ip_inst_filelist.log                                         
Copyright(c) 2005-2011 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/ddr3_ip_inst 
-----------------------------------------------------------------------------
  ddr3_ip_inst.lpc   : IP ispLEVER LPC File
  ddr3_ip_inst.ngo   : IP ispLEVER Database File
  ddr3_ip_inst_bb.v   : IP Verilog Blackbox Module
  ddr3_ip_inst_beh.v   : IP Verilog Behaviorial Sim Model
  ddr3_ip_inst_gen.log   : IP Status Log
  ddr3_ip_inst_generate.log   : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files common to all DDR3 SDRAM Memory Controller configurations
    ../ddr_p_eval/testbench/top 
    ../ddr_p_eval/testbench/tests 
 
Models common to all DDR3 SDRAM Memory Controller configurations
    ../ddr_p_eval/models/ecp5u 
    ../ddr_p_eval/models/mem 
 
Evaluation source files specific to ddr3_ip_inst configuration
    ../ddr_p_eval/ddr3_ip_inst/src/rtl/top/ecp5u 
    ../ddr_p_eval/ddr3_ip_inst/src/params 
 
Simulation files specific to ddr3_ip_inst configuration
    ../ddr_p_eval/ddr3_ip_inst/sim/modelsim 
    ../ddr_p_eval/ddr3_ip_inst/sim/aldec 
 
