Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/pp/apps/class2016/hw_sf_codesign/codesign_challenge/challengeqsys.qsys --block-symbol-file --output-directory=/home/pp/apps/class2016/hw_sf_codesign/codesign_challenge/challengeqsys --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading codesign_challenge/challengeqsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding clk_fast [clock_source 15.0]
Progress: Parameterizing module clk_fast
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_2
Progress: Adding pixelmemory [mmpix 1.0]
Progress: Parameterizing module pixelmemory
Progress: Adding pixeltest [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module pixeltest
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: challengeqsys.mmpix: The SIM_VERILOG fileset must specify the top-level module name.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/pp/apps/class2016/hw_sf_codesign/codesign_challenge/challengeqsys.qsys --synthesis=VERILOG --output-directory=/home/pp/apps/class2016/hw_sf_codesign/codesign_challenge/challengeqsys/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading codesign_challenge/challengeqsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding clk_fast [clock_source 15.0]
Progress: Parameterizing module clk_fast
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_2
Progress: Adding pixelmemory [mmpix 1.0]
Progress: Parameterizing module pixelmemory
Progress: Adding pixeltest [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module pixeltest
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: challengeqsys.mmpix: The SIM_VERILOG fileset must specify the top-level module name.
Info: challengeqsys: Generating challengeqsys "challengeqsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master pixelmemory.avalon_master and slave onchip_memory2_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pixelmemory.avalon_master and slave onchip_memory2_0.s2 because the master has address signal 16 bit wide, but the slave is 13 bit wide.
Info: Interconnect is inserted between master pixelmemory.avalon_master and slave onchip_memory2_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pixelmemory.avalon_master and slave onchip_memory2_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: altpll_0: "challengeqsys" instantiated altpll "altpll_0"
Info: jtag_uart_0: Starting RTL generation for module 'challengeqsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/pp/altera/15.0/quartus/linux64/perl/bin/perl -I /home/pp/altera/15.0/quartus/linux64/perl/lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin/europa -I /home/pp/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=challengeqsys_jtag_uart_0 --dir=/tmp/alt6768_5619386040493646033.dir/0818_jtag_uart_0_gen/ --quartus_dir=/home/pp/altera/15.0/quartus --verilog --config=/tmp/alt6768_5619386040493646033.dir/0818_jtag_uart_0_gen//challengeqsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'challengeqsys_jtag_uart_0'
Info: jtag_uart_0: "challengeqsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "challengeqsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'challengeqsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/pp/altera/15.0/quartus/linux64/perl/bin/perl -I /home/pp/altera/15.0/quartus/linux64/perl/lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin/europa -I /home/pp/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=challengeqsys_onchip_memory2_0 --dir=/tmp/alt6768_5619386040493646033.dir/0819_onchip_memory2_0_gen/ --quartus_dir=/home/pp/altera/15.0/quartus --verilog --config=/tmp/alt6768_5619386040493646033.dir/0819_onchip_memory2_0_gen//challengeqsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'challengeqsys_onchip_memory2_0'
Info: onchip_memory2_0: "challengeqsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'challengeqsys_pio_0'
Info: pio_0:   Generation command is [exec /home/pp/altera/15.0/quartus/linux64/perl/bin/perl -I /home/pp/altera/15.0/quartus/linux64/perl/lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin/europa -I /home/pp/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=challengeqsys_pio_0 --dir=/tmp/alt6768_5619386040493646033.dir/0820_pio_0_gen/ --quartus_dir=/home/pp/altera/15.0/quartus --verilog --config=/tmp/alt6768_5619386040493646033.dir/0820_pio_0_gen//challengeqsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'challengeqsys_pio_0'
Info: pio_0: "challengeqsys" instantiated altera_avalon_pio "pio_0"
Info: pixelmemory: "challengeqsys" instantiated mmpix "pixelmemory"
Info: pixeltest: Starting RTL generation for module 'challengeqsys_pixeltest'
Info: pixeltest:   Generation command is [exec /home/pp/altera/15.0/quartus/linux64/perl/bin/perl -I /home/pp/altera/15.0/quartus/linux64/perl/lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin/europa -I /home/pp/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=challengeqsys_pixeltest --dir=/tmp/alt6768_5619386040493646033.dir/0822_pixeltest_gen/ --quartus_dir=/home/pp/altera/15.0/quartus --verilog --config=/tmp/alt6768_5619386040493646033.dir/0822_pixeltest_gen//challengeqsys_pixeltest_component_configuration.pl  --do_build_sim=0  ]
Info: pixeltest: Done RTL generation for module 'challengeqsys_pixeltest'
Info: pixeltest: "challengeqsys" instantiated altera_avalon_onchip_memory2 "pixeltest"
Info: timer_0: Starting RTL generation for module 'challengeqsys_timer_0'
Info: timer_0:   Generation command is [exec /home/pp/altera/15.0/quartus/linux64//perl/bin/perl -I /home/pp/altera/15.0/quartus/linux64//perl/lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin/europa -I /home/pp/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/pp/altera/15.0/quartus/sopc_builder/bin -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/pp/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=challengeqsys_timer_0 --dir=/tmp/alt6768_5619386040493646033.dir/0823_timer_0_gen/ --quartus_dir=/home/pp/altera/15.0/quartus --verilog --config=/tmp/alt6768_5619386040493646033.dir/0823_timer_0_gen//challengeqsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'challengeqsys_timer_0'
Info: timer_0: "challengeqsys" instantiated altera_avalon_timer "timer_0"
Info: mm_interconnect_0: "challengeqsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
