EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# 1bitsy_convertor
#
DEF 1bitsy_convertor U 0 40 Y Y 1 F N
F0 "U" 0 -950 60 H V C CNN
F1 "1bitsy_convertor" 50 850 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
S -750 750 800 -850 0 1 0 N
X PWR(5V) 1 -950 650 200 R 50 50 1 1 I
X SPR_MOSI/GPIO_0 3 -950 450 200 R 50 50 1 1 I
X SPI_MISO/GPIO_1 4 1000 650 200 L 50 50 1 1 I
X SPI_CLK/GPIO_2 5 -950 250 200 R 50 50 1 1 I
X SPI_CS/GPIO_3 6 1000 450 200 L 50 50 1 1 I
X USART_RX/GPIO_4 7 -950 50 200 R 50 50 1 1 I
X USART_TX/GPIO_5 8 1000 250 200 L 50 50 1 1 I
X GND 10 1000 50 200 L 50 50 1 1 I
X PWR_CORE(3.3V) 12 1000 -150 200 L 50 50 1 1 I
X I2C_SCLK 13 -950 -150 200 R 50 50 1 1 I
X I2C_SDAT 14 1000 -350 200 L 50 50 1 1 I
X AIO_0/GPIO_8 15 -950 -350 200 R 50 50 1 1 I
X AIO_1/GPIO_9 16 1000 -550 200 L 50 50 1 1 I
X AIO_2/GPIO_10 17 -950 -550 200 R 50 50 1 1 I
X AIO_3/GPIO_11 18 1000 -750 200 L 50 50 1 1 I
X GND 19 -950 -750 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# 1bitsy_cortex_m4
#
DEF 1bitsy_cortex_m4 U 0 40 Y Y 1 F N
F0 "U" 0 -1050 60 H V C CNN
F1 "1bitsy_cortex_m4" 0 700 60 H V C CNN
F2 "" 150 0 60 H I C CNN
F3 "" 150 0 60 H I C CNN
DRAW
S -500 600 500 -950 0 1 0 N
X ADC0 A0 -700 -500 200 R 50 50 1 1 I
X ADC1 A1 -700 -700 200 R 50 50 1 1 I
X ADC2 A2 700 -500 200 L 50 50 1 1 I
X ADC4_DAC1 A4 700 -700 200 L 50 50 1 1 I
X I2C_1_SCL B6 -700 500 200 R 50 50 1 1 I
X I2C_1_SDA B7 -700 300 200 R 50 50 1 1 I
X USART3_TX C10 -700 100 200 R 50 50 1 1 I
X USART3_RX C11 -700 -100 200 R 50 50 1 1 I
X SPI2_NSS B12 700 -300 200 L 50 50 1 1 I
X SPI2_SCK B13 700 -100 200 L 50 50 1 1 I
X PWR_3.3 3V3 -700 -300 200 R 50 50 1 1 I
X PWR_3.3 3V3 700 500 200 L 50 50 1 1 I
X SPI2_MISO B14 700 100 200 L 50 50 1 1 I
X SPI2_MOSI B15 700 300 200 L 50 50 1 1 I
X GND GND -700 -900 200 R 50 50 1 1 I
X GND GND 700 -900 200 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
