// Seed: 1390445713
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial id_4 <= id_1;
  assign id_4 = id_2;
  always id_2 <= id_4;
  module_0();
  tri  id_6;
  wand id_7 = 1;
  wire id_8;
  tri1 id_9;
  assign id_6 = 1;
  always $display(id_2 ^ id_2, id_9 <-> 1, 1);
  assign id_4 = 1;
  wire id_10, id_11, id_12;
  always_latch
    if (1) id_2 -= 1;
    else;
endmodule
