# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 780 6.4e-05 4096 240 3320 202752 121.559 55.6227 3400.74 1677.2 5255.31 5255.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 400 6.4e-05 2048 115 960 114688 89.5499 28.2727 286.484 856.381 1260.88 1261.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 0.001024 4096 450 630 13248 2.71894 30.2023 123.666 156.63 156.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.001024 1024 340 510 17408 0.694272 7.94275 26.2798 34.9599 35.0187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1590 0.000128 1024 180 490 145920 8.96925 6.83622 83.6549 209.812 309.376 309.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 0.000256 2048 180 470 74688 7.06278 64.015 209.681 280.803 280.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.000512 2048 160 880 31232 3.48438 50.2186 104.86 158.606 158.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 3.2e-05 2048 370 1160 368640 168.572 55.9831 1129.08 1671.52 3025.37 3025.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 510 0.000256 2048 200 960 22016 15.3092 7.03155 52.0228 217.582 292.075 292.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 6.4e-05 512 210 200 221184 18.2612 6.70493 55.34 209.134 289.656 289.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 780 6.4e-05 4096 240 3320 202752 121.812 55.7094 3886.54 1675.23 5739.46 5739.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 400 6.4e-05 2048 115 960 112896 90.2432 28.4519 320.436 834.698 1274.01 1274.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 0.001024 4096 450 630 13248 2.72355 34.5682 123.521 160.857 160.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.001024 1024 340 510 17424 0.694464 9.24906 26.2891 36.2766 36.3295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 0.000128 1024 180 490 145728 8.98227 6.84762 91.6964 209.573 317.201 317.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 0.000256 2048 180 470 74664 7.05184 73.0214 209.473 289.589 289.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.000512 2048 160 880 31248 3.48819 57.0327 104.839 165.404 165.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 3.2e-05 2048 370 1160 368640 168.534 56.1495 1292.09 1670.55 3187.54 3187.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 510 0.000256 2048 200 960 21888 15.326 7.02192 59.4022 220.33 302.212 302.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 6.4e-05 512 210 200 221184 17.9812 6.66278 33.5705 207.256 265.688 265.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 780 6.4e-05 4096 240 3320 202240 121.679 55.6995 4045.64 1677.31 5900.5 5900.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 400 6.4e-05 2048 115 960 115200 89.8355 28.4872 340.407 838.857 1297.77 1297.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 0.001024 4096 450 630 13200 2.71261 35.8646 123.615 162.232 162.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.001024 1024 340 510 17440 0.694944 9.68109 26.3423 36.7629 36.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 0.000128 1024 180 490 145920 8.96634 6.84374 95.8802 209.837 321.628 321.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 0.000256 2048 180 470 74720 7.0615 76.2635 210.301 293.672 293.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.000512 2048 160 880 31200 3.4775 59.5169 104.815 167.853 167.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 3.2e-05 2048 370 1160 368640 169.378 56.0429 1346.95 1677.05 3249.64 3249.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 510 0.000256 2048 200 960 21760 15.2542 6.98339 61.4897 218.112 301.974 302.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 6.4e-05 512 210 200 225280 18.0339 6.72234 35.7256 214.552 275.247 275.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 780 6.4e-05 4096 240 3320 201216 121.755 55.6175 3751.9 1673.3 5602.76 5602.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 400 6.4e-05 2048 115 960 113664 89.2892 28.1949 314.382 832.732 1264.8 1264.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 0.001024 4096 450 630 13152 2.70902 33.4937 124.736 160.988 161.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.001024 1024 340 510 17376 0.692992 8.98365 26.2596 35.978 36.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 0.000128 1024 180 490 145536 8.94605 6.83357 89.4004 209.352 314.635 314.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 0.000256 2048 180 470 74688 7.0697 71.1623 209.594 287.871 287.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.000512 2048 160 880 31200 3.48115 55.5635 104.772 163.86 163.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 3.2e-05 2048 370 1160 362496 169.101 55.7906 1237.44 1664.74 3127.3 3127.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 510 0.000256 2048 200 960 21504 15.2765 6.98573 56.9632 217.448 296.802 296.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 6.4e-05 512 210 200 215040 18.1979 6.6223 31.8573 206.244 263.144 263.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 780 6.4e-05 4096 240 3320 201600 122.091 55.77 3800.99 1690.17 5669.19 5669.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 400 6.4e-05 2048 115 960 112000 90.3135 28.2829 313.723 840.887 1273.4 1273.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 0.001024 4096 450 630 13200 2.71859 34.263 124.304 161.331 161.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.001024 1024 340 510 17400 0.695424 9.14355 26.5395 36.4214 36.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 0.000128 1024 180 490 145600 9.00973 6.84646 90.5091 211.462 317.925 318.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 0.000256 2048 180 470 74700 7.05952 72.19 211.626 290.92 290.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.000512 2048 160 880 31200 3.47546 56.5259 105.773 165.816 165.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 3.2e-05 2048 370 1160 364800 168.842 55.8235 1258.78 1683.99 3167.65 3167.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 510 0.000256 2048 200 960 21600 15.3787 7.02038 57.8664 220.576 300.969 301.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 6.4e-05 512 210 200 217600 18.0595 6.64371 32.6912 208.192 265.801 265.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 780 6.4e-05 4096 240 3320 202496 121.452 55.6626 3902.7 1674.56 5754.55 5754.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 400 6.4e-05 2048 115 960 114688 89.8366 28.4133 330.378 837.474 1286.28 1286.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 0.001024 4096 450 630 13216 2.72646 35.4181 123.834 162.023 162.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.001024 1024 340 510 17360 0.69552 9.44128 26.2739 36.452 36.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 0.000128 1024 180 490 145600 8.95709 6.83648 93.4449 209.514 318.852 318.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 0.000256 2048 180 470 74592 7.05334 74.3779 209.531 291.005 291.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.000512 2048 160 880 31136 3.47357 57.9643 104.716 166.197 166.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 3.2e-05 2048 370 1160 365568 169.815 56.1367 1293.42 1674.22 3193.82 3193.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 510 0.000256 2048 200 960 22400 15.305 7.03418 61.8642 218.266 302.598 302.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 6.4e-05 512 210 200 215040 18.3647 6.64192 33.3364 207.085 265.637 265.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 780 6.4e-05 4096 240 3320 201600 121.681 55.6275 3918.14 1668.79 5764.41 5764.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 400 6.4e-05 2048 115 960 111360 90.6355 28.3441 321.566 834.572 1275.31 1275.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 0.001024 4096 450 630 13200 2.72208 35.0823 123.414 161.261 161.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.001024 1024 340 510 17400 0.696608 9.44195 26.3128 36.4957 36.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 0.000128 1024 180 490 145440 9.00109 6.84442 93.3853 209.444 318.778 318.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 0.000256 2048 180 470 74640 7.06582 74.6312 209.477 291.216 291.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.000512 2048 160 880 31200 3.49194 58.1631 104.804 166.502 166.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 3.2e-05 2048 370 1160 368640 168.503 55.9596 1312.07 1668.57 3205.33 3205.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 510 0.000256 2048 200 960 22080 15.3397 7.02842 60.8727 220.431 303.8 303.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 6.4e-05 512 210 200 215040 18.2735 6.63302 33.5776 206.194 264.898 265.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 780 6.4e-05 4096 240 3320 200704 121.719 55.5591 3772.65 1672.05 5622.17 5622.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 400 6.4e-05 2048 115 960 114688 89.5168 28.33 320.618 836.249 1274.9 1275.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 0.001024 4096 450 630 13184 2.7183 34.033 123.679 160.474 160.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.001024 1024 340 510 17280 0.69168 9.1136 26.1898 36.0397 36.0981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 0.000128 1024 180 490 145408 8.9319 6.83008 90.2934 209.215 315.372 315.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 0.000256 2048 180 470 74624 7.24522 72.2324 209.678 289.198 289.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.000512 2048 160 880 31104 3.47702 56.3609 104.686 164.566 164.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 3.2e-05 2048 370 1160 368640 168.281 55.9101 1269.96 1673.35 3167.73 3167.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 510 0.000256 2048 200 960 21504 15.3279 7.02653 57.5773 217.791 297.857 297.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 6.4e-05 512 210 200 221184 18.2108 6.70963 33.4262 209.17 267.736 267.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 780 6.4e-05 4096 240 3320 199680 121.419 55.3861 3789.03 1666.92 5632.93 5633.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 400 6.4e-05 2048 115 960 110592 88.9442 27.9212 312.126 825.392 1254.57 1254.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 0.001024 4096 450 630 13056 2.71072 34.4246 122.281 159.459 159.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.001024 1024 340 510 17280 0.694912 9.17859 26.2789 36.1936 36.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 0.000128 1024 180 490 145152 8.95629 6.82784 90.8676 209.648 316.403 316.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 0.000256 2048 180 470 74496 7.05946 72.4684 209.51 289.081 289.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.000512 2048 160 880 31104 3.47917 56.6535 104.86 165.035 165.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 3.2e-05 2048 370 1160 356352 168.253 55.0134 1235.39 1651.27 3110.16 3110.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 510 0.000256 2048 200 960 19968 15.2585 6.93184 53.5979 215.33 291.246 291.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 6.4e-05 512 210 200 208896 18.686 6.61805 31.6189 206.484 263.62 263.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 780 6.4e-05 4096 240 3320 198400 122.141 55.554 3999.12 1667.65 5844.64 5844.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 400 6.4e-05 2048 115 960 108800 89.7182 27.976 327.831 825.469 1271.19 1271.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 0.001024 4096 450 630 13000 2.70746 36.6397 122.163 161.551 161.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.001024 1024 340 510 17200 0.68896 9.80582 26.1747 36.7124 36.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 0.000128 1024 180 490 145600 8.99056 6.84774 96.9772 209.793 322.706 322.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 0.000256 2048 180 470 74600 7.08438 77.783 209.816 294.728 294.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.000512 2048 160 880 31000 3.47514 60.3937 104.598 168.509 168.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 3.2e-05 2048 370 1160 358400 167.961 55.3144 1325.93 1649.91 3199.34 3199.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 510 0.000256 2048 200 960 20800 15.23 6.95091 59.8864 214.284 296.479 296.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 6.4e-05 512 210 200 217600 18.06 6.62928 35.5129 206.478 266.896 267.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 780 6.4e-05 4096 240 3320 200704 121.587 55.5786 4749.84 1671.46 6598.64 6598.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 400 6.4e-05 2048 115 960 114688 89.5285 28.329 404.191 835.866 1358.11 1358.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 0.001024 4096 450 630 13056 2.71565 43.0226 123.446 169.227 169.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.001024 1024 340 510 17152 0.690176 11.4873 26.1676 38.3898 38.4471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 0.000128 1024 180 490 145408 8.93549 6.82656 114.052 209.214 339.134 339.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 0.000256 2048 180 470 74496 7.08368 91.1281 209.513 307.77 307.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.000512 2048 160 880 30976 3.4735 70.9407 104.604 179.063 179.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 3.2e-05 2048 370 1160 360448 170.617 55.9268 1566.09 1673.03 3465.89 3466.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 510 0.000256 2048 200 960 20480 15.4601 7.03328 69.3436 218.813 310.779 310.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 6.4e-05 512 210 200 212992 18.8497 6.70538 41.0135 209.087 275.873 276.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 780 6.4e-05 4096 240 3330 202752 121.417 55.6073 3348.85 1676.87 5214.01 5214.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 400 6.4e-05 2048 115 960 112640 90.6198 28.3473 510.106 838.618 1467.88 1468.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 0.001024 4096 450 630 13280 2.7177 56.3896 123.875 183.024 183.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.001024 1024 340 510 17472 0.702464 7.93283 26.3188 34.9975 35.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1590 0.000128 1024 180 495 145920 8.97302 6.83565 151.315 209.752 376.976 377.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1910 0.000256 2048 180 465 74784 7.05296 120.094 209.738 336.928 336.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 0.000512 2048 160 885 31264 3.48451 94.6738 104.966 203.169 203.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 930 3.2e-05 2048 370 1170 366592 170.281 56.0254 1856.71 1678.19 3761.42 3761.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 510 0.000256 2048 200 960 21248 15.4575 7.04992 93.3282 221.273 337.237 337.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 6.4e-05 512 210 210 221184 18.2555 6.70598 56.6343 209.093 290.902 291.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 780 6.4e-05 4096 240 3330 202240 122.032 55.7183 3363.19 1675.76 5216.87 5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 400 6.4e-05 2048 115 960 112640 90.905 28.4692 522.761 838.051 1480.37 1480.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1160 0.001024 4096 450 630 13280 2.72752 60.2409 125.454 188.467 188.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.001024 1024 340 510 17480 0.70896 8.06346 26.3224 35.1374 35.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1590 0.000128 1024 180 495 145920 8.99341 6.84582 83.1509 209.616 308.706 308.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 0.000256 2048 180 465 74800 7.06083 62.1117 209.794 279.01 279.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 830 0.000512 2048 160 885 31240 3.48205 99.9687 104.847 208.34 208.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 3.2e-05 2048 370 1170 366080 170.887 56.1828 1935.21 1675.6 3838.09 3838.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 510 0.000256 2048 200 960 21120 15.5343 7.06656 87.5302 219.546 329.807 329.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 830 6.4e-05 512 210 210 222720 18.3242 6.72573 59.3946 209.637 294.295 294.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 780 6.4e-05 4096 240 3330 201984 121.717 55.6696 3349.16 1672.78 5199.5 5199.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 400 6.4e-05 2048 115 960 112128 90.6185 28.3564 273.565 837.037 1229.77 1229.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1160 0.001024 4096 450 630 13248 2.71197 58.3148 124.681 185.754 185.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.001024 1024 340 510 17472 0.706848 8.03994 26.3211 35.1107 35.1662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1590 0.000128 1024 180 495 145920 8.95997 6.84445 82.1192 209.505 307.532 307.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 0.000256 2048 180 465 74784 7.08944 62.0442 209.606 278.781 278.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.000512 2048 160 885 31248 3.48355 48.7626 104.871 157.16 157.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 3.2e-05 2048 370 1170 365568 169.955 55.9892 1109.61 1672.59 3008.37 3008.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 510 0.000256 2048 200 960 21120 15.3905 7.0615 50.933 219.116 292.642 292.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 830 6.4e-05 512 210 210 218112 18.4028 6.68803 56.3862 208.229 289.913 290.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 780 6.4e-05 4096 240 3330 201600 122.095 55.7259 3412.42 1674.08 5264.49 5264.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 400 6.4e-05 2048 115 960 112896 90.7128 28.3836 283.109 837.652 1240.05 1240.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 0.001024 4096 450 630 13272 2.72262 30.5459 123.819 157.131 157.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.001024 1024 340 510 17416 0.69632 8.05994 26.2743 35.0747 35.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 0.000128 1024 180 495 145824 8.99373 6.84442 81.94 209.719 307.598 307.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 0.000256 2048 180 465 74760 7.06941 63.5255 209.719 280.36 280.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.000512 2048 160 885 31192 3.4808 50.8047 104.824 159.155 159.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 3.2e-05 2048 370 1170 365568 170.196 56.043 1145.29 1673.87 3045.64 3045.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 510 0.000256 2048 200 960 21056 15.4603 7.04406 50.5976 219.25 292.482 292.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 6.4e-05 512 210 210 222208 18.2515 6.73008 31.0774 209.43 265.706 265.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 780 6.4e-05 4096 240 3330 202752 121.509 55.6167 3500.73 1677.4 5355.42 5355.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 400 6.4e-05 2048 115 960 110592 90.6351 28.3259 284.55 836.057 1239.75 1239.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 0.001024 4096 450 630 13248 2.71565 31.1634 123.624 157.545 157.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.001024 1024 340 510 17408 0.692544 8.21827 26.2791 35.2312 35.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 0.000128 1024 180 495 145920 8.97699 6.83395 83.6654 209.818 309.392 309.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 0.000256 2048 180 465 74752 7.05389 65.4848 209.768 282.348 282.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.000512 2048 160 885 31232 3.4857 51.9291 104.975 160.432 160.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 3.2e-05 2048 370 1170 364544 169.838 55.8469 1162.75 1673.3 3061.94 3062.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 510 0.000256 2048 200 960 20992 15.369 7.01235 51.3959 219.689 293.595 293.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 6.4e-05 512 210 210 221184 18.2028 6.7031 31.5766 209.133 265.834 265.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 780 6.4e-05 4096 240 3330 201600 121.962 55.728 3934.47 1676.39 5788.73 5788.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 400 6.4e-05 2048 115 960 110592 90.8612 28.3379 321.219 835.298 1275.9 1276.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 0.001024 4096 450 630 13248 2.71974 35.7421 123.607 162.112 162.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.001024 1024 340 510 17424 0.694272 9.52461 26.3036 36.5669 36.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 0.000128 1024 180 495 145728 8.97773 6.84502 94.6588 209.722 320.304 320.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 0.000256 2048 180 465 74736 7.04922 74.1852 209.72 290.997 291.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.000512 2048 160 885 31176 3.47136 58.9579 104.833 167.305 167.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 3.2e-05 2048 370 1170 364032 169.853 56.055 1315.22 1671.65 3213 3213.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 510 0.000256 2048 200 960 20736 15.3971 7.01978 57.9444 219.385 299.879 299.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 6.4e-05 512 210 210 216576 18.3277 6.66214 35.0844 207.397 267.687 267.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 780 6.4e-05 4096 240 3330 202240 121.661 55.6831 3851.99 1675.48 5704.98 5705.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 400 6.4e-05 2048 115 960 112640 90.5188 28.4177 319.281 837.949 1276.35 1276.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 0.001024 4096 450 630 13200 2.7136 34.5644 110.013 147.332 147.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.001024 1024 340 510 17440 0.696416 9.31651 26.3132 36.3674 36.4237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 0.000128 1024 180 495 145920 8.96941 6.8433 92.5013 209.609 318.023 318.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 0.000256 2048 180 465 74720 7.05126 72.5378 209.494 289.125 289.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.000512 2048 160 885 31200 3.49139 57.4759 104.82 165.83 165.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 3.2e-05 2048 370 1170 363520 170.687 56.1127 1280.83 1677.03 3184.87 3185.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 510 0.000256 2048 200 960 20480 15.3528 7.05696 56.1532 218.976 297.667 297.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 6.4e-05 512 210 210 220160 18.4198 6.72326 34.7714 209.603 269.736 269.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 780 6.4e-05 4096 240 3330 201216 121.573 55.6032 4078.78 1673.04 5929.16 5929.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 400 6.4e-05 2048 115 960 110592 90.1313 28.261 335.221 832.672 1286.47 1286.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 0.001024 4096 450 630 13152 2.70883 37.0368 122.94 162.726 162.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.001024 1024 340 510 17376 0.691008 9.93325 26.2513 36.9208 36.9787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 0.000128 1024 180 495 145536 8.94134 6.82698 98.5063 209.31 323.687 323.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 0.000256 2048 180 465 74688 7.05302 77.3118 209.467 293.873 293.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.000512 2048 160 885 31200 3.48349 61.4502 104.873 169.85 169.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 3.2e-05 2048 370 1170 362496 168.888 55.6713 1362.69 1664.5 3251.96 3252.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 510 0.000256 2048 200 960 20736 15.3138 6.99107 60.7426 217.2 300.373 300.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 6.4e-05 512 210 210 215040 18.193 6.61293 36.4143 206.208 267.64 267.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 780 6.4e-05 4096 240 3330 201600 122.034 55.781 4052.62 1675.72 5906.33 5906.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 400 6.4e-05 2048 115 960 108800 90.9611 28.282 326.113 833.751 1279.3 1279.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 0.001024 4096 450 630 13200 2.71523 36.9577 123.232 162.947 163.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.001024 1024 340 510 17400 0.691808 9.88762 26.311 36.9318 36.9889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 0.000128 1024 180 495 145600 9.00106 6.84528 97.7105 209.65 323.312 323.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 0.000256 2048 180 465 74700 7.04886 76.536 209.721 293.348 293.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.000512 2048 160 885 31100 3.47344 60.618 104.717 168.851 168.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 3.2e-05 2048 370 1170 358400 170.516 55.8285 1335.13 1669.97 3231.65 3231.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 510 0.000256 2048 200 960 20800 15.4131 7.02464 60.1853 218.599 301.351 301.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 6.4e-05 512 210 210 217600 18.0544 6.63142 36.5111 206.411 267.823 267.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 780 6.4e-05 4096 240 3330 200704 121.845 55.6716 4070.45 1674.79 5922.94 5923.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 400 6.4e-05 2048 115 960 111104 90.8207 28.394 335.744 837.573 1292.72 1292.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 0.001024 4096 450 630 13216 2.71981 37.1279 123.734 163.625 163.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.001024 1024 340 510 17360 0.69312 9.88922 26.2757 36.9004 36.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 0.000128 1024 180 495 145600 8.95696 6.83456 98.2539 209.541 323.689 323.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 0.000256 2048 180 465 74704 7.09523 77.1871 209.766 294.093 294.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.000512 2048 160 885 31136 3.48035 61.2536 104.85 169.629 169.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 3.2e-05 2048 370 1170 365568 169.678 56.0046 1373.16 1674.64 3273.71 3273.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 510 0.000256 2048 200 960 20608 15.4584 7.04102 60.1816 220.231 303.041 303.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 6.4e-05 512 210 210 215040 18.3458 6.63962 36.4082 207.109 268.715 268.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 780 6.4e-05 4096 240 3330 199680 122.169 55.6437 3996.22 1670.67 5844.89 5845.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 400 6.4e-05 2048 115 960 111360 90.6166 28.3308 330.7 835.51 1285.34 1285.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 0.001024 4096 450 630 13200 2.71974 36.7043 123.505 162.972 163.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.001024 1024 340 510 17400 0.694944 9.73824 26.3396 36.8153 36.8737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 0.000128 1024 180 495 145440 8.98352 6.8481 96.2408 209.68 321.852 321.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 0.000256 2048 180 465 74640 7.04797 75.5625 209.616 292.268 292.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.000512 2048 160 885 31080 3.46947 59.8902 104.714 168.117 168.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 3.2e-05 2048 370 1170 360960 170.7 55.9493 1333.69 1673.19 3233.74 3233.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 510 0.000256 2048 200 960 20160 15.5066 7.02259 57.9958 220.49 301.144 301.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 6.4e-05 512 210 210 215040 18.2788 6.63043 35.7892 206.426 267.34 267.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 780 6.4e-05 4096 240 3330 200704 121.633 55.5448 3848.12 1670.46 5695.92 5696.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 400 6.4e-05 2048 115 960 110592 90.5973 28.3504 314.774 835.423 1269.33 1269.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 0.001024 4096 450 630 13184 2.72362 35.0248 124.572 162.361 162.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.001024 1024 340 510 17280 0.690752 9.29098 26.1613 36.186 36.2401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 0.000128 1024 180 495 145408 8.9408 6.82845 92.3106 209.012 317.194 317.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 0.000256 2048 180 465 74624 7.07277 72.614 209.385 289.114 289.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.000512 2048 160 885 31104 3.47613 57.5836 104.698 165.8 165.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 3.2e-05 2048 370 1170 360448 170.711 55.8509 1275.67 1671.87 3174.32 3174.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 510 0.000256 2048 200 960 20480 15.4296 7.04102 56.5387 218.588 297.721 297.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 6.4e-05 512 210 210 221184 18.2093 6.7056 35.3632 208.978 269.473 269.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 780 6.4e-05 4096 240 3330 199680 121.336 55.3984 4446.25 1665.59 6288.76 6288.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 400 6.4e-05 2048 115 960 104448 90.5357 27.9107 347.324 824.736 1290.69 1290.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 0.001024 4096 450 630 13056 2.71187 40.8219 113.907 157.485 157.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.001024 1024 340 510 17280 0.692096 10.8567 26.2554 37.8474 37.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 0.000128 1024 180 495 145152 8.95597 6.82989 108.213 209.478 333.582 333.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 0.000256 2048 180 465 74496 7.04102 84.7765 209.256 301.119 301.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.000512 2048 160 885 31104 3.4857 67.4181 104.887 175.834 175.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 3.2e-05 2048 370 1170 356352 168.107 55.1123 1470.64 1648.56 3342.63 3342.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 510 0.000256 2048 200 960 19968 15.2521 6.93478 64.1725 218.954 305.446 305.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 6.4e-05 512 210 210 208896 18.6829 6.61475 38.9485 206.312 270.775 270.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 780 6.4e-05 4096 240 3330 198400 122.112 55.5602 4435.54 1667.63 6281.02 6281.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 400 6.4e-05 2048 115 960 102400 91.1583 27.9695 341.165 826.047 1286.53 1286.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 0.001024 4096 450 630 13000 2.70822 40.5443 122.012 165.307 165.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.001024 1024 340 510 17200 0.690272 10.8232 26.1754 37.7301 37.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 0.000128 1024 180 495 145600 9.00736 6.84576 108.726 209.785 334.462 334.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 0.000256 2048 180 465 74600 7.07606 84.9879 209.719 301.831 301.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.000512 2048 160 885 31000 3.46931 67.2481 104.713 175.472 175.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 3.2e-05 2048 370 1170 345600 171.427 55.1739 1426.45 1649.87 3303.15 3303.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 510 0.000256 2048 200 960 19200 15.3945 7.05357 61.3968 216.346 300.316 300.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 6.4e-05 512 210 210 217600 18.0726 6.62586 40.8268 206.474 272.217 272.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 780 6.4e-05 4096 240 3330 200704 121.604 55.5547 4117.59 1670.77 5965.7 5965.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 400 6.4e-05 2048 115 960 106496 91.2944 28.5 324.447 835.644 1280.08 1280.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 0.001024 4096 450 630 13056 2.71616 37.0135 123.502 163.275 163.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.001024 1024 340 510 17152 0.690176 9.92998 26.1591 36.8196 36.8782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 0.000128 1024 180 495 145408 8.93392 6.83155 99.0355 209.137 324.039 324.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 0.000256 2048 180 465 74496 7.19891 77.3231 209.344 293.911 293.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.000512 2048 160 885 30976 3.48083 61.4387 104.68 169.64 169.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 3.2e-05 2048 370 1170 360448 170.625 55.8962 1364.81 1670.05 3261.59 3261.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 510 0.000256 2048 200 960 20480 15.4557 7.06701 60.7937 217.68 301.122 301.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 6.4e-05 512 210 210 212992 18.8609 6.70752 36.7606 209.019 271.565 271.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 780 6.4e-05 4096 240 3320 201728 121.652 55.6005 3124.27 1675.7 4977.4 4977.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 400 6.4e-05 2048 115 960 113664 90.28 28.3201 485.347 838.93 1443.08 1443.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1160 0.001024 4096 450 640 13184 2.71974 55.8645 124.883 183.511 183.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.001024 1024 340 520 17440 0.708288 7.70867 26.3097 34.7697 34.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1590 0.000128 1024 180 500 145536 8.97651 6.83213 145.762 209.607 371.281 371.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1910 0.000256 2048 180 480 74688 7.05485 115.7 209.619 332.42 332.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 0.000512 2048 160 880 31296 3.48963 91.6746 104.866 200.074 200.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 930 3.2e-05 2048 370 1160 364544 171.085 56.0149 1788.41 1675.58 3691.31 3691.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 510 0.000256 2048 200 960 21248 15.4285 7.03984 79.5065 219.946 322.05 322.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 6.4e-05 512 210 200 221184 18.2395 6.7127 53.9172 208.944 288.027 288.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 780 6.4e-05 4096 240 3320 201600 122.13 55.7157 3511.87 1675.49 5365.38 5365.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 400 6.4e-05 2048 115 960 113920 90.6313 28.442 542.791 837.941 1500 1500.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1160 0.001024 4096 450 640 13160 2.724 62.3452 124.299 189.412 189.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.001024 1024 340 520 17440 0.701568 8.66291 26.3207 35.7259 35.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1590 0.000128 1024 180 500 145440 9.01216 6.84538 89.1848 209.587 314.733 314.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 0.000256 2048 180 480 74680 7.05677 68.0588 209.725 284.883 284.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 830 0.000512 2048 160 880 31280 3.48627 100.626 104.823 208.98 209.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 3.2e-05 2048 370 1160 366080 170.345 56.1116 1171.72 1677.15 3075.55 3075.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 510 0.000256 2048 200 960 21120 15.4784 7.08042 54.209 219.521 296.418 296.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 830 6.4e-05 512 210 200 220160 18.5121 6.72922 59.4672 209.617 294.539 294.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 780 6.4e-05 4096 240 3320 201216 121.905 55.6746 3257.66 1673.99 5109.4 5109.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 400 6.4e-05 2048 115 960 113664 90.2331 28.3423 275.654 837.144 1231.56 1231.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 0.001024 4096 450 640 13152 2.71731 29.61 124.713 157.084 157.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.001024 1024 340 520 17424 0.699552 7.95632 26.3256 35.024 35.0822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1590 0.000128 1024 180 500 145344 8.97661 6.84474 81.98 209.658 307.562 307.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 0.000256 2048 180 480 74640 7.04691 63.0374 209.652 279.782 279.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.000512 2048 160 880 31248 3.48189 48.3089 104.831 156.667 156.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 3.2e-05 2048 370 1160 362496 170.872 55.9861 1078.42 1673.81 2979.32 2979.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 510 0.000256 2048 200 960 21120 15.3923 7.04909 48.8756 219.187 290.642 290.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 6.4e-05 512 210 200 218112 18.4327 6.68877 52.0317 208.387 285.755 285.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 780 6.4e-05 4096 240 3320 201600 122.04 55.7282 3316.77 1674.07 5168.78 5168.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 400 6.4e-05 2048 115 960 112896 90.6934 28.3463 280.55 837.207 1237 1237.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 0.001024 4096 450 640 13160 2.71565 30.4927 123.736 156.988 157.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.001024 1024 340 520 17416 0.697216 8.15011 26.325 35.2142 35.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 0.000128 1024 180 500 145376 8.99456 6.83984 81.402 211.077 308.414 308.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 0.000256 2048 180 480 74648 7.04922 64.8702 209.703 281.664 281.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.000512 2048 160 880 31248 3.47562 49.9077 104.856 158.282 158.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 3.2e-05 2048 370 1160 361984 171.118 56.0741 1097.56 1673.87 2998.85 2999.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 510 0.000256 2048 200 960 21056 15.4603 7.07485 50.0693 215.962 288.695 288.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 6.4e-05 512 210 200 218624 18.5574 6.72496 30.0802 214.124 269.706 269.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 780 6.4e-05 4096 240 3320 201728 121.681 55.6057 3356.44 1676.8 5210.71 5210.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 400 6.4e-05 2048 115 960 112640 90.1775 28.4156 283.423 836.128 1238.34 1238.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 0.001024 4096 450 640 13120 2.71187 30.6381 123.468 156.863 156.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.001024 1024 340 520 17408 0.696064 8.12646 26.321 35.1853 35.2424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 0.000128 1024 180 500 145408 8.97709 6.83622 82.1558 209.763 307.831 307.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 0.000256 2048 180 480 74624 7.09222 65.5063 209.65 282.291 282.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.000512 2048 160 880 31232 3.4775 50.4323 104.83 158.787 158.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 3.2e-05 2048 370 1160 360448 170.884 55.8758 1102.24 1671.08 3000.32 3000.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 510 0.000256 2048 200 960 20992 15.3589 7.01251 50.2156 218.585 291.307 291.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 6.4e-05 512 210 200 221184 18.1955 6.70515 30.5279 209.083 264.724 264.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 780 6.4e-05 4096 240 3320 201600 121.925 55.7168 4107.28 1674.7 5959.79 5959.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 400 6.4e-05 2048 115 960 112896 90.1654 28.4265 346.473 834.466 1299.71 1299.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 0.001024 4096 450 640 13104 2.71283 37.7977 124.234 164.788 164.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.001024 1024 340 520 17352 0.693632 10.238 26.2347 37.2088 37.2635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 0.000128 1024 180 500 145440 8.98259 6.86534 100.596 209.498 326.042 326.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 0.000256 2048 180 480 74592 7.05597 80.3745 209.39 296.864 296.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.000512 2048 160 880 31248 3.49069 61.7181 104.802 170.053 170.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 3.2e-05 2048 370 1160 359424 170.909 55.9868 1349.26 1671.24 3247.62 3247.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 510 0.000256 2048 200 960 20736 15.4195 7.07315 61.3482 219.003 302.971 303.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 6.4e-05 512 210 200 216576 18.3276 6.65901 36.8423 207.178 269.225 269.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 780 6.4e-05 4096 240 3320 200448 121.567 55.6036 2833.83 1670.8 4681.98 4682.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 400 6.4e-05 2048 115 960 110592 89.6761 28.0277 237.181 829.395 1184.47 1184.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 0.001024 4096 450 640 12960 2.70541 26.3762 122.36 151.485 151.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.001024 1024 340 520 17280 0.693984 7.1209 26.2636 34.1232 34.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 0.000128 1024 180 500 145152 8.9888 6.84442 70.2417 209.842 296.017 296.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 0.000256 2048 180 480 74448 7.05536 56.0646 209.46 272.624 272.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.000512 2048 160 880 31104 3.47453 42.9526 104.731 151.2 151.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 3.2e-05 2048 370 1160 350208 171.133 55.3861 914.458 1659.5 2800.69 2800.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 510 0.000256 2048 200 960 19584 15.3661 6.96416 40.8801 216.879 280.218 280.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 6.4e-05 512 210 200 211968 18.1292 6.57661 25.5126 204.382 254.817 254.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 780 6.4e-05 4096 240 3320 200960 121.893 55.6939 3965.72 1675.46 5818.94 5819.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 400 6.4e-05 2048 115 960 112640 90.4996 28.3992 333.118 837.939 1290.14 1290.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 0.001024 4096 450 640 13120 2.71974 36.6205 123.724 163.107 163.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.001024 1024 340 520 17360 0.698144 9.7855 26.2616 36.7873 36.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 0.000128 1024 180 500 145280 8.9928 6.8432 97.0929 209.609 322.646 322.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 0.000256 2048 180 480 74640 7.07082 77.6083 209.559 294.28 294.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.000512 2048 160 880 31200 3.47888 59.3145 104.702 167.536 167.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 3.2e-05 2048 370 1160 363520 170.543 56.0927 1317.84 1677.46 3222.16 3222.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 510 0.000256 2048 200 960 20480 15.341 6.98208 57.8031 214.598 294.858 294.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 6.4e-05 512 210 200 220160 18.4399 6.72349 35.9333 209.61 270.923 271.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 780 6.4e-05 4096 240 3320 199680 122.199 55.5991 2737.89 1677.55 4593.41 4593.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 400 6.4e-05 2048 115 960 112640 90.3144 28.4508 232.578 838.93 1190.46 1190.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 0.001024 4096 450 640 12960 2.70755 25.5109 123.244 151.505 151.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.001024 1024 340 520 17280 0.694112 6.92141 26.2851 33.9415 33.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 0.000128 1024 180 500 144640 8.91965 6.82534 67.5947 209.066 292.507 292.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 0.000256 2048 180 480 74560 7.07789 54.2273 209.771 271.119 271.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.000512 2048 160 880 31040 3.47872 41.3226 104.587 149.43 149.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 3.2e-05 2048 370 1160 358400 171.632 56.1705 904.167 1678.75 2810.93 2811.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 510 0.000256 2048 200 960 19200 15.3059 6.94272 38.5527 216.442 277.372 277.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 6.4e-05 512 210 200 215040 18.2013 6.61642 24.9855 206.424 256.439 256.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 780 6.4e-05 4096 240 3320 201216 121.588 55.6114 3724.41 1674.3 5576.08 5576.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 400 6.4e-05 2048 115 960 110592 90.1565 28.1574 307.05 833.199 1258.75 1258.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 0.001024 4096 450 640 13056 2.71152 34.2626 123.031 160.047 160.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.001024 1024 340 520 17376 0.69632 9.22893 26.328 36.2971 36.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 0.000128 1024 180 500 145152 8.9487 6.8257 90.8502 209.472 316.199 316.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 0.000256 2048 180 480 74592 7.0959 72.8412 209.661 289.646 289.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.000512 2048 160 880 31200 3.47898 55.7425 104.836 164.102 164.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 3.2e-05 2048 370 1160 356352 170.797 55.89 1212.32 1667.52 3106.76 3106.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 510 0.000256 2048 200 960 20736 15.3199 7.01546 55.2324 214.252 291.948 292.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 6.4e-05 512 210 200 215040 18.1955 6.62112 33.0392 206.371 264.445 264.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 780 6.4e-05 4096 240 3320 199680 121.337 55.3902 2626.65 1665.3 4468.85 4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 400 6.4e-05 2048 115 960 104448 90.5386 27.8998 207.831 824.609 1151.07 1151.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 0.001024 4096 450 640 12864 2.70182 24.3343 122.724 149.803 149.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.001024 1024 340 520 17280 0.694272 6.62842 26.3026 33.6666 33.7217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 0.000128 1024 180 500 145152 8.95021 6.82922 65.0095 209.442 290.329 290.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 0.000256 2048 180 480 74496 7.10006 52.0233 209.498 268.662 268.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.000512 2048 160 880 31104 3.47645 39.9484 104.756 148.224 148.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 3.2e-05 2048 370 1160 344064 171.566 55.0731 833.343 1650.29 2710.5 2710.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 510 0.000256 2048 200 960 19968 15.256 6.93565 38.6927 215.166 276.176 276.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 6.4e-05 512 210 200 208896 18.701 6.61786 23.2319 206.271 255.037 255.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 780 6.4e-05 4096 240 3320 201600 121.984 55.7527 3887.5 1675.76 5741.17 5741.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 400 6.4e-05 2048 115 960 112000 90.2878 28.2837 325.246 833.715 1277.73 1277.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 0.001024 4096 450 640 13100 2.72496 35.8526 124.386 163.007 163.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.001024 1024 340 520 17300 0.691936 9.6688 26.2304 36.6342 36.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 0.000128 1024 180 500 145200 9.03034 6.84646 95.0056 209.644 320.626 320.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 0.000256 2048 180 480 74600 7.09066 76.082 209.734 292.95 293.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.000512 2048 160 880 31200 3.47738 58.4806 104.865 166.866 166.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 3.2e-05 2048 370 1160 358400 170.497 55.8485 1271.75 1668.21 3166.52 3166.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 510 0.000256 2048 200 960 20800 15.4122 7.04966 58.2437 217.54 298.379 298.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 6.4e-05 512 210 200 211200 18.6051 6.64371 33.8529 206.41 265.727 265.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 780 6.4e-05 4096 240 3320 198400 122.135 55.5494 2682.37 1666.28 4526.51 4526.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 400 6.4e-05 2048 115 960 108800 89.7187 28.0231 222.532 824.768 1165.23 1165.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 0.001024 4096 450 640 13000 2.71584 25.2559 122.448 150.464 150.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.001024 1024 340 520 17200 0.691616 6.75059 26.2104 33.6958 33.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 0.000128 1024 180 500 144800 9.01661 6.84528 66.9196 209.617 292.501 292.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 0.000256 2048 180 480 74400 7.04602 53.5299 209.307 269.925 269.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.000512 2048 160 880 31000 3.47562 40.9684 104.518 149.006 149.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 3.2e-05 2048 370 1160 345600 171.424 55.296 861.947 1649.96 2738.85 2739.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 510 0.000256 2048 200 960 19200 15.4039 7.02224 38.0877 213.045 273.689 273.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 6.4e-05 512 210 200 204800 19.0636 6.97446 23.4614 206.311 256.022 256.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 780 6.4e-05 4096 240 3320 200704 121.81 55.669 4917.08 1674.35 6769.09 6769.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 400 6.4e-05 2048 115 960 111104 90.8289 28.4443 410.5 837.364 1367.33 1367.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 0.001024 4096 450 640 13104 2.7303 45.866 115.673 164.313 164.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.001024 1024 340 520 17360 0.699584 12.3969 26.3232 39.4606 39.5182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 0.000128 1024 180 500 145152 8.97498 6.84246 121.144 209.497 346.564 346.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 0.000256 2048 180 480 74592 7.08435 97.1428 211.497 315.77 315.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.000512 2048 160 880 31136 3.47155 74.4346 104.708 182.659 182.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 3.2e-05 2048 370 1160 358400 171.737 55.9898 1616.16 1674.02 3518.13 3518.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 510 0.000256 2048 200 960 20608 15.448 7.0657 73.4906 224.069 320.203 320.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 6.4e-05 512 210 200 215040 18.3559 6.64198 44.1778 207.057 276.447 276.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 780 6.4e-05 4096 240 3320 200704 121.529 55.6012 3222.79 1675.34 5075.44 5075.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 400 6.4e-05 2048 115 960 107520 90.1023 27.988 258.692 828.122 1205.09 1205.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 0.001024 4096 450 640 12992 2.72147 29.5939 123.902 156.262 156.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.001024 1024 340 520 17248 0.694976 8.04214 26.3307 35.1089 35.1625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 0.000128 1024 180 500 145152 8.94739 6.83725 78.802 209.682 304.369 304.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 0.000256 2048 180 480 74368 7.04307 62.8537 209.443 279.385 279.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.000512 2048 160 880 30912 3.45757 48.1014 104.425 156.027 156.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 930 3.2e-05 2048 370 1160 344064 172.321 55.2004 1010.97 1655.45 2894.18 2894.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 510 0.000256 2048 200 960 19712 15.3228 7.00211 45.8298 216.505 284.788 284.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 6.4e-05 512 210 200 200704 18.612 6.56339 27.6991 202.373 255.462 255.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 780 6.4e-05 4096 240 3320 199680 122.174 55.6463 4713.3 1668.77 6560.07 6560.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 400 6.4e-05 2048 115 960 111360 90.6001 28.3937 394.572 834.574 1348.32 1348.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 0.001024 4096 450 640 13080 2.72112 43.5968 124.394 170.753 170.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.001024 1024 340 520 17280 0.690176 11.7741 26.2014 38.7091 38.7652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 0.000128 1024 180 500 144960 9.00768 6.8447 115.831 209.442 341.226 341.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 0.000256 2048 180 480 74520 7.05347 92.6888 209.335 309.12 309.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.000512 2048 160 880 31200 3.48922 71.2506 104.802 179.585 179.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 3.2e-05 2048 370 1160 360960 170.565 55.978 1560.29 1668.41 3455.46 3455.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 510 0.000256 2048 200 960 20160 15.504 7.02013 68.5088 217.067 308.234 308.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 6.4e-05 512 210 200 215040 18.2687 6.63562 42.571 208.413 276.106 276.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 780 6.4e-05 4096 240 3320 199680 121.788 55.6015 3180.75 1671.1 5029.41 5029.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 400 6.4e-05 2048 115 960 107520 89.8476 27.9963 258.316 825.315 1201.66 1201.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 0.001024 4096 450 640 12960 2.71645 29.5932 122.524 154.875 154.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.001024 1024 340 520 17040 0.688864 7.99123 26.0723 34.7943 34.8485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 0.000128 1024 180 500 144000 8.94934 6.84442 78.2547 209.92 304.069 304.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 0.000256 2048 180 480 74400 7.05213 62.6811 209.549 279.327 279.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.000512 2048 160 880 30960 3.47082 48.0446 104.589 156.147 156.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 3.2e-05 2048 370 1160 353280 169.12 55.1178 1035.04 1649.82 2909.31 2909.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 510 0.000256 2048 200 960 19200 15.3546 6.94627 45.0725 214.321 281.819 281.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 6.4e-05 512 210 200 215040 18.2471 6.62528 29.0689 209.901 264.049 264.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 780 6.4e-05 4096 240 3320 200704 121.605 55.5625 4617.71 1670.72 6465.77 6465.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 400 6.4e-05 2048 115 960 110592 90.5872 28.3276 380.371 835.529 1335.01 1335.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 0.001024 4096 450 640 13056 2.7136 42.5188 122.3 167.577 167.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.001024 1024 340 520 17280 0.691488 11.4196 26.2246 38.3759 38.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 0.000128 1024 180 500 144896 8.94429 6.82771 112.118 209.043 337.033 337.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 0.000256 2048 180 480 74496 7.04906 89.9863 209.367 306.446 306.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.000512 2048 160 880 31104 3.48083 68.8579 104.601 176.985 177.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 3.2e-05 2048 370 1160 360448 170.638 55.8572 1514.23 1670.33 3411.29 3411.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 510 0.000256 2048 200 960 20480 15.4221 7.02259 67.9363 216.368 306.882 306.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 6.4e-05 512 210 200 221184 18.2126 6.70301 42.5094 209.006 276.649 276.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 780 6.4e-05 4096 240 3320 200704 121.481 55.5704 3091.82 1672.55 4941.6 4941.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 400 6.4e-05 2048 115 960 106496 91.289 28.3258 247.11 836.821 1203.74 1203.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 0.001024 4096 450 640 12800 2.70128 28.1624 122.677 153.584 153.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.001024 1024 340 520 17152 0.689536 7.68208 26.2396 34.6522 34.7075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 0.000128 1024 180 500 144384 8.96736 6.83181 75.5947 209.375 300.87 300.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 0.000256 2048 180 480 74240 7.03856 60.7339 209.164 276.981 277.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.000512 2048 160 880 30976 3.47341 46.5281 104.68 154.725 154.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 3.2e-05 2048 370 1160 360448 170.635 55.9137 1017.39 1671.85 2916.01 2916.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 510 0.000256 2048 200 960 20480 15.4538 7.18518 46.1749 217.903 286.847 286.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 6.4e-05 512 210 200 212992 18.8529 6.70589 27.7437 209.245 262.764 262.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 780 6.4e-05 4096 240 3320 199680 121.375 55.3924 4018.07 1665.25 5860.25 5860.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 400 6.4e-05 2048 115 960 104448 90.5647 28.035 313.884 824.511 1257.18 1257.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 0.001024 4096 450 640 12864 2.70541 36.3669 122.798 161.916 161.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.001024 1024 340 520 17280 0.694144 9.92669 26.3073 36.972 37.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 0.000128 1024 180 500 145152 8.95798 6.82803 97.8622 209.421 323.172 323.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 0.000256 2048 180 480 74496 7.08285 78.3657 209.478 294.969 295.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.000512 2048 160 880 31104 3.47955 60.2276 104.742 168.493 168.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 3.2e-05 2048 370 1160 344064 171.497 55.1711 1263.08 1648.11 3138.09 3138.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 510 0.000256 2048 200 960 19968 15.2621 6.94323 57.9582 215.061 295.353 295.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 6.4e-05 512 210 200 208896 18.699 6.61914 34.6927 206.248 266.479 266.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 780 6.4e-05 4096 240 3320 196608 120.772 54.9969 2749.11 1651.49 4576.54 4576.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 400 6.4e-05 2048 115 960 98304 91.7851 27.9695 208.327 825.811 1154.08 1154.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 0.001024 4096 450 640 12672 2.70189 25.4498 122.869 151.062 151.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.001024 1024 340 520 16896 0.69024 6.79504 26.069 33.598 33.6523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 0.000128 1024 180 500 144384 8.93133 6.82666 68.9318 208.872 293.663 293.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 0.000256 2048 180 480 74112 7.03926 55.4179 209.195 271.697 271.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.000512 2048 160 880 30720 3.46374 41.9162 104.342 149.765 149.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 3.2e-05 2048 370 1160 344064 171.491 55.2185 886.743 1650.41 2764.08 2764.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 510 0.000256 2048 200 960 18432 15.4324 6.93658 37.6465 214.78 274.93 275.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 6.4e-05 512 210 200 196608 18.2557 6.53722 23.5705 198.359 246.942 247.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 780 6.4e-05 4096 240 3320 198400 122.123 55.575 4088.41 1667.42 5933.7 5933.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 400 6.4e-05 2048 115 960 108800 89.7561 27.9924 338.43 825.31 1281.67 1281.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 0.001024 4096 450 640 13000 2.72179 38.3289 123.643 164.737 164.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.001024 1024 340 520 17200 0.692448 10.2871 26.2285 37.2516 37.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 0.000128 1024 180 500 144800 9.01971 6.8384 101.715 209.757 327.433 327.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 0.000256 2048 180 480 74400 7.04486 81.4325 209.435 297.957 298.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.000512 2048 160 880 31000 3.4745 62.349 104.585 170.452 170.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 3.2e-05 2048 370 1160 345600 171.434 55.2651 1310.74 1649.67 3187.32 3187.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 510 0.000256 2048 200 960 19200 15.4047 6.95091 57.6796 213.164 293.335 293.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 6.4e-05 512 210 200 204800 19.0515 6.62938 35.4435 206.445 267.786 267.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 780 6.4e-05 4096 240 3320 192000 121.955 55.0508 2815.51 1650.24 4642.92 4643.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 400 6.4e-05 2048 115 960 102400 91.0643 27.9596 227.041 825.852 1172.11 1172.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 0.001024 4096 450 640 12800 2.71974 27.3516 123.546 153.661 153.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.001024 1024 340 520 16800 0.68448 7.42016 25.9438 34.089 34.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 0.000128 1024 180 500 144000 8.94486 6.83405 71.7228 208.811 296.412 296.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1910 0.000256 2048 180 480 74000 7.02259 57.4257 208.772 273.263 273.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.000512 2048 160 880 30800 3.46758 43.9548 104.52 151.986 152.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 3.2e-05 2048 370 1160 332800 175.385 55.1588 896.898 1649.12 2776.78 2776.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 510 0.000256 2048 200 960 19200 15.3734 6.95296 41.0854 214.644 278.184 278.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 6.4e-05 512 210 200 204800 19.0332 6.62938 25.7267 206.449 258.05 258.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 780 6.4e-05 4096 240 3336 202240 121.569 55.6054 3123.75 1676.7 4977.81 4977.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 400 6.4e-05 2048 115 960 112640 90.5797 28.3121 469.369 838.536 1426.99 1427.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1160 0.001024 4096 450 648 13120 2.72518 54.1805 124.946 181.897 181.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.001024 1024 340 504 17504 0.702464 7.39651 26.3276 34.4728 34.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1590 0.000128 1024 180 504 145408 8.9889 6.83008 144.495 209.732 370.152 370.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1910 0.000256 2048 180 480 74688 7.06765 113.092 209.748 329.952 330.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 830 0.000512 2048 160 888 31232 3.49542 88.5104 104.94 196.99 197.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 930 3.2e-05 2048 370 1176 368640 169.75 55.9825 1776.63 1680.18 3682.76 3682.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 510 0.000256 2048 200 960 19968 15.5612 7.03488 73.551 222.106 318.384 318.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 830 6.4e-05 512 210 216 210944 19.0417 6.70925 51.4063 209.071 286.446 286.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 780 6.4e-05 4096 240 3336 202240 121.926 55.739 3287.57 1677.07 5142.49 5142.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 400 6.4e-05 2048 115 960 112640 90.919 28.3764 474.753 838.729 1432.97 1433.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1160 0.001024 4096 450 648 13080 2.72179 54.7922 123.837 181.394 181.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.001024 1024 340 504 17480 0.700832 7.81914 26.3116 34.8763 34.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1590 0.000128 1024 180 504 145440 9.00106 6.84141 82.6492 209.781 308.373 308.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 0.000256 2048 180 480 74680 7.05274 63.0356 209.787 279.922 279.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 830 0.000512 2048 160 888 31200 3.47955 89.9427 104.9 198.367 198.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 930 3.2e-05 2048 370 1176 368640 169.544 56.1557 1114.39 1676.94 3017.26 3017.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 510 0.000256 2048 200 960 19840 15.6156 7.0697 47.3495 217.746 287.915 288.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 830 6.4e-05 512 210 216 212480 19.1304 6.72973 52.5257 209.806 288.405 288.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 780 6.4e-05 4096 240 3336 201216 121.925 55.6708 3226.28 1672.72 5076.77 5076.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 400 6.4e-05 2048 115 960 112128 90.595 28.492 269.83 836.549 1225.66 1225.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 0.001024 4096 450 648 13104 2.73011 29.7718 123.721 156.267 156.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.001024 1024 340 504 17472 0.696576 7.71277 26.2859 34.7377 34.7935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1590 0.000128 1024 180 504 145344 8.98176 6.84557 82.066 209.495 307.492 307.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 0.000256 2048 180 480 74640 7.07632 62.3407 209.495 278.956 279.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.000512 2048 160 888 31200 3.48269 48.3048 104.811 156.642 156.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 3.2e-05 2048 370 1176 368640 169.003 56.0514 1096.4 1672.53 2994.21 2994.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 510 0.000256 2048 200 960 19584 15.5448 7.04717 44.8036 217.911 285.437 285.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 6.4e-05 512 210 216 208896 19.05 6.69078 52.6497 208.226 286.83 286.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 780 6.4e-05 4096 240 3336 201216 121.602 55.6154 2078.28 1672.6 3928.27 3928.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 400 6.4e-05 2048 115 960 110592 90.2937 28.1887 456.534 832.259 1407.46 1407.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1160 0.001024 4096 450 648 13056 2.72998 56.5576 124.379 183.708 183.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.001024 1024 340 504 17376 0.696704 5.02755 26.2207 31.9894 32.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1590 0.000128 1024 180 504 145152 8.97082 6.83062 54.9106 209.26 280.072 280.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 0.000256 2048 180 480 74592 7.09018 40.2079 209.446 256.787 256.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 830 0.000512 2048 160 888 31104 3.47888 91.605 104.659 199.786 199.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 930 3.2e-05 2048 370 1176 362496 168.955 55.6756 694.771 1664.45 2584.07 2584.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 510 0.000256 2048 200 960 19200 15.4614 7.0057 31.0957 217.176 270.869 270.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 830 6.4e-05 512 210 216 202752 19.1749 6.62099 50.7461 206.161 282.918 283.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 780 6.4e-05 4096 240 3336 201600 121.923 55.722 3757.32 1672.84 5607.97 5608.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 400 6.4e-05 2048 115 960 111104 91.0783 28.4101 311.589 836.595 1267.86 1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 0.001024 4096 450 648 13048 2.72726 34.773 123.929 161.473 161.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.001024 1024 340 504 17472 0.695616 8.9497 26.2941 35.9814 36.0386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 0.000128 1024 180 504 145376 9.00493 6.84045 92.537 209.569 318.053 318.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 0.000256 2048 180 480 74648 7.0511 72.6856 209.547 289.326 289.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.000512 2048 160 888 31192 3.4849 56.2545 104.817 164.6 164.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 3.2e-05 2048 370 1176 365568 169.906 56.0428 1258.8 1672.65 3157.62 3157.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 510 0.000256 2048 200 960 19712 15.5691 7.0487 52.3371 218.837 293.924 294.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 6.4e-05 512 210 216 211456 19.0672 6.72934 34.2402 209.279 269.535 269.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 780 6.4e-05 4096 240 3336 200704 121.874 55.6861 2348 1673.15 4198.89 4199.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 400 6.4e-05 2048 115 960 111104 90.8399 28.3771 198.576 836.645 1154.62 1154.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1160 0.001024 4096 450 648 12992 2.71622 69.7365 123.381 195.877 195.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.001024 1024 340 504 17360 0.690592 5.68525 26.2284 32.6476 32.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1590 0.000128 1024 180 504 145152 8.95635 6.82621 63.2707 209.339 288.491 288.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 0.000256 2048 180 480 74592 7.04717 46.4364 209.548 263.076 263.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.000512 2048 160 888 31136 3.48006 36.0805 104.817 144.421 144.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 3.2e-05 2048 370 1176 365568 169.574 56.1828 801.603 1672.81 2700.39 2700.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 510 0.000256 2048 200 960 19712 15.5308 7.04307 36.857 218.968 278.542 278.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 830 6.4e-05 512 210 216 207872 18.9085 6.64259 62.098 206.917 294.777 294.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 780 6.4e-05 4096 240 3336 201728 121.653 55.6148 3620.12 1676.83 5474.4 5474.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 400 6.4e-05 2048 115 960 110592 90.5876 28.3106 301.317 835.91 1256.32 1256.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 0.001024 4096 450 648 13056 2.72029 33.6535 112.976 149.393 149.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.001024 1024 340 504 17472 0.694368 8.6337 26.325 35.6948 35.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 0.000128 1024 180 504 145408 8.96877 6.83827 90.0901 209.77 315.772 315.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 0.000256 2048 180 480 74624 7.04867 71.1524 209.662 287.906 287.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.000512 2048 160 888 31168 3.47514 55.0481 104.85 163.417 163.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 3.2e-05 2048 370 1176 364544 169.624 56.0036 1219.66 1671.37 3116.88 3117.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 510 0.000256 2048 200 960 19456 15.5038 7.0191 50.559 215.313 288.523 288.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 6.4e-05 512 210 216 208896 19.1765 6.70874 32.7431 209.106 267.952 268.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 780 6.4e-05 4096 240 3336 200704 121.592 55.556 2370.26 1670.51 4218.09 4218.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 400 6.4e-05 2048 115 960 110592 90.5753 28.4209 201.509 835.431 1156.13 1156.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 0.001024 4096 450 648 12928 2.70723 22.5118 123.011 148.273 148.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.001024 1024 340 504 17408 0.693632 5.72128 26.3107 32.7695 32.8275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 0.000128 1024 180 504 144896 8.94112 6.83418 59.9142 209.021 284.812 284.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 0.000256 2048 180 480 74496 7.04602 47.4441 209.332 263.867 263.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.000512 2048 160 888 31104 3.4824 36.878 104.777 145.181 145.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 3.2e-05 2048 370 1176 360448 170.663 55.8611 795.968 1670.89 2693.6 2693.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 510 0.000256 2048 200 960 19456 15.5463 7.02432 34.2747 216.334 273.306 273.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 6.4e-05 512 210 216 204800 19.4321 6.70925 21.9333 208.987 257.279 257.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 780 6.4e-05 4096 240 3336 201600 121.917 55.7203 3975.33 1674.82 5827.97 5828.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 400 6.4e-05 2048 115 960 110592 90.8392 28.3375 328.513 834.508 1282.39 1282.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 0.001024 4096 450 648 13032 2.71974 36.5384 123.259 162.559 162.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.001024 1024 340 504 17424 0.692224 9.49398 26.2474 36.4754 36.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 0.000128 1024 180 504 145440 8.99866 6.84662 97.6789 209.527 323.177 323.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 0.000256 2048 180 480 74592 7.05574 77.0673 209.418 293.587 293.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.000512 2048 160 888 31176 3.4816 59.6029 104.809 167.938 167.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 3.2e-05 2048 370 1176 364032 169.693 56.0333 1332.71 1668.42 3227.08 3227.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 510 0.000256 2048 200 960 19584 15.5155 7.1375 55.4423 216.943 295.168 295.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 6.4e-05 512 210 216 207360 19.0176 6.66323 35.3228 207.21 268.429 268.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 780 6.4e-05 4096 240 3336 200448 121.568 55.588 2749.26 1669.15 4595.74 4595.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 400 6.4e-05 2048 115 960 105984 90.8094 28.0939 219.543 828.95 1167.58 1167.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 0.001024 4096 450 648 12960 2.71414 25.5683 122.686 151.012 151.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.001024 1024 340 504 17280 0.689984 6.71552 26.1519 33.6005 33.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 0.000128 1024 180 504 145152 8.98858 6.84358 68.3229 209.925 294.179 294.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 0.000256 2048 180 480 74448 7.04477 53.8911 209.254 270.233 270.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.000512 2048 160 888 31104 3.48566 41.6932 104.814 150.036 150.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 3.2e-05 2048 370 1176 359424 168.528 55.3805 918.147 1656.37 2798.65 2798.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 510 0.000256 2048 200 960 18432 15.4726 6.9632 37.3995 212.461 272.423 272.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 6.4e-05 512 210 216 202752 18.8465 6.57613 24.5384 204.447 254.623 254.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 780 6.4e-05 4096 240 3336 202240 121.591 55.6803 3794.17 1675.65 5647.27 5647.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 400 6.4e-05 2048 115 960 112640 90.4914 28.5094 316.053 838.004 1273.25 1273.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 0.001024 4096 450 648 13040 2.7233 34.5928 124.7 162.058 162.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.001024 1024 340 504 17440 0.694176 9.04198 26.282 36.0614 36.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 0.000128 1024 180 504 145280 8.99789 6.84426 92.9375 209.624 318.508 318.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 0.000256 2048 180 480 74640 7.10451 73.4162 209.583 290.147 290.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.000512 2048 160 888 31120 3.4703 56.443 104.686 164.643 164.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 3.2e-05 2048 370 1176 368640 169.073 56.1172 1281.3 1678.24 3184.95 3185.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 510 0.000256 2048 200 960 19200 15.4403 6.98163 51.5973 218.858 293.005 293.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 6.4e-05 512 210 216 209920 19.2084 6.7304 33.7848 209.709 269.645 269.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 780 6.4e-05 4096 240 3336 202240 121.346 55.6104 2696.65 1677.54 4551.32 4551.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 400 6.4e-05 2048 115 960 112640 90.346 28.3746 226.859 839.026 1184.79 1184.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 0.001024 4096 450 648 12960 2.71565 25.0465 123.667 151.471 151.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.001024 1024 340 504 17280 0.6904 6.48397 26.1951 33.4122 33.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 0.000128 1024 180 504 144640 8.92358 6.82592 66.5123 209.062 291.424 291.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 0.000256 2048 180 480 74560 7.08813 52.5451 209.772 269.447 269.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.000512 2048 160 888 31040 3.47626 40.3087 104.778 148.606 148.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 3.2e-05 2048 370 1176 368640 168.784 56.2294 915.305 1678.87 2819.41 2819.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 510 0.000256 2048 200 960 17920 15.4125 6.93216 35.1842 213.289 270.948 271.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 6.4e-05 512 210 216 204800 18.9918 6.61811 23.9347 206.426 256.187 256.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 780 6.4e-05 4096 240 3336 201216 121.577 55.6252 4800.77 1672.63 6650.78 6650.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 400 6.4e-05 2048 115 960 110592 90.1071 28.1726 398.556 832.365 1349.39 1349.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 0.001024 4096 450 648 13056 2.7287 44.9004 123.264 170.938 170.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.001024 1024 340 504 17376 0.694272 11.5217 26.2129 38.471 38.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 0.000128 1024 180 504 145152 8.9432 6.83232 119.253 209.265 344.394 344.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 0.000256 2048 180 480 74592 7.06054 93.8147 209.451 310.37 310.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.000512 2048 160 888 31104 3.47955 72.4523 105.845 181.82 181.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 3.2e-05 2048 370 1176 362496 168.763 55.6217 1609.49 1664.38 3498.49 3498.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 510 0.000256 2048 200 960 19200 15.4587 6.98701 66.3862 217.155 306.114 306.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 6.4e-05 512 210 216 202752 19.1255 6.61904 42.2004 210.793 278.959 279.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 780 6.4e-05 4096 240 3336 199680 121.292 55.3882 3070.96 1666.89 4914.71 4914.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 400 6.4e-05 2048 115 960 104448 90.5564 27.9477 239.501 825.28 1183.47 1183.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 0.001024 4096 450 648 12864 2.70982 28.076 123.241 154.07 154.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.001024 1024 340 504 17280 0.692896 7.36883 26.2436 34.3492 34.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 0.000128 1024 180 504 145152 8.96621 6.83488 76.3176 209.65 301.873 301.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 0.000256 2048 180 480 74496 7.0457 59.6125 209.7 276.401 276.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.000512 2048 160 888 30912 3.46739 45.873 104.531 153.914 153.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 3.2e-05 2048 370 1176 356352 168.076 55.0974 1010.62 1649.85 2883.86 2884.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 510 0.000256 2048 200 960 18432 15.4028 6.92672 41.3911 216.329 280.178 280.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 6.4e-05 512 210 216 196608 19.5748 6.61299 27.0597 206.472 259.929 260.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 780 6.4e-05 4096 240 3336 201600 121.957 55.7507 4753.1 1675.59 6606.57 6606.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 400 6.4e-05 2048 115 960 108800 90.9758 28.2604 384.651 834.385 1338.45 1338.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 0.001024 4096 450 648 13000 2.71642 43.5282 118.926 165.213 165.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.001024 1024 340 504 17400 0.693632 11.3434 26.2792 38.3566 38.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 0.000128 1024 180 504 145200 9.02803 6.84618 116.893 209.635 342.502 342.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 0.000256 2048 180 480 74600 7.05242 92.1764 209.725 308.996 309.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.000512 2048 160 888 31100 3.47562 71.1475 104.78 179.449 179.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 3.2e-05 2048 370 1176 364800 168.628 55.8899 1592.8 1666.72 3484.25 3484.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 510 0.000256 2048 200 960 19200 15.5526 7.136 65.2513 217.578 305.649 305.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 6.4e-05 512 210 216 204800 19.0432 6.63597 42.2279 206.397 274.519 274.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 780 6.4e-05 4096 240 3336 198400 122.062 55.5383 3163.96 1666.01 5007.75 5007.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 400 6.4e-05 2048 115 960 102400 91.1836 27.9634 246.82 825.108 1191.26 1191.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 0.001024 4096 450 648 12800 2.70019 29.4625 121.791 154 154.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.001024 1024 340 504 17200 0.68992 7.72314 26.1205 34.5783 34.6378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 0.000128 1024 180 504 144800 9.00394 6.84442 79.1712 209.682 304.807 304.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 0.000256 2048 180 480 74400 7.04762 62.5991 209.265 278.957 279.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.000512 2048 160 888 31000 3.47648 48.3521 104.686 156.557 156.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 3.2e-05 2048 370 1176 358400 167.813 55.1871 1060.93 1648.28 2932.44 2932.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 510 0.000256 2048 200 960 17600 15.5309 6.94477 40.5451 215.096 278.246 278.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 6.4e-05 512 210 216 204800 19.0614 6.63187 28.6926 206.277 260.885 261.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 780 6.4e-05 4096 240 3336 200704 121.854 55.6722 4649.97 1674.73 6502.4 6502.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 400 6.4e-05 2048 115 960 111104 90.831 28.3885 386.421 837.567 1343.4 1343.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 0.001024 4096 450 648 12992 2.72032 42.9978 123.473 169.233 169.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.001024 1024 340 504 17360 0.691584 11.1594 26.2452 38.1364 38.1936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 0.000128 1024 180 504 145152 8.96128 6.84173 114.568 209.53 339.998 340.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 0.000256 2048 180 480 74592 7.05126 90.2833 209.75 307.126 307.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.000512 2048 160 888 31136 3.47926 69.8582 104.918 178.3 178.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 3.2e-05 2048 370 1176 365568 169.55 56.0313 1568.87 1676.75 3471.42 3471.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 510 0.000256 2048 200 960 19712 15.5332 7.11059 65.697 219.179 307.647 307.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 6.4e-05 512 210 216 207872 18.8931 6.64685 41.9755 207.102 274.83 274.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 780 6.4e-05 4096 240 3336 200704 121.571 55.6052 3054.68 1675.14 4907.18 4907.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 400 6.4e-05 2048 115 960 107520 90.1224 28.0271 246.983 828.02 1193.34 1193.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 0.001024 4096 450 648 12768 2.70554 27.8564 123.119 153.721 153.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.001024 1024 340 504 17248 0.68848 7.35885 26.2413 34.3314 34.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 0.000128 1024 180 504 145152 8.95546 6.83418 76.2045 209.671 301.767 301.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 0.000256 2048 180 480 74368 7.0496 59.8099 209.895 276.797 276.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.000512 2048 160 888 30912 3.47136 46.2056 104.606 154.327 154.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 3.2e-05 2048 370 1176 358400 168.119 55.2663 1015.22 1655.57 2894.4 2894.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 510 0.000256 2048 200 960 17920 15.4994 7.11197 40.2921 217.53 280.561 280.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 6.4e-05 512 210 216 200704 18.6275 6.56342 27.1358 202.352 254.895 255.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 780 6.4e-05 4096 240 3336 199680 122.157 55.6269 4458.59 1685.07 6321.61 6321.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 400 6.4e-05 2048 115 960 111360 90.5757 28.3454 375.325 842.668 1337.1 1337.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 0.001024 4096 450 648 12960 2.71462 41.1621 124.113 168.033 168.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.001024 1024 340 504 17400 0.693248 10.8425 26.5344 38.114 38.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 0.000128 1024 180 504 144960 9.00326 6.84032 111.672 211.484 339.1 339.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 0.000256 2048 180 480 74520 7.04842 87.8919 211.385 306.37 306.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.000512 2048 160 888 31080 3.48109 67.7391 105.693 176.955 177.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 3.2e-05 2048 370 1176 360960 170.6 55.9475 1500.77 1684.7 3412.25 3412.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 510 0.000256 2048 200 960 19200 15.5897 7.07491 62.3491 222.241 307.378 307.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 6.4e-05 512 210 216 207360 18.8574 6.63424 40.4986 208.206 274.41 274.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 780 6.4e-05 4096 240 3336 199680 121.791 55.6035 2872.27 1669.71 4719.55 4719.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 400 6.4e-05 2048 115 960 107520 89.8873 27.984 234.647 824.627 1177.33 1177.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 0.001024 4096 450 648 12720 2.69821 27.0128 122.637 152.391 152.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.001024 1024 340 504 17280 0.69088 7.15923 26.2844 34.1778 34.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 0.000128 1024 180 504 144000 8.95843 6.84115 71.7048 208.996 296.6 296.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 0.000256 2048 180 480 74400 7.0504 56.8418 209.377 273.314 273.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.000512 2048 160 888 30960 3.47955 43.8524 104.69 152.064 152.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 3.2e-05 2048 370 1176 353280 169.061 55.1114 947.597 1650.73 2822.71 2822.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 510 0.000256 2048 200 960 17280 15.5378 6.95802 36.5178 214.147 273.29 273.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 6.4e-05 512 210 216 199680 19.3893 6.62179 25.5975 206.311 258.137 258.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 780 6.4e-05 4096 240 3336 200704 121.554 55.5472 4287.36 1671.85 6136.49 6136.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 400 6.4e-05 2048 115 960 110592 90.5789 28.3914 356.754 836.167 1312.08 1312.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 0.001024 4096 450 648 12928 2.71891 39.9174 124.221 166.898 166.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.001024 1024 340 504 17408 0.69632 10.3393 26.3307 37.4089 37.4677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 0.000128 1024 180 504 144896 8.94614 6.83232 106.536 209.19 331.605 331.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 0.000256 2048 180 480 74496 7.05098 83.9762 209.51 300.58 300.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.000512 2048 160 888 31104 3.4815 64.9134 104.87 173.308 173.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 3.2e-05 2048 370 1176 360448 170.586 55.9117 1432.08 1673.43 3332.23 3332.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 510 0.000256 2048 200 960 19456 15.529 7.02464 60.7053 216.511 299.902 300.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 6.4e-05 512 210 216 204800 19.446 6.71283 38.3694 209.155 273.899 274.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 780 6.4e-05 4096 240 3336 200704 121.526 55.5704 2894.43 1672.42 4744.11 4744.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 400 6.4e-05 2048 115 960 106496 91.2694 28.3511 231.624 836.23 1187.67 1187.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 0.001024 4096 450 648 12800 2.70746 25.9257 123.082 151.76 151.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.001024 1024 340 504 17152 0.690176 6.90074 26.1486 33.7813 33.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 0.000128 1024 180 504 144384 8.96573 6.83021 71.5681 209.337 296.8 296.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 0.000256 2048 180 480 74240 7.02938 56.2734 209.139 272.485 272.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.000512 2048 160 888 30976 3.48314 43.3684 104.849 151.743 151.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 3.2e-05 2048 370 1176 360448 170.595 56.0496 963.251 1672.78 2862.89 2863.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 510 0.000256 2048 200 960 18432 15.6618 7.06186 38.8193 218.92 280.588 280.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 6.4e-05 512 210 216 196608 20.0977 6.7072 25.3101 209.21 261.537 261.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 780 6.4e-05 4096 240 3325 201728 121.669 55.6329 3504.73 1675.06 5357.27 5357.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 400 6.4e-05 2048 115 975 109568 91.102 28.331 511.779 837.726 1469.13 1469.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1160 0.001024 4096 450 625 13344 2.72998 60.7098 123.812 187.296 187.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.001024 1024 340 525 17408 0.69856 8.68557 26.2883 35.7155 35.7714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1590 0.000128 1024 180 500 145536 8.96669 6.82803 160.242 209.53 385.668 385.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1910 0.000256 2048 180 475 74720 7.13136 129.475 209.536 346.186 346.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 830 0.000512 2048 160 900 31104 3.47728 101.761 104.778 210.06 210.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 930 3.2e-05 2048 370 1175 368640 169.415 55.9677 1958.41 1676.2 3860.23 3860.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 510 0.000256 2048 200 975 20736 15.4773 7.06557 87.4969 220.765 330.938 331.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 830 6.4e-05 512 210 200 208896 19.1725 6.70611 55.7884 208.868 290.754 290.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 780 6.4e-05 4096 240 3325 201600 122.174 55.724 3143.33 1675.52 4996.92 4997.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 400 6.4e-05 2048 115 975 108800 91.5921 28.4041 446.414 837.926 1404.52 1404.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1160 0.001024 4096 450 625 13320 2.71872 51.6922 124.768 179.223 179.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.001024 1024 340 525 17400 0.702208 7.84157 26.2894 34.8748 34.9303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1590 0.000128 1024 180 500 145600 9.0137 6.84237 78.7749 209.587 304.315 304.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 0.000256 2048 180 475 74720 7.07978 60.2767 209.601 277.001 277.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 830 0.000512 2048 160 900 31120 3.47805 86.2964 104.867 194.687 194.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 3.2e-05 2048 370 1175 368640 169.519 56.1448 1070.83 1675.52 2972.23 2972.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 510 0.000256 2048 200 975 20800 15.5102 7.0784 48.1963 217.495 288.405 288.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 830 6.4e-05 512 210 200 209920 19.3312 6.73178 47.9785 209.609 283.863 284.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 780 6.4e-05 4096 240 3325 200960 121.945 55.6965 2020.84 1675.98 3874.64 3874.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 400 6.4e-05 2048 115 975 107520 91.6276 28.5532 427.239 838.05 1385.66 1385.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1160 0.001024 4096 450 625 13280 2.71565 52.1758 123.728 178.663 178.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.001024 1024 340 525 17360 0.698368 5.17734 26.2915 32.2109 32.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1590 0.000128 1024 180 500 145600 9.00538 6.84237 140.406 209.674 366.033 366.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 0.000256 2048 180 475 74640 7.11066 38.9731 209.529 255.656 255.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 830 0.000512 2048 160 900 31040 3.46966 87.5448 104.772 195.83 195.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 930 3.2e-05 2048 370 1175 368640 169.937 56.2305 1615.15 1676.5 3518.03 3518.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 510 0.000256 2048 200 975 19840 15.4827 6.98163 69.1325 218.381 310.11 310.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 830 6.4e-05 512 210 200 209920 19.2563 6.71958 47.9255 209.669 283.785 283.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 780 6.4e-05 4096 240 3325 201216 121.887 55.6954 3344.81 1672.42 5194.99 5195.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 400 6.4e-05 2048 115 975 109056 91.15 28.3313 273.107 837.705 1230.49 1230.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 0.001024 4096 450 625 13296 2.71408 29.9137 123.48 156.152 156.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.001024 1024 340 525 17376 0.69536 8.21658 26.2655 35.2174 35.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1590 0.000128 1024 180 500 145536 8.98413 6.84032 83.3038 209.458 308.686 308.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 0.000256 2048 180 475 74688 7.05168 63.8363 209.487 280.419 280.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.000512 2048 160 900 31104 3.48973 50.4684 104.82 158.822 158.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 3.2e-05 2048 370 1175 365568 169.747 56.0865 1125.83 1672.24 3024.14 3024.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 510 0.000256 2048 200 975 20352 15.5303 7.04963 48.6811 221.035 292.427 292.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 6.4e-05 512 210 200 208896 19.081 6.68893 50.8106 208.191 284.988 285.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 780 6.4e-05 4096 240 3325 201216 121.568 55.6052 2157.18 1674.64 4009.16 4009.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 400 6.4e-05 2048 115 975 107520 91.0775 28.1641 448.526 833.271 1401.23 1401.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1160 0.001024 4096 450 625 13248 2.7136 56.156 123.363 182.275 182.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.001024 1024 340 525 17280 0.699392 5.51322 26.2258 32.4812 32.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1590 0.000128 1024 180 500 145152 8.95709 6.88538 56.0705 209.514 281.527 281.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 0.000256 2048 180 475 74592 7.08198 41.302 209.606 258.033 258.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 830 0.000512 2048 160 900 31008 3.47277 93.4196 104.814 201.749 201.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 930 3.2e-05 2048 370 1175 362496 169.051 55.6388 721.634 1666.1 2612.65 2612.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 510 0.000256 2048 200 975 19968 15.4145 7.07152 33.3411 218.016 273.972 274.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 830 6.4e-05 512 210 200 202752 19.1803 6.62118 48.251 206.419 280.683 280.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 780 6.4e-05 4096 240 3325 200704 122.154 55.7322 3586.28 1688.89 5453.22 5453.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 400 6.4e-05 2048 115 975 107520 91.4933 28.3499 292.975 847.138 1260.15 1260.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 0.001024 4096 450 625 13328 2.7247 32.7188 125.191 160.681 160.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.001024 1024 340 525 17360 0.695648 8.84918 26.5062 36.091 36.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 0.000128 1024 180 500 145376 8.99805 6.8425 87.214 211.581 314.737 314.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 0.000256 2048 180 475 74704 7.07901 69.9088 211.611 288.644 288.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.000512 2048 160 900 31080 3.47574 54.7793 105.803 164.101 164.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 3.2e-05 2048 370 1175 365568 169.785 56.0374 1216.7 1688.7 3131.44 3131.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 510 0.000256 2048 200 975 20608 15.4839 7.07994 52.89 219.927 295.506 295.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 6.4e-05 512 210 200 207872 19.3592 6.72819 31.0824 211.277 268.651 268.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 780 6.4e-05 4096 240 3325 200704 121.845 55.685 2252.47 1674.73 4104.91 4105.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 400 6.4e-05 2048 115 975 107520 91.2706 28.3285 186.724 837.444 1143.95 1144.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 0.001024 4096 450 625 13216 2.7152 21.0684 123.476 147.302 147.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.001024 1024 340 525 17248 0.690592 5.65642 26.5187 32.9088 32.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1590 0.000128 1024 180 500 145152 8.96426 6.83658 60.056 209.538 285.497 285.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 0.000256 2048 180 475 74592 7.05862 44.395 209.643 261.139 261.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.000512 2048 160 900 31024 3.48182 35.1802 104.895 143.604 143.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 3.2e-05 2048 370 1175 365568 169.539 55.9783 770.337 1674.39 2670.46 2670.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 510 0.000256 2048 200 975 20608 15.4532 7.07261 34.2642 219.295 276.215 276.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 830 6.4e-05 512 210 200 200704 19.4289 6.63971 54.9948 209.369 290.654 290.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 780 6.4e-05 4096 240 3325 201728 121.659 55.6102 3726.02 1677.19 5580.66 5580.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 400 6.4e-05 2048 115 975 108544 91.0193 28.27 305.536 836.051 1261.06 1261.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 0.001024 4096 450 625 13312 2.72173 34.072 123.615 160.454 160.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.001024 1024 340 525 17344 0.693056 9.26963 26.2676 36.2746 36.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 0.000128 1024 180 500 145408 8.96966 6.83334 91.1267 209.816 316.847 316.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 0.000256 2048 180 475 74688 7.07888 72.3978 209.781 289.302 289.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.000512 2048 160 900 31040 3.47507 57.0243 104.808 165.351 165.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 3.2e-05 2048 370 1175 364544 169.641 55.978 1254.11 1671.68 3151.63 3151.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 510 0.000256 2048 200 975 20480 15.4108 7.01584 54.7911 220.588 297.933 298.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 6.4e-05 512 210 200 208896 19.1532 6.70925 32.1415 209.143 267.362 267.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 780 6.4e-05 4096 240 3325 200704 121.566 55.5436 2443.91 1670.44 4291.63 4291.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 400 6.4e-05 2048 115 975 106496 91.2335 28.2759 200.892 835.418 1156 1156.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 0.001024 4096 450 625 13184 2.71226 22.5249 123.167 148.448 148.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.001024 1024 340 525 17280 0.6912 6.13786 26.2448 33.1139 33.1697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 0.000128 1024 180 500 144896 8.93242 6.82803 60.5723 209.015 285.447 285.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 0.000256 2048 180 475 74624 7.10282 48.3287 210.188 265.664 265.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.000512 2048 160 900 30976 3.47821 38.1952 104.709 146.426 146.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 3.2e-05 2048 370 1175 360448 170.624 56.0217 819.801 1670.07 2716.74 2716.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 510 0.000256 2048 200 975 20480 15.4316 7.02054 36.8487 218.44 277.864 277.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 6.4e-05 512 210 200 204800 19.4321 6.70515 21.5764 208.991 256.916 257.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 780 6.4e-05 4096 240 3325 201600 121.943 55.7289 3960.56 1675.24 5813.65 5813.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 400 6.4e-05 2048 115 975 108288 91.2269 28.3587 322.506 834.697 1276.98 1277.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 0.001024 4096 450 625 13248 2.71702 35.6775 123.216 161.654 161.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.001024 1024 340 525 17352 0.694528 9.83693 26.2725 36.8482 36.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 0.000128 1024 180 500 145440 8.99002 7.31146 95.9255 209.572 321.901 321.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 0.000256 2048 180 475 74664 7.05082 76.1873 209.564 292.846 292.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.000512 2048 160 900 31032 3.46979 60.0152 104.727 168.258 168.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 3.2e-05 2048 370 1175 364032 169.813 55.9931 1326.71 1668.82 3221.57 3221.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 510 0.000256 2048 200 975 20160 15.4761 7.03437 57.3583 215.012 295.012 295.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 6.4e-05 512 210 200 207360 19.0196 6.66448 33.7675 207.255 266.922 267.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 780 6.4e-05 4096 240 3325 200448 121.601 55.5844 2807.67 1670.59 4655.63 4655.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 400 6.4e-05 2048 115 975 105984 90.7677 28.0111 226.446 829.276 1174.7 1174.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 0.001024 4096 450 625 13104 2.70746 25.6801 123.392 151.824 151.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.001024 1024 340 525 17280 0.693344 7.13731 26.2906 34.1628 34.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 0.000128 1024 180 500 145152 8.97891 6.85222 68.699 209.815 294.448 294.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 0.000256 2048 180 475 74592 7.05718 54.6552 209.725 271.482 271.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.000512 2048 160 900 30960 3.47142 43.1251 104.801 151.441 151.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 3.2e-05 2048 370 1175 359424 168.502 55.3759 938.388 1657.94 2820.43 2820.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 510 0.000256 2048 200 975 19584 15.3701 6.99747 40.7689 218.819 282.088 282.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 6.4e-05 512 210 200 202752 18.8584 6.57594 24.0572 204.358 254.068 254.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 780 6.4e-05 4096 240 3325 200960 121.902 55.6812 3835.47 1677.32 5690.55 5690.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 400 6.4e-05 2048 115 975 107520 91.3554 28.3426 311.224 838.888 1270 1270.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 0.001024 4096 450 625 13280 2.72064 35.1899 113.349 151.302 151.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.001024 1024 340 525 17360 0.694272 9.66656 26.3104 36.7128 36.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 0.000128 1024 180 500 145600 8.97875 6.84554 93.3696 209.843 319.139 319.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 0.000256 2048 180 475 74640 7.05741 74.2392 209.694 291.031 291.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.000512 2048 160 900 31040 3.4745 58.4127 104.854 166.782 166.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 3.2e-05 2048 370 1175 368640 169.118 56.0891 1306.29 1680.35 3212.06 3212.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 510 0.000256 2048 200 975 19840 15.3861 6.97482 55.1324 217.953 295.574 295.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 6.4e-05 512 210 200 209920 19.2092 6.72323 33.1984 209.831 269.174 269.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 780 6.4e-05 4096 240 3325 199680 122.27 55.6138 2670.97 1677.72 4526.75 4526.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 400 6.4e-05 2048 115 975 107520 91.2305 28.4375 218.731 839.069 1177.66 1177.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 0.001024 4096 450 625 13120 2.70893 24.6779 123.321 150.751 150.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.001024 1024 340 525 17280 0.6968 6.8271 26.3116 33.8794 33.9365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 0.000128 1024 180 500 144640 8.92192 6.83168 65.5336 209.082 290.467 290.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 0.000256 2048 180 475 74560 7.09386 52.3164 209.692 269.145 269.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.000512 2048 160 900 30880 3.46982 40.9762 104.64 149.129 149.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 3.2e-05 2048 370 1175 368640 168.752 55.9872 917.002 1677.26 2819.22 2819.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 510 0.000256 2048 200 975 19200 15.3036 6.9345 37.9383 217.528 277.831 277.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 6.4e-05 512 210 200 204800 19.0016 6.61555 22.9952 206.445 255.268 255.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 780 6.4e-05 4096 240 3325 201216 121.556 55.6054 4671.1 1673.31 6521.75 6521.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 400 6.4e-05 2048 115 975 107520 90.8356 28.194 378.5 845.319 1343.04 1343.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 0.001024 4096 450 625 13248 2.7177 42.2388 124.181 169.18 169.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.001024 1024 340 525 17280 0.690752 11.6387 26.2027 38.5757 38.6294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 0.000128 1024 180 500 145152 8.94922 6.83533 113.481 209.343 338.709 338.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 0.000256 2048 180 475 74592 7.17203 90.1939 209.435 306.845 306.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.000512 2048 160 900 31008 3.47546 71.0588 104.727 179.304 179.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 3.2e-05 2048 370 1175 362496 168.853 55.7899 1559.98 1664.78 3449.62 3449.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 510 0.000256 2048 200 975 19968 15.3918 6.98982 67.2708 218.293 308.074 308.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 6.4e-05 512 210 200 202752 19.1319 6.61504 39.5182 206.24 271.716 271.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 780 6.4e-05 4096 240 3325 199680 121.354 55.3847 3106.58 1665.32 4948.81 4948.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 400 6.4e-05 2048 115 975 104448 90.5323 27.9404 246.846 824.481 1190 1190.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 0.001024 4096 450 625 13056 2.70634 27.9572 121.905 152.613 152.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.001024 1024 340 525 17088 0.687744 7.78605 26.0724 34.5892 34.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 0.000128 1024 180 500 145152 8.96714 6.83066 76.1767 209.446 301.519 301.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 0.000256 2048 180 475 74496 7.05946 60.3759 209.401 276.879 276.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.000512 2048 160 900 30912 3.47136 47.573 104.707 155.796 155.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 3.2e-05 2048 370 1175 356352 168.141 55.0687 1029.6 1650.24 2903.27 2903.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 510 0.000256 2048 200 975 18432 15.4052 6.92957 41.5772 212.965 277.003 277.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 6.4e-05 512 210 200 196608 19.597 6.61696 25.967 206.275 258.67 258.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 780 6.4e-05 4096 240 3325 200000 122.559 55.767 4668.81 1675.51 6522.81 6522.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 400 6.4e-05 2048 115 975 105600 91.5259 28.2501 371.346 833.669 1324.97 1325.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 0.001024 4096 450 625 13200 2.7097 42.1744 122.966 167.894 167.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.001024 1024 340 525 17300 0.692224 11.6874 26.2574 38.6795 38.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 0.000128 1024 180 500 145200 9.02611 6.84672 113.28 209.625 338.878 338.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 0.000256 2048 180 475 74600 7.06643 90.1079 209.61 306.825 306.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.000512 2048 160 900 31000 3.47955 70.8636 104.792 179.178 179.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 3.2e-05 2048 370 1175 364800 168.644 55.892 1572.57 1666.61 3463.94 3464.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 510 0.000256 2048 200 975 20000 15.5156 7.01645 67.6471 217.508 307.812 307.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 6.4e-05 512 210 200 204800 19.0396 6.63955 40.113 206.38 272.383 272.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 780 6.4e-05 4096 240 3325 198400 122.077 55.5601 3104.93 1667.44 4950.17 4950.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 400 6.4e-05 2048 115 975 102400 91.1695 28.0053 243.543 825.218 1188.12 1188.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 0.001024 4096 450 625 13000 2.69594 28.0873 122.794 153.623 153.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.001024 1024 340 525 17200 0.691904 7.92515 26.2538 34.9103 34.9668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 0.000128 1024 180 500 144800 9.00986 6.84442 76.168 209.772 301.891 301.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 0.000256 2048 180 475 74400 7.04698 60.8993 209.348 277.337 277.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.000512 2048 160 900 30800 3.45792 47.5668 104.522 155.589 155.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 3.2e-05 2048 370 1175 358400 167.789 55.2264 1037.62 1651.64 2912.49 2912.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 510 0.000256 2048 200 975 19200 15.3899 6.94272 43.5253 213.179 279.166 279.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 6.4e-05 512 210 200 204800 19.0446 6.63037 27.0712 206.455 259.416 259.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 780 6.4e-05 4096 240 3325 200704 121.832 55.6871 4519.67 1672.73 6370.1 6370.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 400 6.4e-05 2048 115 975 107520 91.3201 28.3879 368.107 836.547 1324.55 1324.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 0.001024 4096 450 625 13216 2.71565 41.087 123.449 167.295 167.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.001024 1024 340 525 17248 0.69152 11.3193 26.1716 38.2249 38.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 0.000128 1024 180 500 145152 8.95827 6.83728 110.627 209.283 335.803 335.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 0.000256 2048 180 475 74592 7.09763 87.7293 209.407 304.277 304.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.000512 2048 160 900 31024 3.47597 69.2518 104.774 177.545 177.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 3.2e-05 2048 370 1175 365568 169.509 55.9752 1530.61 1672.39 3428.69 3428.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 510 0.000256 2048 200 975 20608 15.4511 7.13478 67.361 216.816 306.888 306.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 6.4e-05 512 210 200 200704 19.3993 6.64221 38.1032 206.861 271.22 271.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 780 6.4e-05 4096 240 3325 200704 121.558 55.613 2958.58 1673.99 4809.91 4810.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 400 6.4e-05 2048 115 975 100352 91.6016 27.9748 226.033 828.113 1173.91 1174.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 0.001024 4096 450 625 12992 2.70714 27.136 121.983 151.867 151.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.001024 1024 340 525 17024 0.68608 7.43834 26.0324 34.1977 34.2552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 0.000128 1024 180 500 145152 8.95498 6.83315 72.7152 209.516 298.119 298.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 0.000256 2048 180 475 74368 7.04339 57.4592 209.184 273.73 273.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.000512 2048 160 900 30912 3.4857 45.584 104.814 153.926 153.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 3.2e-05 2048 370 1175 358400 168.145 55.2694 983.911 1654.13 2861.68 2861.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 510 0.000256 2048 200 975 19712 15.3241 6.9503 43.1836 215.276 280.862 280.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 6.4e-05 512 210 200 186368 19.6741 6.56922 23.3704 202.205 252.029 252.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 780 6.4e-05 4096 240 3325 199680 122.09 55.6285 4349.21 1670.45 6197.54 6197.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 400 6.4e-05 2048 115 975 107520 91.2906 28.433 357.01 835.45 1312.37 1312.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 0.001024 4096 450 625 13200 2.71661 39.9129 123.325 165.998 166.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.001024 1024 340 525 17280 0.691872 11.02 26.2554 38.0092 38.0641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 0.000128 1024 180 500 145440 8.98099 6.84032 107.265 209.648 332.834 332.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 0.000256 2048 180 475 74640 7.06646 84.9506 209.782 301.841 301.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.000512 2048 160 900 30960 3.4632 66.8201 104.733 175.059 175.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 3.2e-05 2048 370 1175 360960 170.617 55.9509 1464.21 1672.87 3363.87 3364.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 510 0.000256 2048 200 975 20160 15.5095 7.02592 64.5364 218.311 305.507 305.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 6.4e-05 512 210 200 199680 19.4059 6.63046 36.576 206.397 269.227 269.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 780 6.4e-05 4096 240 3325 199680 121.736 55.6114 2880.66 1669.62 4727.8 4727.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 400 6.4e-05 2048 115 975 99840 91.6231 28.0803 219.497 824.575 1163.97 1164.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 0.001024 4096 450 625 12960 2.69517 25.3765 120.596 148.711 148.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.001024 1024 340 525 17040 0.692832 7.15955 26.0701 33.9677 34.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 0.000128 1024 180 500 144960 8.93501 6.84237 70.8813 208.988 295.744 295.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 0.000256 2048 180 475 74400 7.07398 56.0026 209.271 272.394 272.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.000512 2048 160 900 30720 3.46195 43.8189 104.319 151.643 151.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 3.2e-05 2048 370 1175 353280 169.12 55.1241 950.471 1649.9 2824.84 2825.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 510 0.000256 2048 200 975 19200 15.35 6.94272 40.9489 213.136 276.504 276.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 6.4e-05 512 210 200 199680 19.3756 6.62656 24.8498 206.292 257.367 257.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 780 6.4e-05 4096 240 3325 200704 121.543 55.5585 4191.26 1672.05 6040.58 6040.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 400 6.4e-05 2048 115 975 106496 91.2589 28.3577 337.767 836.2 1293.77 1293.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 0.001024 4096 450 625 13184 2.72019 37.8068 123.349 163.919 163.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.001024 1024 340 525 17280 0.691424 10.498 26.2716 37.504 37.5624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 0.000128 1024 180 500 144896 8.93798 6.83411 102.038 209.213 327.126 327.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 0.000256 2048 180 475 74624 7.05779 81.162 209.783 298.045 298.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.000512 2048 160 900 30976 3.47136 64.0259 104.81 172.35 172.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 3.2e-05 2048 370 1175 360448 170.611 55.8794 1394.8 1673.3 3294.81 3294.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 510 0.000256 2048 200 975 20480 15.4269 7.02858 61.8063 217.592 301.982 302.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 6.4e-05 512 210 200 204800 19.436 6.7089 35.9226 209.177 271.461 271.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 780 6.4e-05 4096 240 3325 200704 121.579 55.5723 2976.57 1672.75 4826.64 4826.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 400 6.4e-05 2048 115 975 106496 91.2772 28.276 238.498 836.441 1194.68 1194.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 0.001024 4096 450 625 13056 2.71491 26.3355 123.27 152.364 152.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.001024 1024 340 525 17152 0.69072 7.32774 26.2665 34.3285 34.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 0.000128 1024 180 500 144384 8.97142 6.84029 71.8213 209.453 297.185 297.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 0.000256 2048 180 475 74496 7.0615 57.0983 209.778 273.979 274.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.000512 2048 160 900 30720 3.45702 44.5617 104.467 152.53 152.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 3.2e-05 2048 370 1175 360448 170.651 56.1302 986.885 1672 2885.9 2886.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 510 0.000256 2048 200 975 20480 15.4663 7.03898 44.1914 216.884 283.708 283.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 6.4e-05 512 210 200 196608 20.1102 6.71069 24.6232 210.15 261.811 261.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 780 6.4e-05 4096 240 3328 202240 121.484 55.6032 3073.56 1675.09 4925.91 4926.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 400 6.4e-05 2048 115 960 110592 91.0753 28.3341 434.619 837.721 1391.94 1392.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1160 0.001024 4096 450 640 13184 2.72074 50.2497 123.717 176.731 176.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.001024 1024 340 512 17472 0.702176 7.50147 26.3132 34.5745 34.6317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1590 0.000128 1024 180 512 145408 9.00301 6.83955 129.312 209.529 354.785 354.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 0.000256 2048 180 480 74688 7.06333 60.0433 209.543 276.695 276.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 830 0.000512 2048 160 896 31168 3.49002 84.1134 104.858 192.504 192.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 930 3.2e-05 2048 370 1184 360448 172.217 55.9879 1635.34 1675.2 3538.96 3539.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 510 0.000256 2048 200 960 21760 15.3989 7.04758 75.9563 217.734 316.272 316.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 830 6.4e-05 512 210 224 212992 18.8932 6.71322 50.4251 208.88 285.13 285.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 780 6.4e-05 4096 240 3328 201728 121.708 55.6256 1972.37 1677.19 3827.07 3827.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 400 6.4e-05 2048 115 960 108544 91.3701 28.275 432.647 836.016 1388.5 1388.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 0.001024 4096 450 640 13120 2.71296 49.6046 123.498 175.857 175.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.001024 1024 340 512 17408 0.701856 4.88707 26.2902 31.9217 31.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1590 0.000128 1024 180 512 145408 9.0032 6.83418 138.056 209.817 363.808 363.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1910 0.000256 2048 180 480 74624 7.05536 105.552 209.699 322.352 322.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 0.000512 2048 160 896 31104 3.47853 84.4582 104.89 192.872 192.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 930 3.2e-05 2048 370 1184 356352 172.637 55.8713 1514.37 1671.47 3414.58 3414.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 510 0.000256 2048 200 960 21504 15.3953 7.13523 82.2367 219.321 324.215 324.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 6.4e-05 512 210 224 212992 18.9344 6.70915 51.4564 209.134 286.445 286.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 780 6.4e-05 4096 240 3328 202240 121.964 55.7302 3142 1675.06 4994.94 4995.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 400 6.4e-05 2048 115 960 111360 91.1057 28.4348 297.111 837.727 1254.57 1254.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1160 0.001024 4096 450 640 13160 2.72003 53.5593 123.748 180.071 180.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.001024 1024 340 512 17440 0.702432 7.63731 26.2682 34.6505 34.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1590 0.000128 1024 180 512 145440 9.00893 6.84486 80.4268 210.189 306.576 306.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 0.000256 2048 180 480 74680 7.07366 60.6007 209.535 277.254 277.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.000512 2048 160 896 31160 3.49389 47.403 104.848 155.79 155.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 3.2e-05 2048 370 1184 358400 172.429 56.1091 1043.39 1674.93 2947.08 2947.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 510 0.000256 2048 200 960 21760 15.421 7.08307 49.6958 220.634 292.965 293.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 830 6.4e-05 512 210 224 215040 18.8997 6.72989 53.0903 209.553 288.494 288.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 780 6.4e-05 4096 240 3328 202240 121.601 55.6878 2017.05 1675.7 3870.21 3870.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 400 6.4e-05 2048 115 960 110080 91.1595 28.3628 434.823 837.933 1392.47 1392.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1160 0.001024 4096 450 640 13120 2.71722 52.9688 123.613 179.34 179.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.001024 1024 340 512 17360 0.702592 5.09389 26.223 32.0636 32.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1590 0.000128 1024 180 512 145280 8.98832 6.84496 54.0087 209.639 279.586 279.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 0.000256 2048 180 480 74640 7.22029 39.1188 209.588 255.968 256.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 830 0.000512 2048 160 896 31120 3.48813 87.5566 104.874 195.963 196.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 930 3.2e-05 2048 370 1184 358400 172.48 56.1317 1547.61 1675.47 3451.91 3452.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 510 0.000256 2048 200 960 21120 15.3404 6.97811 73.1051 217.845 313.398 313.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 830 6.4e-05 512 210 224 215040 18.8841 6.7215 53.1786 209.633 288.626 288.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 780 6.4e-05 4096 240 3328 201216 121.82 55.6764 3386.64 1673.04 5237.34 5237.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 400 6.4e-05 2048 115 960 110592 90.8651 28.3798 280.954 836.572 1236.96 1237.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 0.001024 4096 450 640 13152 2.7177 31.1544 123.494 157.408 157.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.001024 1024 340 512 17424 0.693824 8.23706 26.2615 35.2373 35.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1590 0.000128 1024 180 512 145344 8.97075 6.83827 86.7871 209.515 312.21 312.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 0.000256 2048 180 480 74640 7.04726 65.8534 209.502 282.445 282.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.000512 2048 160 896 31152 3.4816 51.4185 104.88 159.821 159.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 3.2e-05 2048 370 1184 359424 171.568 56.1316 1130.95 1672.63 3031.49 3031.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 510 0.000256 2048 200 960 21504 15.3517 7.02886 51.5827 218.848 292.942 293.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 6.4e-05 512 210 224 211968 18.7914 6.68547 32.2241 211.248 269.16 269.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 780 6.4e-05 4096 240 3328 201216 121.538 55.6044 2157.51 1673.29 4008.13 4008.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 400 6.4e-05 2048 115 960 107520 90.8527 28.1838 176.592 832.606 1128.42 1128.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1160 0.001024 4096 450 640 13056 2.70499 61.3618 122.88 186.99 187.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.001024 1024 340 512 17376 0.701728 5.40298 26.2684 32.4166 32.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1590 0.000128 1024 180 512 145152 8.95146 7.92813 58.6511 209.344 284.975 285.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 0.000256 2048 180 480 74592 7.1128 42.4831 209.533 259.17 259.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.000512 2048 160 896 31104 3.48806 33.1279 104.888 141.547 141.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 3.2e-05 2048 370 1184 356352 170.639 55.7179 719.457 1665.41 2611.44 2611.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 510 0.000256 2048 200 960 20736 15.3204 6.98867 35.0882 218.323 275.865 275.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 830 6.4e-05 512 210 224 208896 18.6985 6.61632 56.0322 206.236 287.795 287.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 780 6.4e-05 4096 240 3328 201600 122.008 55.7322 3329.31 1673.09 5180.32 5180.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 400 6.4e-05 2048 115 960 109312 91.3478 28.3894 275.72 836.737 1232.38 1232.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 0.001024 4096 450 640 13160 2.72003 31.0803 124.69 158.533 158.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.001024 1024 340 512 17416 0.69632 8.1879 26.2676 35.1937 35.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 0.000128 1024 180 512 145376 9.0049 6.84416 84.0559 209.593 309.596 309.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 0.000256 2048 180 480 74648 7.04922 65.493 209.578 282.162 282.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.000512 2048 160 896 31136 3.49389 50.8758 104.866 159.28 159.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 3.2e-05 2048 370 1184 358400 172.179 56.0429 1114.75 1674.65 3017.85 3018.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 510 0.000256 2048 200 960 21504 15.4029 7.1023 51.3985 218.88 292.912 293.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 6.4e-05 512 210 224 211456 19.0722 6.72579 31.3745 209.303 266.694 266.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 780 6.4e-05 4096 240 3328 200704 121.823 55.6726 2120.92 1673.5 3972.09 3972.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 400 6.4e-05 2048 115 960 107520 91.2982 28.3321 175.955 836.664 1132.44 1132.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 0.001024 4096 450 640 13104 2.7177 20.2314 123.558 146.548 146.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.001024 1024 340 512 17360 0.693312 5.26269 26.2636 32.2624 32.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1590 0.000128 1024 180 512 145152 8.96378 6.83658 57.6306 209.337 282.87 282.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 0.000256 2048 180 480 74592 7.05741 42.1078 209.545 258.755 258.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.000512 2048 160 896 31024 3.47955 33.1179 104.708 141.348 141.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 3.2e-05 2048 370 1184 358400 171.74 55.9836 718.613 1674.3 2620.86 2621.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 510 0.000256 2048 200 960 21504 15.3767 7.03693 33.4105 220.034 275.985 276.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 6.4e-05 512 210 224 207872 18.9196 6.6424 20.3492 206.908 253.03 253.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 780 6.4e-05 4096 240 3328 201600 121.932 55.7404 1757.66 1675.03 3610.52 3610.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 400 6.4e-05 2048 115 960 107520 91.5642 28.3839 197.982 837.646 1155.77 1155.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1160 0.001024 4096 450 640 12936 2.70528 53.3977 123.165 179.314 179.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.001024 1024 340 512 17304 0.697824 4.45862 26.2915 31.4898 31.5447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1590 0.000128 1024 180 512 145152 8.98829 6.83616 49.1541 209.614 274.693 274.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 0.000256 2048 180 480 74424 7.04442 35.0633 209.445 251.598 251.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.000512 2048 160 896 30912 3.46726 27.4862 104.653 135.649 135.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 3.2e-05 2048 370 1184 354816 172.662 56.0579 586.918 1674.52 2490.37 2490.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 510 0.000256 2048 200 960 21504 15.4269 7.07379 30.4915 220.494 273.613 273.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 830 6.4e-05 512 210 224 204288 19.6341 6.7239 51.7478 209.547 287.867 288.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 780 6.4e-05 4096 240 3328 201728 121.594 55.6146 3377.06 1677.02 5231.45 5231.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 400 6.4e-05 2048 115 960 108544 91.0421 28.3199 278.998 836.555 1235.1 1235.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 0.001024 4096 450 640 13120 2.72131 31.3627 123.446 157.572 157.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.001024 1024 340 512 17408 0.694528 8.17542 26.2833 35.1961 35.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 0.000128 1024 180 512 145408 8.96781 6.83418 85.7572 209.791 311.451 311.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 0.000256 2048 180 480 74624 7.06691 66.5699 209.677 283.355 283.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.000512 2048 160 896 31104 3.47878 51.8757 104.882 160.279 160.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 3.2e-05 2048 370 1184 356352 172.022 55.978 1123.7 1671.32 3023.24 3023.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 510 0.000256 2048 200 960 21504 15.3121 7.07245 52.4778 219.666 294.656 294.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 6.4e-05 512 210 224 212992 18.8427 6.70925 32.2485 209.106 267.119 267.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 780 6.4e-05 4096 240 3328 200704 121.557 55.5467 2265.71 1670.06 4113.05 4113.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 400 6.4e-05 2048 115 960 106496 91.2455 28.2796 185.325 835.094 1140.13 1140.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 0.001024 4096 450 640 13056 2.7129 21.246 123.245 147.248 147.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.001024 1024 340 512 17280 0.690752 5.50266 26.1671 32.403 32.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 0.000128 1024 180 512 144896 8.93581 6.82598 57.8344 209.658 283.353 283.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 0.000256 2048 180 480 74496 7.13062 45.0847 209.279 261.539 261.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.000512 2048 160 896 30976 3.47373 35.2236 104.594 143.335 143.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 3.2e-05 2048 370 1184 352256 172.841 56.0153 745.204 1669.89 2644.16 2644.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 510 0.000256 2048 200 960 21504 15.3193 7.0185 35.9738 217.335 275.772 275.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 6.4e-05 512 210 224 212992 18.8391 6.71254 22.4755 208.929 257.165 257.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 780 6.4e-05 4096 240 3328 199680 121.313 55.3785 1859.03 1666.91 3702.8 3702.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 400 6.4e-05 2048 115 960 104448 90.6002 27.9798 152.349 825.282 1096.4 1096.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 0.001024 4096 450 640 12864 2.70541 17.6935 122.921 143.363 143.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.001024 1024 340 512 17280 0.695808 4.73421 26.2859 31.758 31.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1590 0.000128 1024 180 512 145152 8.95629 6.83088 51.7862 209.649 277.323 277.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 0.000256 2048 180 480 74496 7.04912 37.8204 209.957 254.869 254.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.000512 2048 160 896 30912 3.47184 29.6232 104.721 137.859 137.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 3.2e-05 2048 370 1184 344064 171.403 55.2059 606.244 1649.88 2482.95 2483.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 510 0.000256 2048 200 960 19968 15.2453 6.92675 27.7422 215.411 265.459 265.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 6.4e-05 512 210 224 208896 18.7451 6.61907 48.0554 206.474 280.113 280.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 780 6.4e-05 4096 240 3328 201600 121.908 55.7447 4796.12 1675.99 6649.93 6650.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 400 6.4e-05 2048 115 960 108288 91.2118 28.3586 392.746 835.083 1347.59 1347.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 0.001024 4096 450 640 13104 2.71354 44.3125 124.272 171.341 171.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.001024 1024 340 512 17424 0.692224 11.7698 26.3153 38.8204 38.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 0.000128 1024 180 512 145152 9.00314 6.84611 121.116 209.669 346.734 346.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 0.000256 2048 180 480 74592 7.05104 94.123 209.568 310.785 310.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.000512 2048 160 896 31104 3.47955 73.1878 104.874 181.585 181.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 3.2e-05 2048 370 1184 354816 172.174 55.9305 1587.57 1669.62 3485.52 3485.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 510 0.000256 2048 200 960 21312 15.3564 7.0209 73.1614 219.183 314.85 314.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 6.4e-05 512 210 224 207360 19.0258 6.66829 44.2078 207.352 277.47 277.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 780 6.4e-05 4096 240 3328 200448 121.557 55.5766 3042.92 1669.47 4889.69 4889.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 400 6.4e-05 2048 115 960 105984 90.7671 28.0515 242.401 829.239 1190.64 1190.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 0.001024 4096 450 640 12960 2.70541 27.5928 122.282 152.622 152.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.001024 1024 340 512 17280 0.691296 7.50022 26.2002 34.4348 34.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 0.000128 1024 180 512 145152 8.99235 6.84243 76.4582 209.679 302.074 302.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 0.000256 2048 180 480 74448 7.07923 58.9763 209.279 275.378 275.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.000512 2048 160 896 30960 3.46931 45.7401 104.637 153.889 153.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 3.2e-05 2048 370 1184 350208 171.137 55.3656 987.216 1656.91 2870.85 2871.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 510 0.000256 2048 200 960 20736 15.2428 6.97693 45.3254 213.559 281.228 281.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 6.4e-05 512 210 224 202752 18.8554 6.58022 28.547 204.215 258.411 258.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 780 6.4e-05 4096 240 3328 200448 121.913 55.6646 2495.36 1669.17 4342.27 4342.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 400 6.4e-05 2048 115 960 103680 92.1661 28.337 196.778 834.661 1152.13 1152.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 0.001024 4096 450 640 12960 2.72189 22.8558 124.807 150.429 150.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.001024 1024 340 512 17280 0.694272 6.16243 26.2861 33.1849 33.2414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 0.000128 1024 180 512 144288 8.98675 6.95686 63.273 208.915 288.229 288.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 0.000256 2048 180 480 74304 7.07581 48.9264 208.999 265.046 265.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.000512 2048 160 896 30888 3.47488 38.1375 104.596 146.251 146.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 3.2e-05 2048 370 1184 345600 174.989 56.0107 805.516 1668.55 2705.27 2705.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 510 0.000256 2048 200 960 20736 15.4557 7.12621 37.6815 216.192 276.581 276.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 6.4e-05 512 210 224 193536 19.5574 6.58432 22.3879 206.604 255.347 255.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 780 6.4e-05 4096 240 3328 202240 121.596 55.681 4522.02 1675.66 6375.13 6375.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 400 6.4e-05 2048 115 960 110080 90.9496 28.3525 372.186 838.723 1330.39 1330.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 0.001024 4096 450 640 13120 2.72189 41.5179 123.696 167.981 168.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.001024 1024 340 512 17360 0.692672 11.0517 26.2194 38.0073 38.0648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 0.000128 1024 180 512 145280 8.98397 6.84237 112.837 209.627 338.394 338.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 0.000256 2048 180 480 74640 7.05539 87.7282 209.584 304.413 304.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.000512 2048 160 896 31120 3.48704 68.3315 104.873 176.737 176.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 3.2e-05 2048 370 1184 358400 171.905 56.1599 1496.08 1675.4 3399.77 3399.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 510 0.000256 2048 200 960 21120 15.2624 6.98032 67.7113 216.699 306.785 306.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 6.4e-05 512 210 224 215040 18.8093 6.72947 43.2545 209.632 278.646 278.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 780 6.4e-05 4096 240 3328 202240 121.339 55.6339 3048.64 1676.09 4901.88 4902.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 400 6.4e-05 2048 115 960 107520 91.23 28.4408 245.65 838.115 1203.62 1203.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 0.001024 4096 450 640 12960 2.70125 27.5252 123.159 153.43 153.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.001024 1024 340 512 17280 0.692448 7.47926 26.2205 34.436 34.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 0.000128 1024 180 512 144640 8.91936 6.83216 75.4278 208.888 300.169 300.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 0.000256 2048 180 480 74560 7.18634 59.2323 209.592 276.053 276.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.000512 2048 160 896 31040 3.48979 45.8588 104.876 154.268 154.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 3.2e-05 2048 370 1184 358400 171.612 56.0419 1006.07 1675.62 2909.58 2909.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 510 0.000256 2048 200 960 20480 15.1736 6.94886 45.5831 216.272 284.106 284.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 6.4e-05 512 210 224 204800 18.9901 6.61568 27.7826 206.252 259.858 260.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 780 6.4e-05 4096 240 3328 199680 121.803 55.5991 2530.9 1669.55 4378.04 4378.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 400 6.4e-05 2048 115 960 99840 91.6157 27.9736 190.443 824.552 1134.78 1134.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 0.001024 4096 450 640 12960 2.7153 23.1936 123.484 149.438 149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.001024 1024 340 512 17040 0.687072 6.16851 25.9982 32.8991 32.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 0.000128 1024 180 512 144000 8.96278 6.88675 63.1108 208.976 288.04 288.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 0.000256 2048 180 480 74400 7.04922 49.2933 209.361 265.746 265.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.000512 2048 160 896 30960 3.48717 38.4311 104.87 146.832 146.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 3.2e-05 2048 370 1184 337920 173.395 55.1789 793.889 1648.27 2670.95 2671.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 510 0.000256 2048 200 960 19200 15.3634 6.94131 34.9848 211.996 269.419 269.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 6.4e-05 512 210 224 199680 19.3724 6.63011 23.0004 206.289 255.508 255.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 780 6.4e-05 4096 240 3328 201216 121.525 55.604 4244.9 1673.02 6095.22 6095.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 400 6.4e-05 2048 115 960 107520 90.8682 28.1559 346.091 832.604 1297.9 1298.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 0.001024 4096 450 640 13056 2.712 39.0988 124.025 165.879 165.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.001024 1024 340 512 17376 0.695392 10.4634 26.2614 37.4617 37.5186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 0.000128 1024 180 512 145152 8.95798 6.83418 107.025 210.275 333.192 333.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 0.000256 2048 180 480 74592 7.05242 83.274 209.497 299.867 299.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.000512 2048 160 896 31104 3.49184 64.8933 104.872 173.299 173.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 3.2e-05 2048 370 1184 356352 170.651 55.7322 1413.85 1664.49 3304.93 3305.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 510 0.000256 2048 200 960 20736 15.3229 7.15981 63.5084 217.198 303.318 303.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 6.4e-05 512 210 224 208896 18.6669 6.61709 39.5526 206.205 271.257 271.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 780 6.4e-05 4096 240 3328 199680 121.313 55.3738 2727.85 1666.91 4571.61 4571.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 400 6.4e-05 2048 115 960 104448 90.5474 27.9675 217.285 825.282 1161.27 1161.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 0.001024 4096 450 640 12864 2.69782 25.1679 122.823 150.732 150.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.001024 1024 340 512 17280 0.693696 6.91958 26.9599 34.6144 34.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 0.000128 1024 180 512 145152 8.9641 6.83024 69.8311 209.643 295.37 295.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 0.000256 2048 180 480 74496 7.16083 53.9511 209.711 270.864 270.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.000512 2048 160 896 30912 3.46906 42.0616 104.812 150.385 150.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 3.2e-05 2048 370 1184 344064 171.441 55.0409 882.815 1649.86 2759.38 2759.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 510 0.000256 2048 200 960 19968 15.2471 6.92429 39.6882 211.045 273.034 273.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 6.4e-05 512 210 224 208896 18.6901 6.61299 25.9314 209.74 261.188 261.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 780 6.4e-05 4096 240 3328 198144 121.009 55.1621 2359 1659 4194.34 4194.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 400 6.4e-05 2048 115 960 101376 90.1268 27.6951 185.075 817.205 1120.29 1120.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 0.001024 4096 450 640 12672 2.68698 21.3484 122.7 146.778 146.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.001024 1024 340 512 16992 0.687936 5.76682 26.0256 32.5233 32.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 0.000128 1024 180 512 144000 8.95971 6.83222 60.484 209.236 285.61 285.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 0.000256 2048 180 480 74304 7.05232 46.9499 209.417 263.457 263.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.000512 2048 160 896 30816 3.47405 36.8362 104.708 145.06 145.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 3.2e-05 2048 370 1184 331776 172.407 54.6744 743.427 1633.45 2604.18 2604.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 510 0.000256 2048 200 960 18432 15.2249 6.90368 33.3703 209.983 265.61 265.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 6.4e-05 512 210 224 184320 19.1301 6.54131 20.4326 198.271 244.587 244.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 780 6.4e-05 4096 240 3328 201600 121.992 55.7548 4198.21 1675.63 6051.76 6051.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 400 6.4e-05 2048 115 960 108800 90.9894 28.2569 343.787 834.42 1297.65 1297.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 0.001024 4096 450 640 13100 2.72179 38.6007 124.395 165.76 165.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.001024 1024 340 512 17400 0.692448 10.2904 26.3233 37.3484 37.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 0.000128 1024 180 512 145200 9.02416 6.84768 105.635 209.639 331.247 331.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 0.000256 2048 180 480 74600 7.07882 81.9881 209.73 298.843 298.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.000512 2048 160 896 31100 3.488 63.9372 104.97 172.439 172.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 3.2e-05 2048 370 1184 352000 172.359 55.8442 1371.48 1666.75 3266.66 3266.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 510 0.000256 2048 200 960 20800 15.4137 7.13325 61.792 216.474 300.939 301.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 6.4e-05 512 210 224 204800 19.0591 6.63347 38.4655 206.405 270.776 270.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 780 6.4e-05 4096 240 3328 198400 122.064 55.5567 2888.6 1667.67 4734.07 4734.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 400 6.4e-05 2048 115 960 102400 91.1714 28.027 224.381 825.665 1169.44 1169.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 0.001024 4096 450 640 13000 2.71696 26.9844 123.567 153.312 153.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.001024 1024 340 512 17200 0.694176 7.17619 26.2008 34.1146 34.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 0.000128 1024 180 512 144800 9.00378 6.89478 72.7772 209.734 298.512 298.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 0.000256 2048 180 480 74400 7.04784 56.738 209.413 273.245 273.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.000512 2048 160 896 31000 3.48774 43.9243 104.95 152.406 152.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 3.2e-05 2048 370 1184 345600 171.432 55.2668 935.929 1649.49 2812.35 2812.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 510 0.000256 2048 200 960 19200 15.413 6.95078 40.7991 214.188 277.477 277.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 6.4e-05 512 210 224 204800 19.0606 6.6297 27.1945 206.424 259.519 259.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 780 6.4e-05 4096 240 3328 201600 122.051 55.7732 2425.82 1691.6 4295.42 4295.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 400 6.4e-05 2048 115 960 105600 90.7123 27.988 193.357 832.87 1145.11 1145.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 0.001024 4096 450 640 12900 2.71498 22.3482 123.489 148.596 148.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.001024 1024 340 512 17100 0.690016 6.03888 26.4191 33.1903 33.2473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 0.000128 1024 180 512 144000 8.9617 6.83856 61.0399 210.145 287.084 287.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 0.000256 2048 180 480 74400 7.06883 47.3134 211.591 266.015 266.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.000512 2048 160 896 30900 3.48998 36.9442 105.9 146.376 146.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 3.2e-05 2048 370 1184 345600 171.458 55.1793 778.334 1667.69 2672.87 2673.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 510 0.000256 2048 200 960 19200 15.4178 7.04384 35.1377 215.297 273.025 273.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 6.4e-05 512 210 224 192000 20.0134 6.63885 21.6068 208.373 256.843 257.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 780 6.4e-05 4096 240 3328 200704 121.816 55.6763 4089.15 1674.31 5941.13 5941.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 400 6.4e-05 2048 115 960 107520 91.2772 28.332 331.326 837.389 1288.52 1288.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 0.001024 4096 450 640 13104 2.72317 37.8324 123.762 164.363 164.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.001024 1024 340 512 17360 0.69632 10.0146 26.2804 37.0355 37.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 0.000128 1024 180 512 145152 8.97898 6.83507 102.592 209.487 327.991 328.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 0.000256 2048 180 480 74592 7.09613 79.9689 209.691 296.8 296.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.000512 2048 160 896 31024 3.47968 62.1344 104.777 170.435 170.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 3.2e-05 2048 370 1184 358400 171.747 56.0279 1366.7 1675.95 3270.65 3270.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 510 0.000256 2048 200 960 21504 15.3595 7.03827 62.9722 217.014 302.511 302.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 6.4e-05 512 210 224 207872 18.8938 6.64166 38.0614 207.055 270.865 271.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 780 6.4e-05 4096 240 3328 200704 121.554 55.6176 2837.01 1673.65 4688.01 4688.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 400 6.4e-05 2048 115 960 100352 91.6011 27.9634 215.819 827.333 1162.9 1163.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 0.001024 4096 450 640 12992 2.71997 26.4233 122.737 151.924 151.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.001024 1024 340 512 17248 0.69248 7.05536 26.2571 34.0477 34.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 0.000128 1024 180 512 145152 8.95226 6.83395 71.425 209.453 296.768 296.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 0.000256 2048 180 480 74368 7.09018 55.2689 209.232 271.633 271.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.000512 2048 160 896 30912 3.48112 42.9199 104.689 151.132 151.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 3.2e-05 2048 370 1184 344064 172.393 55.2876 913.308 1655.04 2796.25 2796.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 510 0.000256 2048 200 960 19712 15.3137 6.95501 41.4178 215.217 279.031 279.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 6.4e-05 512 210 224 200704 18.6167 6.56176 25.8989 202.147 253.436 253.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 780 6.4e-05 4096 240 3328 198912 122.393 55.6711 2315.05 1674.29 4167.58 4167.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 400 6.4e-05 2048 115 960 107520 91.3418 28.353 190.926 837.226 1148.03 1148.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 0.001024 4096 450 640 12768 2.70413 22.294 122.995 148.036 148.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.001024 1024 340 512 17136 0.69376 5.85642 26.2617 32.8548 32.9094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 0.000128 1024 180 512 145152 8.99686 6.84262 59.3551 209.636 284.933 285.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 0.000256 2048 180 480 74256 7.06688 45.6533 209.24 262.003 262.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.000512 2048 160 896 30576 3.45907 35.395 104.104 142.999 143.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 930 3.2e-05 2048 370 1184 344064 176.317 56.0267 749.413 1675.1 2657.08 2657.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 510 0.000256 2048 200 960 18816 15.0536 6.84448 32.7236 211.393 266.142 266.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 6.4e-05 512 210 224 193536 19.1957 6.56998 21.0961 202.238 249.319 249.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 780 6.4e-05 4096 240 3328 199680 122.175 55.6646 4014.56 1670.1 5862.68 5862.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 400 6.4e-05 2048 115 960 107520 91.325 28.3546 324.859 835.286 1280.02 1280.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 0.001024 4096 450 640 13080 2.71891 37.1385 116.063 155.966 156.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.001024 1024 340 512 17280 0.69008 9.6921 26.1839 36.6099 36.6674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 0.000128 1024 180 512 144960 8.99987 6.84032 99.6723 209.607 325.223 325.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 0.000256 2048 180 480 74520 7.07789 78.0525 209.504 294.679 294.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.000512 2048 160 896 31080 3.48947 60.6347 104.952 169.121 169.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 3.2e-05 2048 370 1184 353280 172.447 55.9433 1317.87 1670.05 3216.55 3216.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 510 0.000256 2048 200 960 21120 15.4136 7.02717 60.597 218.273 301.444 301.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 6.4e-05 512 210 224 207360 18.8534 6.63469 37.3608 206.358 269.424 269.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 780 6.4e-05 4096 240 3328 199680 121.763 55.6064 2829.43 1669.37 4676.35 4676.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 400 6.4e-05 2048 115 960 99840 91.6471 27.9752 216.668 824.408 1160.89 1161.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 0.001024 4096 450 640 12960 2.71747 25.9835 122.412 151.157 151.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.001024 1024 340 512 17040 0.68608 6.9591 25.9976 33.684 33.7408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 0.000128 1024 180 512 144000 8.96022 6.83418 71.8148 208.94 296.65 296.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 0.000256 2048 180 480 74400 7.13731 56.2208 209.336 272.736 272.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.000512 2048 160 896 30960 3.48432 43.8624 104.849 152.239 152.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 3.2e-05 2048 370 1184 337920 173.493 55.101 899.864 1649.33 2778.01 2778.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 510 0.000256 2048 200 960 19200 15.3517 6.95232 40.0012 214.093 276.522 276.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 6.4e-05 512 210 224 199680 19.3776 6.62528 26.0777 206.261 258.552 258.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 780 6.4e-05 4096 240 3328 195840 123.261 55.6842 2331.98 1670.33 4181.44 4181.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 400 6.4e-05 2048 115 960 103680 92.1188 28.34 187.223 835.649 1143.52 1143.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 0.001024 4096 450 640 12600 2.69312 22.1602 122.176 147.073 147.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.001024 1024 340 512 16920 0.686848 6.04493 26.0021 32.7764 32.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 0.000128 1024 180 512 144000 9.00774 6.84298 59.7286 209.153 284.835 284.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 0.000256 2048 180 480 74160 7.04224 46.4735 209.049 262.607 262.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.000512 2048 160 896 30600 3.46506 35.8687 104.23 143.606 143.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 3.2e-05 2048 370 1184 345600 175.09 56.0701 765.571 1669.32 2666.27 2666.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 510 0.000256 2048 200 960 20160 15.5386 7.04848 35.4221 215.83 273.968 274.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 6.4e-05 512 210 224 184320 19.7559 6.58064 20.0254 201.247 247.828 247.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 780 6.4e-05 4096 240 3328 200704 121.607 55.5579 4008.54 1670.3 5856.18 5856.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 400 6.4e-05 2048 115 960 106496 91.2671 28.3031 323.344 835.366 1278.48 1278.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 0.001024 4096 450 640 13056 2.71974 36.7237 123.365 162.852 162.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.001024 1024 340 512 17280 0.692256 9.81398 26.1705 36.7181 36.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 0.000128 1024 180 512 144896 8.92982 6.83379 101.011 208.999 325.877 325.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 0.000256 2048 180 480 74496 7.0544 78.7789 209.308 295.183 295.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.000512 2048 160 896 30976 3.47485 61.0986 104.61 169.226 169.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 3.2e-05 2048 370 1184 352256 172.896 55.8787 1320.9 1672.17 3222.07 3222.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 510 0.000256 2048 200 960 21504 15.3179 7.02826 62.8331 220.534 305.843 305.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 6.4e-05 512 210 224 212992 18.8394 6.70534 38.4522 208.954 273.167 273.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 780 6.4e-05 4096 240 3328 200704 121.522 55.5586 2703.5 1673.12 4553.88 4554.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 400 6.4e-05 2048 115 960 106496 91.2652 28.2624 220.011 836.6 1176.33 1176.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 0.001024 4096 450 640 12800 2.69798 24.6989 122.692 150.131 150.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.001024 1024 340 512 17152 0.689696 6.61318 26.1964 33.5419 33.5974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 0.000128 1024 180 512 144384 8.98086 6.82618 68.2639 209.39 293.562 293.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 0.000256 2048 180 480 74240 7.06765 52.8824 209.191 269.184 269.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.000512 2048 160 896 30720 3.46467 41.2199 104.373 149.1 149.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 930 3.2e-05 2048 370 1184 344064 175.46 55.8604 872.499 1673.58 2777.61 2777.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 510 0.000256 2048 200 960 20480 15.4749 7.03258 40.6305 220.027 283.29 283.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 6.4e-05 512 210 224 212992 18.8472 6.7113 26.564 209.265 261.6 261.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 780 6.4e-05 4096 240 3328 196608 120.769 54.9777 2444.27 1651.04 4271.23 4271.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 400 6.4e-05 2048 115 960 98304 91.812 27.9304 185.902 825.602 1131.43 1131.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 0.001024 4096 450 640 12672 2.70346 22.057 122.917 147.721 147.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.001024 1024 340 512 16896 0.690176 6.01088 26.021 32.7647 32.8207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 0.000128 1024 180 512 144384 8.93594 6.83002 62.3083 208.82 286.994 287.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 0.000256 2048 180 480 74112 7.02883 48.4696 209.135 264.678 264.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.000512 2048 160 896 30720 3.46947 37.8997 104.694 146.106 146.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 3.2e-05 2048 370 1184 344064 171.519 55.062 794.954 1649.98 2671.73 2671.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 510 0.000256 2048 200 960 18432 15.4316 7.01798 34.0795 213.824 270.48 270.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 6.4e-05 512 210 224 196608 18.2676 6.53517 22.181 198.312 245.509 245.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 780 6.4e-05 4096 240 3320 199168 122.366 55.5995 3076.02 1675.6 4929.77 4929.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 400 6.4e-05 2048 115 960 106496 91.7128 28.4119 422.9 838.004 1381.22 1381.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1160 0.001024 4096 450 640 13184 2.72563 53.3057 123.785 179.859 179.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.001024 1024 340 520 17440 0.704032 7.76221 26.31 34.8185 34.8733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1590 0.000128 1024 180 520 144128 8.98243 6.90176 83.3193 209.587 308.895 308.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 0.000256 2048 180 480 74688 7.11098 60.9928 209.602 277.751 277.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 830 0.000512 2048 160 880 31296 3.48608 86.068 104.85 194.449 194.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 930 3.2e-05 2048 370 1160 364544 170.842 55.9636 1627.5 1677.71 3532.24 3532.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 510 0.000256 2048 200 960 19200 15.6467 7.0392 68.3279 219.535 310.68 310.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 830 6.4e-05 512 210 200 202752 19.6267 6.70739 48.6906 208.936 284.18 284.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 780 6.4e-05 4096 240 3320 198656 122.623 55.6192 1965.18 1675.87 3819.47 3819.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 400 6.4e-05 2048 115 960 104448 92.1253 28.5101 420.753 835.345 1376.93 1377.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 0.001024 4096 450 640 13120 2.70979 53.2325 124.434 180.42 180.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.001024 1024 340 520 17408 0.702464 5.08566 26.3104 32.1412 32.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1590 0.000128 1024 180 520 144128 9.0152 6.8351 142.853 209.65 368.46 368.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1910 0.000256 2048 180 480 74624 7.05741 107.249 209.532 323.88 323.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 0.000512 2048 160 880 31232 3.47734 85.6695 104.784 193.975 194.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 930 3.2e-05 2048 370 1160 360448 171.504 55.8968 1522.73 1671.47 3421.83 3422.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 510 0.000256 2048 200 960 18944 15.6365 7.03779 73.6131 217.948 314.367 314.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 6.4e-05 512 210 200 200704 19.8313 6.71011 48.7032 208.972 284.436 284.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 780 6.4e-05 4096 240 3320 199040 122.896 55.728 3511.9 1675.51 5366.2 5366.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 400 6.4e-05 2048 115 960 106240 91.8849 28.3745 283.701 838.002 1242.15 1242.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1160 0.001024 4096 450 640 13160 2.71629 58.7341 123.599 185.094 185.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.001024 1024 340 520 17440 0.698368 8.86499 26.3174 35.9227 35.9782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1590 0.000128 1024 180 520 144160 9.03088 6.84442 93.5116 209.585 319.07 319.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 0.000256 2048 180 480 74680 7.1623 69.2859 209.587 286.083 286.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.000512 2048 160 880 31280 3.49184 53.5322 104.826 161.891 161.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 3.2e-05 2048 370 1160 363520 170.783 56.2243 1182.1 1675.34 3084.66 3084.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 510 0.000256 2048 200 960 19200 15.6357 7.13901 50.592 220.441 293.954 294.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 830 6.4e-05 512 210 200 204800 19.6429 6.72864 55.4822 209.65 291.715 291.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 780 6.4e-05 4096 240 3320 198400 122.679 55.6816 2206.1 1677.13 4061.76 4061.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 400 6.4e-05 2048 115 960 104960 92.136 28.3791 457.081 838.639 1416.42 1416.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1160 0.001024 4096 450 640 13120 2.71427 59.5828 123.798 186.139 186.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.001024 1024 340 520 17360 0.696 5.70688 26.2842 32.7268 32.7813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1590 0.000128 1024 180 520 144000 9.01088 6.84259 62.6929 209.809 288.453 288.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 0.000256 2048 180 480 74640 7.05594 44.0668 209.76 260.926 260.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 830 0.000512 2048 160 880 31200 3.46947 96.5566 104.812 204.881 204.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 930 3.2e-05 2048 370 1160 363520 170.431 56.105 750.137 1677.04 2653.92 2654.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 510 0.000256 2048 200 960 18560 15.5078 6.97562 32.8049 217.929 273.346 273.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 830 6.4e-05 512 210 200 204800 19.6012 6.71741 54.092 209.914 290.538 290.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 780 6.4e-05 4096 240 3320 197760 122.634 55.6276 1802.85 1670.66 3651.94 3652.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 400 6.4e-05 2048 115 960 103680 92.3425 28.4406 451.383 835.462 1407.82 1407.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1160 0.001024 4096 450 640 13080 2.72355 58.6895 123.486 184.942 184.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.001024 1024 340 520 17280 0.696384 4.7337 26.2316 31.7066 31.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1590 0.000128 1024 180 520 144000 9.0409 6.84646 147.762 209.678 373.43 373.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 0.000256 2048 180 480 74520 7.0649 36.3367 209.574 253.017 253.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 830 0.000512 2048 160 880 31200 3.48637 94.253 104.921 202.702 202.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 930 3.2e-05 2048 370 1160 360960 171.258 55.9577 1721.04 1671.93 3620.4 3620.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 510 0.000256 2048 200 960 18240 15.7405 7.0713 70.325 218.669 311.936 312.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 830 6.4e-05 512 210 200 199680 19.4519 6.63389 53.9888 206.43 286.722 286.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 780 6.4e-05 4096 240 3320 198912 122.531 55.6775 3216.31 1674.19 5068.88 5069.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 400 6.4e-05 2048 115 960 105984 91.8149 28.3812 258.164 837.284 1215.83 1215.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 0.001024 4096 450 640 13152 2.72307 30.0775 124.657 157.5 157.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.001024 1024 340 520 17424 0.694592 8.0425 26.3255 35.105 35.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 0.000128 1024 180 520 144000 8.99898 6.83901 83.094 209.679 308.713 308.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 0.000256 2048 180 480 74640 7.07805 63.1747 211.404 281.702 281.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.000512 2048 160 880 31248 3.47741 48.5786 104.844 156.944 157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 3.2e-05 2048 370 1160 362496 170.656 56.1609 1080.49 1674.01 2981.54 2981.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 510 0.000256 2048 200 960 18816 15.6089 7.04717 44.0095 220.083 286.878 286.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 6.4e-05 512 210 200 202752 19.4908 6.68813 29.0761 208.407 263.878 264.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 780 6.4e-05 4096 240 3320 198144 122.424 55.6083 2089.88 1674.64 3942.72 3942.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 400 6.4e-05 2048 115 960 104448 91.3971 28.2665 166.623 833.282 1119.75 1119.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 0.001024 4096 450 640 13056 2.70298 19.6781 122.966 145.389 145.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.001024 1024 340 520 17376 0.693664 5.34522 26.3289 32.4084 32.4638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1590 0.000128 1024 180 520 143616 8.97507 7.16342 58.3344 209.515 284.087 284.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 0.000256 2048 180 480 74592 7.04512 41.805 209.701 258.592 258.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.000512 2048 160 880 31200 3.4775 32.1693 104.859 140.548 140.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 3.2e-05 2048 370 1160 356352 170.678 55.6903 694.224 1666.43 2587.23 2587.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 510 0.000256 2048 200 960 18432 15.5339 6.99306 30.4301 217.41 270.491 270.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 830 6.4e-05 512 210 200 196608 19.5963 6.61878 45.1759 206.507 278.111 278.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 780 6.4e-05 4096 240 3320 198144 122.31 55.5851 1719.41 1668.92 3566.4 3566.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 400 6.4e-05 2048 115 960 101376 91.9445 28.2206 389.214 828.26 1337.84 1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1160 0.001024 4096 450 640 12960 2.71155 51.0776 122.286 176.12 176.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.001024 1024 340 520 17280 0.696512 4.4775 26.2373 31.4557 31.5131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1590 0.000128 1024 180 520 144000 9.00656 6.84365 49.7272 209.58 275.258 275.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 0.000256 2048 180 480 74448 7.03898 34.4521 209.189 250.725 250.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 830 0.000512 2048 160 880 31104 3.4775 85.046 104.602 193.172 193.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 930 3.2e-05 2048 370 1160 350208 171.137 55.4428 562.724 1657.53 2447.06 2447.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 510 0.000256 2048 200 960 17280 15.5592 7.07376 24.0873 212.509 259.362 259.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 830 6.4e-05 512 210 200 193536 19.5601 6.57853 45.0015 204.129 275.487 275.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 780 6.4e-05 4096 240 3320 198912 122.82 55.7261 4571.92 1672.83 6423.47 6423.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 400 6.4e-05 2048 115 960 105728 92.0727 28.3709 370.509 836.606 1327.75 1327.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 0.001024 4096 450 640 13160 2.7169 43.17 123.552 169.482 169.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.001024 1024 340 520 17416 0.692544 11.7005 26.3025 38.7395 38.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 0.000128 1024 180 520 144032 9.01786 6.84032 120.985 209.56 346.502 346.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 0.000256 2048 180 480 74648 7.08403 91.4043 209.549 308.081 308.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.000512 2048 160 880 31248 3.48499 70.3216 104.778 178.627 178.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 930 3.2e-05 2048 370 1160 361984 170.834 56.0509 1552.57 1672.64 3452.32 3452.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 510 0.000256 2048 200 960 18816 15.6255 7.15158 63.5773 219.874 306.356 306.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 6.4e-05 512 210 200 204288 19.5829 6.7305 42.0151 209.274 277.817 277.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 780 6.4e-05 4096 240 3320 198912 122.438 55.6646 2879.04 1673.15 4730.47 4730.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 400 6.4e-05 2048 115 960 103936 92.0607 28.3429 229.866 836.634 1187.1 1187.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 0.001024 4096 450 640 13104 2.71974 27.2568 123.55 153.571 153.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.001024 1024 340 520 17360 0.692448 7.3121 26.3026 34.3515 34.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 0.000128 1024 180 520 143808 8.98451 6.8343 75.8678 209.34 301.129 301.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 0.000256 2048 180 480 74592 7.04749 57.6799 209.545 274.317 274.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.000512 2048 160 880 31136 3.47955 44.0712 104.629 152.226 152.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 3.2e-05 2048 370 1160 358400 171.688 56.0251 964.908 1675.25 2868.1 2868.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 510 0.000256 2048 200 960 18816 15.5991 7.03693 40.676 214.764 278.202 278.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 6.4e-05 512 210 200 200704 19.4111 6.63798 26.3001 206.906 259.471 259.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 780 6.4e-05 4096 240 3320 198912 122.746 55.7357 2345.34 1675.02 4199.01 4199.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 400 6.4e-05 2048 115 960 102144 92.7451 28.3584 184.506 837.6 1143.4 1143.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 0.001024 4096 450 640 12936 2.70384 22.5957 123.053 148.396 148.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.001024 1024 340 520 17304 0.694144 5.97133 26.327 33.0349 33.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1590 0.000128 1024 180 520 143808 9.01939 6.83827 69.412 209.615 294.983 295.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 0.000256 2048 180 480 74424 7.04016 47.1732 209.441 263.696 263.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.000512 2048 160 880 31080 3.47178 36.0182 104.727 144.258 144.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 3.2e-05 2048 370 1160 354816 172.626 56.054 777.793 1674.55 2681.24 2681.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 510 0.000256 2048 200 960 18816 15.6626 7.09238 33.3707 216.38 272.631 272.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 6.4e-05 512 210 200 204288 19.5852 6.7295 73.3448 209.558 309.431 309.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 780 6.4e-05 4096 240 3320 198656 122.538 55.6038 4258.1 1677.21 6113.63 6113.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 400 6.4e-05 2048 115 960 104448 91.7533 28.2715 339.72 836.672 1296.61 1296.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 0.001024 4096 450 640 13120 2.7136 40.1695 123.364 166.288 166.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.001024 1024 340 520 17408 0.69632 10.8061 26.3285 37.8732 37.9296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 0.000128 1024 180 520 144128 8.99056 6.83418 112.38 209.812 338.115 338.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 0.000256 2048 180 480 74624 7.06381 85.0614 209.699 301.867 301.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.000512 2048 160 880 31232 3.47981 65.1922 104.865 173.58 173.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 3.2e-05 2048 370 1160 360448 170.646 55.9091 1431.3 1671.5 3329.58 3329.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 510 0.000256 2048 200 960 18944 15.5547 7.01165 59.035 216.381 298.11 298.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 6.4e-05 512 210 200 200704 19.7448 6.70538 38.6191 209.138 274.42 274.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 780 6.4e-05 4096 240 3320 196608 122.693 55.5757 2684.3 1671.72 4534.46 4534.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 400 6.4e-05 2048 115 960 102400 92.198 28.3449 213.662 836.425 1170.82 1170.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 0.001024 4096 450 640 13056 2.71283 25.3374 123.344 151.437 151.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.001024 1024 340 520 17280 0.691744 6.81581 26.2417 33.7918 33.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 0.000128 1024 180 520 143360 8.96454 6.8271 71.58 209.169 296.64 296.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 0.000256 2048 180 480 74496 7.04922 54.5536 209.492 271.138 271.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.000512 2048 160 880 31104 3.47072 41.6478 104.665 149.825 149.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 3.2e-05 2048 370 1160 360448 170.665 55.8981 909.58 1671.34 2807.7 2807.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 510 0.000256 2048 200 960 18432 15.6353 7.02147 37.0646 218.689 278.54 278.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 6.4e-05 512 210 200 196608 20.0759 6.70554 24.8425 209.129 260.971 261.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 780 6.4e-05 4096 240 3320 196608 122.102 55.3637 2184.06 1666.58 4028.27 4028.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 400 6.4e-05 2048 115 960 98304 91.7022 27.9203 167.239 825.107 1112.15 1112.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 0.001024 4096 450 640 12864 2.70336 20.4686 121.747 144.962 145.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.001024 1024 340 520 17280 0.692768 5.7344 26.3217 32.791 32.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 0.000128 1024 180 520 143616 8.98275 6.83008 58.3908 209.601 283.902 283.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 0.000256 2048 180 480 74496 7.06621 44.3595 209.658 261.127 261.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.000512 2048 160 880 31104 3.48141 34.1118 104.834 142.471 142.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 3.2e-05 2048 370 1160 344064 171.395 55.2001 705.234 1649.53 2581.57 2581.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 510 0.000256 2048 200 960 16896 15.5261 6.93056 28.1018 214.143 264.833 264.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 6.4e-05 512 210 200 196608 19.5927 6.61526 20.2396 206.43 253.093 253.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 780 6.4e-05 4096 240 3320 199296 122.793 55.7127 4381.83 1676.17 6236.68 6236.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 400 6.4e-05 2048 115 960 103680 92.1222 28.33 344.442 835.165 1300.25 1300.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 0.001024 4096 450 640 13104 2.7143 40.5672 123.229 166.554 166.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.001024 1024 340 520 17352 0.692256 11.148 26.2574 38.1395 38.1952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 0.000128 1024 180 520 144000 9.01414 6.84237 114.366 209.691 340.013 340.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 0.000256 2048 180 480 74592 7.0599 86.6713 209.589 303.367 303.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.000512 2048 160 880 31248 3.49165 66.721 104.895 175.151 175.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 3.2e-05 2048 370 1160 359424 170.928 55.9531 1463.66 1669.74 3360.5 3360.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 510 0.000256 2048 200 960 18432 15.6256 7.02307 59.4645 220.261 302.501 302.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 6.4e-05 512 210 200 198144 19.6827 6.66525 39.2353 207.374 273.174 273.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 780 6.4e-05 4096 240 3320 198144 122.288 55.5885 2833.28 1669.18 4680.51 4680.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 400 6.4e-05 2048 115 960 101376 91.7397 28.05 220.549 828.625 1169.15 1169.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 0.001024 4096 450 640 12960 2.7073 27.052 123.324 153.126 153.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.001024 1024 340 520 17280 0.69216 7.13523 26.2404 34.1107 34.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 0.000128 1024 180 520 144000 9.00278 6.908 74.531 209.641 300.182 300.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 0.000256 2048 180 480 74448 7.0615 56.7527 209.252 273.109 273.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.000512 2048 160 880 31104 3.47338 43.264 104.632 151.411 151.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 3.2e-05 2048 370 1160 350208 171.196 55.485 926.585 1658.05 2811.54 2811.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 510 0.000256 2048 200 960 17280 15.5727 7.02598 36.4581 215.616 274.8 274.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 6.4e-05 512 210 200 193536 19.5107 6.57818 24.842 204.182 255.331 255.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 780 6.4e-05 4096 240 3320 196992 122.866 55.6585 2487.31 1669.89 4335.9 4336.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 400 6.4e-05 2048 115 960 103680 92.1186 28.3605 199.87 834.983 1155.52 1155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 0.001024 4096 450 640 12960 2.71155 24.1624 124.221 151.139 151.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.001024 1024 340 520 17064 0.689728 6.48192 26.0493 33.2645 33.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 0.000128 1024 180 520 143424 8.99766 6.84848 65.5441 208.991 290.484 290.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 0.000256 2048 180 480 74304 7.04227 49.8954 209.087 266.07 266.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.000512 2048 160 880 31104 3.49184 38.4399 104.845 146.821 146.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 930 3.2e-05 2048 370 1160 359424 170.938 55.9473 837.336 1670.83 2735.27 2735.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 510 0.000256 2048 200 960 17280 15.7818 7.03626 33.3013 218.367 274.616 274.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 6.4e-05 512 210 200 193536 19.5463 6.58224 21.9466 204.259 252.548 252.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 780 6.4e-05 4096 240 3320 193536 122.117 55.1677 2179.84 1659 4016.29 4016.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 400 6.4e-05 2048 115 960 92160 92.195 27.6754 159.257 817.562 1096.88 1097.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 0.001024 4096 450 640 12672 2.68899 21.2378 121.641 145.61 145.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.001024 1024 340 520 16992 0.689024 5.82461 26.0676 32.6255 32.6832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 0.000128 1024 180 520 142848 8.96701 6.83446 58.3308 209.24 283.476 283.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 0.000256 2048 180 480 74304 7.04787 44.4987 209.419 261.012 261.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.000512 2048 160 880 30816 3.4592 33.8791 104.33 141.71 141.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 3.2e-05 2048 370 1160 331776 172.437 54.6075 688.764 1633.45 2549.48 2549.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 510 0.000256 2048 200 960 16128 15.4408 6.89677 28.044 212.472 262.981 263.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 6.4e-05 512 210 200 184320 19.139 6.5399 19.2356 198.269 243.396 243.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 780 6.4e-05 4096 240 3320 198400 122.703 55.6852 4107.25 1675.69 5961.5 5961.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 400 6.4e-05 2048 115 960 104960 91.927 28.3401 328.056 838.028 1286.54 1286.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 0.001024 4096 450 640 13120 2.72365 38.5743 123.676 165.017 165.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.001024 1024 340 520 17360 0.69632 10.4236 26.2652 37.4248 37.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 0.000128 1024 180 520 144000 9.00179 6.83827 107.074 209.631 332.646 332.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 0.000256 2048 180 480 74640 7.07741 81.641 209.584 298.345 298.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.000512 2048 160 880 31200 3.47955 62.7098 104.711 170.941 170.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 3.2e-05 2048 370 1160 363520 170.439 56.0431 1386.66 1690.89 3304.24 3304.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 510 0.000256 2048 200 960 18560 15.5085 6.9792 56.0436 217.741 296.403 296.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 6.4e-05 512 210 200 204800 19.5548 6.72563 37.9488 209.63 274.074 274.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 780 6.4e-05 4096 240 3320 197120 122.791 55.6078 2777.9 1676.13 4632.6 4632.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 400 6.4e-05 2048 115 960 102400 92.4196 28.3719 217.432 838.263 1176.67 1176.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 0.001024 4096 450 640 12960 2.70714 26.4639 123.156 152.372 152.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.001024 1024 340 520 17280 0.692864 7.07011 26.2632 34.0681 34.1258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 0.000128 1024 180 520 143360 8.9385 6.82976 72.3428 208.891 297.101 297.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 0.000256 2048 180 480 74560 7.05741 55.348 209.593 272.043 272.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.000512 2048 160 880 31040 3.47235 42.0806 104.503 150.1 150.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 3.2e-05 2048 370 1160 358400 171.61 55.9858 929.793 1677.62 2835.23 2835.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 510 0.000256 2048 200 960 17920 15.4195 7.04016 37.7683 216.276 276.632 276.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 6.4e-05 512 210 200 194560 19.7258 6.61709 24.9694 206.256 257.788 257.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 780 6.4e-05 4096 240 3320 195840 122.927 55.6093 2315.1 1670.71 4164.52 4164.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 400 6.4e-05 2048 115 960 99840 91.6268 28.207 179.239 825.129 1124.39 1124.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 0.001024 4096 450 640 12960 2.71974 21.898 122.495 147.153 147.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.001024 1024 340 520 17040 0.68976 5.92909 26.0609 32.7228 32.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 0.000128 1024 180 520 143040 8.98061 6.84362 60.9852 209.121 286.031 286.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 0.000256 2048 180 480 74400 7.2481 46.576 209.503 263.371 263.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.000512 2048 160 880 30960 3.47642 35.4396 104.567 143.525 143.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 3.2e-05 2048 370 1160 353280 168.947 55.1228 768.622 1651.17 2644.07 2644.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 510 0.000256 2048 200 960 17280 15.539 6.93866 30.5198 213.186 266.31 266.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 6.4e-05 512 210 200 199680 19.3706 6.62592 21.6682 206.431 254.31 254.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 780 6.4e-05 4096 240 3320 189440 123.086 54.9841 2250.87 1650.76 4079.88 4080.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 400 6.4e-05 2048 115 960 92160 93.4803 27.9176 163.311 825.969 1110.87 1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 0.001024 4096 450 640 12800 2.70643 21.4736 122.507 146.733 146.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.001024 1024 340 520 16960 0.688992 5.90653 26.0649 32.7044 32.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 0.000128 1024 180 520 142080 8.96582 6.81984 59.2678 208.398 283.552 283.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 0.000256 2048 180 480 74240 7.03984 46.1942 209.314 262.593 262.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.000512 2048 160 880 30720 3.45517 35.0502 104.151 142.702 142.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 3.2e-05 2048 370 1160 348160 170.394 55.2 747.587 1649.86 2623.26 2623.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 510 0.000256 2048 200 960 17920 15.4661 6.95136 31.7978 210.334 264.674 264.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 6.4e-05 512 210 200 184320 20.5809 6.6239 19.5635 206.736 253.721 253.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 780 6.4e-05 4096 240 3320 198144 122.458 55.5996 3906.02 1674.66 5758.92 5759.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 400 6.4e-05 2048 115 960 104448 91.3643 28.2164 306.779 833.385 1259.93 1260.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 0.001024 4096 450 640 13056 2.71171 36.5136 123.043 162.313 162.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.001024 1024 340 520 17376 0.69632 9.79763 26.3283 36.8652 36.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 0.000128 1024 180 520 143616 8.97072 6.83418 100.067 209.52 325.491 325.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 0.000256 2048 180 480 74592 7.05946 76.9373 209.707 293.748 293.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.000512 2048 160 880 31200 3.4775 58.9803 104.858 167.357 167.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 3.2e-05 2048 370 1160 356352 170.608 55.6338 1282.33 1666.12 3174.91 3175.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 510 0.000256 2048 200 960 18432 15.5226 7.01642 52.0693 218.461 293.199 293.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 6.4e-05 512 210 200 196608 19.5636 6.61914 34.4326 206.407 267.238 267.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 780 6.4e-05 4096 240 3320 196608 122.132 55.3759 2728.11 1666.53 4572.33 4572.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 400 6.4e-05 2048 115 960 98304 91.6776 27.8999 206.8 825.726 1152.29 1152.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 0.001024 4096 450 640 12864 2.69795 25.3945 122.797 150.934 150.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.001024 1024 340 520 17280 0.694048 7.16195 26.3243 34.2228 34.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 0.000128 1024 180 520 143616 8.99078 6.87923 71.9035 209.599 297.47 297.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 0.000256 2048 180 480 74496 7.05331 54.8311 209.667 271.594 271.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.000512 2048 160 880 31104 3.47587 42.0729 104.831 150.423 150.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 3.2e-05 2048 370 1160 344064 171.436 55.1011 881.112 1649.49 2757.35 2757.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 510 0.000256 2048 200 960 16896 15.5367 6.92634 35.0219 212.075 269.689 269.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 6.4e-05 512 210 200 196608 19.5971 6.61302 24.7467 206.427 257.597 257.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 780 6.4e-05 4096 240 3320 193536 122.149 55.1813 2217.6 1659.18 4054.29 4054.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 400 6.4e-05 2048 115 960 92160 92.2309 27.7068 161.715 817.298 1099.14 1099.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 0.001024 4096 450 640 12672 2.68726 21.5126 121.659 145.903 145.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.001024 1024 340 520 16992 0.690176 5.9063 26.0709 32.7084 32.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 0.000128 1024 180 520 142848 8.97123 6.82896 59.283 209.412 284.594 284.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 0.000256 2048 180 480 74304 7.0424 45.2327 209.441 261.762 261.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.000512 2048 160 880 30816 3.45498 34.4289 104.341 142.267 142.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 3.2e-05 2048 370 1160 331776 172.461 54.7348 701.079 1633.62 2562.12 2562.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 510 0.000256 2048 200 960 16128 15.4474 6.96864 28.2902 206.852 257.688 257.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 6.4e-05 512 210 200 184320 19.1421 6.53283 19.6127 198.291 243.8 243.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 780 6.4e-05 4096 240 3320 190464 122.575 54.9683 2046.79 1649.86 3874.37 3874.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 400 6.4e-05 2048 115 960 98304 91.7515 27.9123 162.874 824.957 1107.69 1107.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 0.001024 4096 450 640 12672 2.70038 19.7593 121.702 144.202 144.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.001024 1024 340 520 16896 0.690336 5.57622 26.0429 32.3539 32.4112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 0.000128 1024 180 520 142848 8.96186 6.82803 56.0396 208.661 280.595 280.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 0.000256 2048 180 480 74112 7.09632 43.2957 210.726 261.16 261.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.000512 2048 160 880 30720 3.46336 32.2048 104.235 139.946 140.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 3.2e-05 2048 370 1160 344064 171.428 55.08 685.38 1648.71 2560.81 2560.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 510 0.000256 2048 200 960 15360 15.7024 6.97139 25.7665 213.481 262.054 262.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 6.4e-05 512 210 200 172032 20.1348 6.53408 17.0388 198.156 242.079 242.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 780 6.4e-05 4096 240 3320 198400 122.926 55.7489 4018.44 1674.08 5871.37 5871.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 400 6.4e-05 2048 115 960 102400 92.0676 28.2756 313.587 833.024 1267.15 1267.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 0.001024 4096 450 640 13100 2.72365 37.4456 123.265 163.48 163.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.001024 1024 340 520 17300 0.69248 10.2769 26.2133 37.2277 37.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 0.000128 1024 180 520 144000 9.04406 6.8489 104.871 209.45 330.318 330.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 0.000256 2048 180 480 74600 7.05024 79.9601 209.534 296.59 296.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.000512 2048 160 880 31200 3.48032 61.2687 104.768 169.564 169.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 3.2e-05 2048 370 1160 358400 170.475 55.952 1341.08 1665.19 3232.92 3233.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 510 0.000256 2048 200 960 18400 15.6471 7.01286 54.6063 217.351 294.751 294.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 6.4e-05 512 210 200 198400 19.5437 6.64166 35.8071 206.215 268.421 268.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 780 6.4e-05 4096 240 3320 195200 123.075 55.554 2679.52 1667.63 4525.97 4526.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 400 6.4e-05 2048 115 960 96000 92.577 27.967 201.485 825.305 1147.53 1147.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 0.001024 4096 450 640 13000 2.71606 26.3028 122.532 151.595 151.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.001024 1024 340 520 17200 0.692704 7.03846 26.2308 34.0061 34.0608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 0.000128 1024 180 520 144000 9.02518 6.85053 71.4423 209.786 297.205 297.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 0.000256 2048 180 480 74400 7.04912 54.3766 209.471 270.941 270.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.000512 2048 160 880 31000 3.46912 41.9875 104.602 150.101 150.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 3.2e-05 2048 370 1160 345600 171.477 55.465 878.86 1649.89 2755.91 2756.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 510 0.000256 2048 200 960 17600 15.5434 6.96934 36.3715 214.248 273.259 273.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 6.4e-05 512 210 200 192000 20.0078 6.63501 24.1732 206.717 257.752 257.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 780 6.4e-05 4096 240 3320 196800 123.547 55.7645 2415.33 1675.2 4270.01 4270.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 400 6.4e-05 2048 115 960 96000 92.6571 28.0225 175.475 824.792 1121.13 1121.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 0.001024 4096 450 640 12900 2.71443 23.2591 122.475 148.493 148.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.001024 1024 340 520 17100 0.692224 5.91411 26.2043 32.8523 32.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 0.000128 1024 180 520 142800 9.00029 6.83571 61.9404 208.112 285.987 286.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1910 0.000256 2048 180 480 74400 7.05306 46.9541 209.537 263.588 263.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.000512 2048 160 880 30900 3.46726 36.2004 104.498 144.207 144.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 3.2e-05 2048 370 1160 345600 171.43 55.2141 763.332 1650.25 2640.45 2640.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 510 0.000256 2048 200 960 16800 15.6189 6.95466 30.7612 214.326 267.79 267.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 6.4e-05 512 210 200 192000 20.0109 6.64426 21.2075 206.355 254.432 254.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 780 6.4e-05 4096 240 3320 192000 121.958 55.0417 2110.65 1649.86 3937.67 3937.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 400 6.4e-05 2048 115 960 89600 94.2638 28.0982 152.244 825.008 1099.8 1099.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 0.001024 4096 450 640 12800 2.72186 21.213 122.554 146.535 146.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.001024 1024 340 520 16800 0.68432 5.9088 25.9364 32.574 32.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 0.000128 1024 180 520 142400 8.97651 6.89552 57.2607 208.769 282.008 282.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1910 0.000256 2048 180 480 74000 7.09427 43.4729 208.724 259.336 259.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.000512 2048 160 880 30800 3.47341 33.2041 104.495 141.216 141.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 3.2e-05 2048 370 1160 332800 175.328 55.2739 677.78 1648.75 2557.35 2557.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 510 0.000256 2048 200 960 16000 15.6701 6.94886 27.7462 214.749 265.246 265.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 6.4e-05 512 210 200 179200 20.9913 6.6297 18.3094 206.399 252.552 252.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 780 6.4e-05 4096 240 3360 201728 121.502 55.6135 3399.82 1676.88 5254 5254.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 400 6.4e-05 2048 115 960 111616 90.6523 28.3225 487.575 838.629 1445.37 1445.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1160 0.001024 4096 450 672 12864 2.72589 63.2248 124.359 190.356 190.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.001024 1024 340 528 17408 0.698368 8.39878 26.3291 35.4674 35.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1590 0.000128 1024 180 528 145280 8.96051 6.83072 90.3542 209.752 316.002 316.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 0.000256 2048 180 480 74688 7.06851 66.687 209.771 283.572 283.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 830 0.000512 2048 160 912 31008 3.48829 94.4995 104.912 202.943 203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 930 3.2e-05 2048 370 1200 358400 172.015 56.0544 1798.65 1676.74 3703.68 3703.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 510 0.000256 2048 200 960 19712 15.57 7.04061 76.5764 219.602 318.919 319.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 830 6.4e-05 512 210 240 188416 20.7562 6.70522 53.354 209.094 290.118 290.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 780 6.4e-05 4096 240 3360 201728 121.624 55.6098 2172.6 1675.63 4025.64 4025.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 400 6.4e-05 2048 115 960 110592 90.8513 28.31 465.239 835.265 1419.86 1420.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1160 0.001024 4096 450 672 12800 2.72134 62.6936 123.944 189.403 189.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.001024 1024 340 528 17344 0.698368 5.50771 26.2649 32.5135 32.5686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1590 0.000128 1024 180 528 145152 9.00461 6.83264 154.434 209.743 380.119 380.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1910 0.000256 2048 180 480 74624 7.13846 115.477 209.504 332.161 332.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 830 0.000512 2048 160 912 30976 3.49174 94.9286 104.824 203.286 203.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 930 3.2e-05 2048 370 1200 356352 172.234 55.8753 1691.56 1669.91 3589.8 3589.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 510 0.000256 2048 200 960 19456 15.5678 7.01024 71.6776 218.563 312.948 313.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 830 6.4e-05 512 210 240 188416 20.7762 6.70915 52.4342 208.937 289.073 289.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 780 6.4e-05 4096 240 3360 201216 121.506 55.6158 1794.38 1674.45 3646.12 3646.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 400 6.4e-05 2048 115 960 107520 90.9994 28.1704 476.781 833.164 1429.32 1429.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 0.001024 4096 450 672 12768 2.71565 62.3892 123.17 188.318 188.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.001024 1024 340 528 17280 0.69312 4.6209 26.243 31.6008 31.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1590 0.000128 1024 180 528 144768 8.97162 6.82422 154.802 209.496 380.196 380.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1910 0.000256 2048 180 480 74592 7.04976 114.997 209.676 331.77 331.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 0.000512 2048 160 912 30912 3.4816 93.8271 104.831 202.186 202.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 930 3.2e-05 2048 370 1200 350208 172.551 55.8334 1625.21 1666.67 3520.49 3520.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 510 0.000256 2048 200 960 19200 15.5094 6.99187 82.7841 216.702 322.12 322.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 6.4e-05 512 210 240 184320 20.5974 6.61709 52.6002 206.388 286.414 286.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 780 6.4e-05 4096 240 3360 201600 122.019 55.7159 3283.41 1676.91 5138.22 5138.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 400 6.4e-05 2048 115 960 111360 90.9357 28.3868 275.736 838.624 1233.87 1234.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1160 0.001024 4096 450 672 12880 2.72317 53.601 123.874 180.242 180.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.001024 1024 340 528 17400 0.701248 8.31898 26.3256 35.3901 35.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1590 0.000128 1024 180 528 145280 9.01318 6.8456 85.7543 209.762 311.474 311.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 0.000256 2048 180 480 74680 7.09837 63.1854 209.764 280.09 280.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.000512 2048 160 912 31000 3.49091 50.1283 104.908 158.57 158.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 3.2e-05 2048 370 1200 358400 172.303 56.2355 1107.89 1676.74 3013.38 3013.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 510 0.000256 2048 200 960 19520 15.6266 7.05197 47.2667 221.69 291.781 291.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 830 6.4e-05 512 210 240 189440 20.8895 6.72666 49.1322 209.785 286.746 286.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 780 6.4e-05 4096 240 3360 200960 121.918 55.6974 2138.25 1675.8 3991.84 3991.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 400 6.4e-05 2048 115 960 110080 91.1221 28.3996 434.146 837.978 1391.83 1391.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1160 0.001024 4096 450 672 12800 2.72093 52.4816 123.694 178.939 178.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.001024 1024 340 528 17360 0.70656 5.55747 26.3065 32.613 32.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1590 0.000128 1024 180 528 145280 8.98496 6.83744 58.1058 209.65 283.675 283.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 0.000256 2048 180 480 74640 7.05488 41.8509 209.603 258.551 258.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 830 0.000512 2048 160 912 30960 3.49347 85.4057 104.83 193.772 193.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 930 3.2e-05 2048 370 1200 358400 171.965 56.0845 726.57 1677.21 2632.05 2632.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 510 0.000256 2048 200 960 18560 15.5166 7.07389 30.9304 218.815 272.466 272.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 830 6.4e-05 512 210 240 189440 20.8564 6.72269 47.5356 209.654 284.986 285.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 780 6.4e-05 4096 240 3360 199680 122.099 55.6298 1737.75 1669 3584.65 3584.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 400 6.4e-05 2048 115 960 107520 91.6051 28.3507 421.759 834.677 1376.59 1376.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1160 0.001024 4096 450 672 12720 2.71187 52.4097 123.114 178.279 178.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.001024 1024 340 528 17280 0.700416 4.62006 26.257 31.6192 31.6753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1590 0.000128 1024 180 528 144960 8.99066 6.84646 49.1694 209.471 274.578 274.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 0.000256 2048 180 480 74520 7.12301 34.4709 209.367 251.002 251.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 830 0.000512 2048 160 912 30840 3.46989 87.298 104.605 195.417 195.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 930 3.2e-05 2048 370 1200 353280 172.892 55.9727 1542.07 1668.67 3439.82 3439.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 510 0.000256 2048 200 960 19200 15.6704 7.02477 66.2311 220.244 309.301 309.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 830 6.4e-05 512 210 240 184320 20.706 6.63562 47.2767 206.217 281.053 281.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 780 6.4e-05 4096 240 3360 201216 121.723 55.6742 4533.12 1674.22 6384.91 6385.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 400 6.4e-05 2048 115 960 110592 90.8495 28.3321 381.093 837.298 1337.76 1337.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 0.001024 4096 450 672 12864 2.72509 42.955 124.754 170.479 170.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.001024 1024 340 528 17376 0.692576 11.5118 26.3062 38.5522 38.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 0.000128 1024 180 528 145152 8.96477 6.84096 117.702 209.687 343.295 343.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 0.000256 2048 180 480 74640 7.05456 88.3093 209.691 305.096 305.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.000512 2048 160 912 31008 3.48979 69.6871 104.954 178.171 178.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 3.2e-05 2048 370 1200 356352 172.032 56.023 1537.67 1675.87 3441.81 3441.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 510 0.000256 2048 200 960 19584 15.5371 7.03078 64.0538 221.099 307.851 307.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 6.4e-05 512 210 240 187392 20.706 6.68262 39.5658 208.418 275.584 275.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 780 6.4e-05 4096 240 3360 201216 121.501 55.5909 2858.36 1673.02 4708.64 4708.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 400 6.4e-05 2048 115 960 107520 90.836 28.1905 233.937 832.467 1185.61 1185.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 0.001024 4096 450 672 12768 2.71014 27.0015 123.019 152.775 152.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.001024 1024 340 528 17280 0.690176 7.31853 26.2206 34.272 34.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1590 0.000128 1024 180 528 144768 8.96397 6.83229 78.7078 209.315 303.919 304.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 0.000256 2048 180 480 74592 7.06755 55.8974 209.511 272.516 272.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.000512 2048 160 912 30912 3.4816 43.7871 104.737 152.049 152.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 3.2e-05 2048 370 1200 350208 171.962 56.035 947.141 1664.48 2839.83 2839.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 510 0.000256 2048 200 960 19200 15.4631 6.98982 40.1096 219.354 282.045 282.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 6.4e-05 512 210 240 184320 20.5597 6.61498 65.3867 206.205 298.982 299.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 780 6.4e-05 4096 240 3360 200448 121.555 55.586 2300.77 1670.55 4148.64 4148.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 400 6.4e-05 2048 115 960 105984 90.7768 28.0269 186.605 829.174 1134.77 1134.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1160 0.001024 4096 450 672 12672 2.71744 80.8622 123.556 207.179 207.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.001024 1024 340 528 17280 0.69632 5.91856 26.3005 32.9565 33.0121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1590 0.000128 1024 180 528 145152 8.99101 6.84442 65.6849 209.813 291.432 291.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 0.000256 2048 180 480 74448 7.04784 45.2009 209.419 261.712 261.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.000512 2048 160 912 30816 3.47315 35.3738 104.694 143.584 143.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 3.2e-05 2048 370 1200 350208 171.069 55.4174 764.397 1657.76 2648.87 2649.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 510 0.000256 2048 200 960 18432 15.4617 6.96474 34.4683 211.794 268.829 268.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 830 6.4e-05 512 210 240 175104 20.966 6.58246 64.6748 204.362 296.795 296.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 780 6.4e-05 4096 240 3360 199680 121.311 55.3719 1937.03 1665.12 3779.01 3779.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 400 6.4e-05 2048 115 960 104448 90.5965 27.9144 535.618 824.404 1478.72 1478.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1160 0.001024 4096 450 672 12672 2.7105 80.7677 122.334 205.855 205.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.001024 1024 340 528 17088 0.690176 5.00326 26.0843 31.8212 31.8802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1590 0.000128 1024 180 528 144384 8.97802 6.82803 56.4353 209.42 281.76 281.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 0.000256 2048 180 480 74496 7.04717 38.3463 209.481 254.923 254.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 830 0.000512 2048 160 912 30720 3.47056 117.882 104.467 225.86 225.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 930 3.2e-05 2048 370 1200 344064 171.362 55.2206 636.749 1649.68 2513.23 2513.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 510 0.000256 2048 200 960 18432 15.3941 7.12842 30.4257 212.916 265.989 266.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 830 6.4e-05 512 210 240 184320 20.5694 6.61533 64.3227 206.256 297.979 298.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 780 6.4e-05 4096 240 3360 200704 122.119 55.7164 4182.57 1674.58 6035.16 6035.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 400 6.4e-05 2048 115 960 111104 91.0417 28.3724 356.31 837.449 1313.36 1313.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 0.001024 4096 450 672 12824 2.72326 39.844 124.726 167.337 167.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.001024 1024 340 528 17360 0.696224 10.7668 26.295 37.8019 37.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 0.000128 1024 180 528 145152 9.01251 6.84419 109.903 209.76 335.618 335.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 0.000256 2048 180 480 74648 7.07584 82.3737 209.744 299.234 299.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.000512 2048 160 912 30968 3.48048 64.8975 104.882 173.307 173.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 3.2e-05 2048 370 1200 354816 172.795 56.0322 1417.75 1676.01 3322.81 3322.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 510 0.000256 2048 200 960 19264 15.6303 7.04736 59.0911 220.077 301.974 302.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 6.4e-05 512 210 240 186368 21.0041 6.72973 36.869 209.472 274.291 274.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 780 6.4e-05 4096 240 3360 200704 121.796 55.6678 2642.31 1674.35 4494.3 4494.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 400 6.4e-05 2048 115 960 111104 90.7571 28.3382 226.788 837.249 1183.32 1183.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 0.001024 4096 450 672 12768 2.71811 25.3891 123.515 151.666 151.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.001024 1024 340 528 17248 0.690176 6.65888 26.2123 33.6044 33.6607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 0.000128 1024 180 528 144704 8.97024 6.836 69.0967 209.49 294.491 294.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 0.000256 2048 180 480 74592 7.05139 52.0786 209.697 268.871 268.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.000512 2048 160 912 30912 3.48387 41.5231 104.851 149.901 149.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 3.2e-05 2048 370 1200 351232 173.575 55.9698 887.059 1675.05 2791.87 2792.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 510 0.000256 2048 200 960 18816 15.6244 7.04925 36.9061 209.664 269.372 269.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 6.4e-05 512 210 240 179200 21.0811 6.64781 23.6879 207.056 258.688 258.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 780 6.4e-05 4096 240 3360 198912 122.761 55.7425 2165.36 1674.85 4018.88 4019.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 400 6.4e-05 2048 115 960 107520 91.4118 28.4059 181.336 837.938 1139.28 1139.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 0.001024 4096 450 672 12600 2.70646 20.9344 123.023 146.705 146.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.001024 1024 340 528 17136 0.692256 5.56845 26.1399 32.4431 32.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1590 0.000128 1024 180 528 144480 9.00893 6.84659 62.1081 209.589 287.652 287.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 0.000256 2048 180 480 74424 7.04246 43.2006 209.421 259.707 259.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.000512 2048 160 912 30744 3.4792 34.1401 104.573 142.237 142.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 3.2e-05 2048 370 1200 354816 172.675 56.0245 739.217 1674.37 2642.51 2642.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 510 0.000256 2048 200 960 18816 15.6726 7.09613 30.2067 218.364 271.464 271.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 6.4e-05 512 210 240 182784 21.2984 6.72672 61.3705 209.823 299.433 299.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 780 6.4e-05 4096 240 3360 200704 121.58 55.6164 1967.94 1675.3 3820.61 3820.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 400 6.4e-05 2048 115 960 107520 90.1424 28.0191 163.718 828.119 1110.19 1110.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1160 0.001024 4096 450 672 12544 2.69926 70.5308 123.194 196.468 196.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.001024 1024 340 528 17024 0.689664 5.1241 26.0696 31.9266 31.9836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1590 0.000128 1024 180 528 144256 8.96618 6.83254 56.791 209.681 282.374 282.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 0.000256 2048 180 480 74368 7.10042 38.7528 209.446 255.341 255.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.000512 2048 160 912 30688 3.46691 31.0292 104.579 139.119 139.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 3.2e-05 2048 370 1200 344064 172.251 55.3849 647.364 1655.41 2530.64 2530.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 510 0.000256 2048 200 960 17920 15.4979 7.07981 29.2918 211.214 263.233 263.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 830 6.4e-05 512 210 240 172032 20.8425 6.56467 55.0752 202.368 285.063 285.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 780 6.4e-05 4096 240 3360 201728 121.583 55.6208 4080.67 1677.2 5935.26 5935.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 400 6.4e-05 2048 115 960 110592 90.5464 28.3257 343.528 836.02 1298.62 1298.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 0.001024 4096 450 672 12800 2.71558 38.6561 123.415 164.831 164.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.001024 1024 340 528 17344 0.696608 10.2154 26.2853 37.2394 37.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 0.000128 1024 180 528 145152 8.9801 6.83456 105.614 209.82 331.353 331.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 0.000256 2048 180 480 74624 7.05062 79.6079 209.699 296.402 296.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.000512 2048 160 912 30976 3.49434 63.0124 104.922 171.472 171.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 3.2e-05 2048 370 1200 356352 171.834 55.8372 1380.74 1671.49 3280.14 3280.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 510 0.000256 2048 200 960 19456 15.4943 7.04096 58.0369 216.371 297.072 297.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 6.4e-05 512 210 240 188416 20.7413 6.70979 36.9356 209.128 273.73 273.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 780 6.4e-05 4096 240 3360 200704 121.545 55.5614 2620.29 1670.22 4467.8 4467.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 400 6.4e-05 2048 115 960 110592 90.5819 28.283 223.498 835.187 1177.74 1177.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 0.001024 4096 450 672 12672 2.71101 25.0938 124.566 152.413 152.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.001024 1024 340 528 17280 0.693536 6.62374 26.2551 33.6137 33.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 0.000128 1024 180 528 144384 8.95715 6.83418 67.9482 208.988 292.825 292.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 0.000256 2048 180 480 74496 7.048 51.7796 209.295 268.168 268.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.000512 2048 160 912 30848 3.48128 40.9313 104.633 149.089 149.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 3.2e-05 2048 370 1200 352256 172.811 55.9718 881.42 1669.83 2780.25 2780.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 510 0.000256 2048 200 960 19456 15.5282 7.02259 37.85 218.375 278.902 279.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 6.4e-05 512 210 240 188416 20.7297 6.71002 23.9702 208.943 260.566 260.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 780 6.4e-05 4096 240 3360 199680 121.319 55.4023 2187.53 1666.89 4031.31 4031.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 400 6.4e-05 2048 115 960 104448 90.5162 27.9777 177.305 825.287 1121.27 1121.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 0.001024 4096 450 672 12672 2.71722 21.1169 123.476 147.353 147.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.001024 1024 340 528 17088 0.692128 5.62986 26.1132 32.4763 32.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 0.000128 1024 180 528 144384 8.98006 6.83392 57.6016 209.644 283.159 283.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 0.000256 2048 180 480 74496 7.10214 43.9726 210.411 261.529 261.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.000512 2048 160 912 30720 3.46944 34.3121 104.579 142.402 142.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 3.2e-05 2048 370 1200 344064 171.43 55.0625 722.384 1649.85 2598.94 2599.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 510 0.000256 2048 200 960 18432 15.3952 6.93709 30.8548 214.191 267.508 267.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 6.4e-05 512 210 240 184320 20.5698 6.61757 20.012 206.466 253.883 254.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 780 6.4e-05 4096 240 3360 200704 121.532 55.5656 1943.43 1672.59 3793.3 3793.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 400 6.4e-05 2048 115 960 106496 91.2932 28.3071 160.235 836.358 1116.38 1116.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 0.001024 4096 450 672 12544 2.7095 19.3177 122.991 145.063 145.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.001024 1024 340 528 17152 0.69376 4.8425 26.2818 31.8604 31.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1590 0.000128 1024 180 528 144384 8.97638 6.83837 54.5464 209.368 279.829 279.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1910 0.000256 2048 180 480 74240 7.03661 38.307 209.172 254.558 254.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.000512 2048 160 912 30720 3.47914 30.429 104.741 138.691 138.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 3.2e-05 2048 370 1200 344064 175.325 56.0092 635.95 1672.97 2540.48 2540.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 510 0.000256 2048 200 960 18432 15.6548 7.05018 28.2472 218.905 269.985 270.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 6.4e-05 512 210 240 180224 21.3752 6.71258 17.2357 209.245 254.783 254.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 780 6.4e-05 4096 240 3360 201600 121.911 55.7261 4056.76 1674.98 5909.55 5909.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 400 6.4e-05 2048 115 960 110592 90.847 28.3384 335.48 834.578 1289.43 1289.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 0.001024 4096 450 672 12816 2.72131 37.5602 123.41 163.733 163.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.001024 1024 340 528 17352 0.69536 10.1138 26.2814 37.132 37.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 0.000128 1024 180 528 145152 8.99139 6.84294 102.406 209.549 327.89 327.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 0.000256 2048 180 480 74592 7.05584 77.6161 209.442 294.158 294.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.000512 2048 160 912 30960 3.4873 61.3209 104.802 169.653 169.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 3.2e-05 2048 370 1200 354816 172.161 56.0105 1345.91 1668.57 3242.87 3243.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 510 0.000256 2048 200 960 19008 15.5869 7.02784 55.2563 219.064 297.064 297.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 6.4e-05 512 210 240 184320 20.8018 6.66413 35.179 207.225 270.086 270.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 780 6.4e-05 4096 240 3360 200448 121.568 55.5889 2780.13 1670.77 4628.24 4628.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 400 6.4e-05 2048 115 960 105984 90.8027 28.0387 223.525 829.284 1171.84 1171.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 0.001024 4096 450 672 12672 2.71395 26.665 123.562 152.985 153.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 0.001024 1024 340 528 17280 0.692224 7.09587 26.3048 34.1333 34.1914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 0.000128 1024 180 528 145152 8.99664 6.83904 71.5654 211.263 298.769 298.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 0.000256 2048 180 480 74448 7.03866 54.3416 209.451 270.877 270.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.000512 2048 160 912 30816 3.47136 42.4346 104.707 150.656 150.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 3.2e-05 2048 370 1200 350208 171.197 55.4518 919.281 1657.98 2804.13 2804.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 510 0.000256 2048 200 960 18432 15.4606 6.96115 38.2582 214.763 275.572 275.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 6.4e-05 512 210 240 175104 20.9538 6.57648 23.3124 207.102 258.158 258.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 780 6.4e-05 4096 240 3360 200448 121.918 55.6686 2351.21 1671.14 4200.11 4200.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 400 6.4e-05 2048 115 960 110592 90.9035 28.3803 198.325 835.633 1153.43 1153.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 0.001024 4096 450 672 12528 2.6991 21.6634 122.628 147.034 147.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.001024 1024 340 528 17064 0.692 5.90179 26.1105 32.746 32.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 0.000128 1024 180 528 144288 8.98704 7.06035 60.2903 209.157 285.595 285.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 0.000256 2048 180 480 74304 7.04102 45.8035 209.248 262.135 262.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.000512 2048 160 912 30672 3.46112 35.9854 105.269 144.757 144.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 3.2e-05 2048 370 1200 345600 174.945 55.9821 769.564 1670.52 2671.23 2671.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 510 0.000256 2048 200 960 19008 15.6361 7.0351 33.5914 217.588 273.975 274.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 6.4e-05 512 210 240 179712 20.668 6.58352 20.7508 204.431 252.643 252.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 780 6.4e-05 4096 240 3360 198144 120.961 55.1791 2332.52 1657.85 4166.69 4166.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 400 6.4e-05 2048 115 960 101376 90.1256 27.6582 184.234 816.644 1118.85 1119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 0.001024 4096 450 672 12384 2.69107 21.6483 120.663 145.045 145.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.001024 1024 340 528 16992 0.694528 6.0288 26.0895 32.856 32.9093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 0.000128 1024 180 528 144000 8.95389 6.85978 60.5452 209.093 285.551 285.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1910 0.000256 2048 180 480 74304 7.08608 46.3012 209.282 262.711 262.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.000512 2048 160 912 30528 3.46534 36.2598 104.237 144.006 144.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 3.2e-05 2048 370 1200 331776 172.458 54.6816 741.532 1633.68 2602.56 2602.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 510 0.000256 2048 200 960 16128 15.456 6.89184 28.8634 211.938 263.278 263.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 6.4e-05 512 210 240 165888 20.5953 6.54029 19.2796 198.128 244.76 244.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 780 6.4e-05 4096 240 3360 200960 121.883 55.6851 4004.83 1677.27 5859.85 5860
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 400 6.4e-05 2048 115 960 110080 90.9552 28.3421 329.716 838.883 1288.08 1288.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 0.001024 4096 450 672 12800 2.72077 37.0732 123.733 163.568 163.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.001024 1024 340 528 17360 0.694272 10.0905 26.3254 37.1524 37.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 0.000128 1024 180 528 145280 8.98861 6.84144 100.871 209.84 326.64 326.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 0.000256 2048 180 480 74640 7.06992 76.9253 209.789 293.828 293.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.000512 2048 160 912 30960 3.49219 60.6127 104.92 169.068 169.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 3.2e-05 2048 370 1200 358400 171.928 56.0698 1339.51 1677.03 3244.76 3244.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 510 0.000256 2048 200 960 18560 15.5135 6.99133 53.1476 217.961 293.743 293.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 6.4e-05 512 210 240 189440 20.8075 6.72534 35.4803 209.825 273.059 273.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 780 6.4e-05 4096 240 3360 199680 122.209 55.6087 2818.37 1677.7 4674.07 4674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 400 6.4e-05 2048 115 960 107520 91.2392 28.335 231.032 839.028 1189.83 1189.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 0.001024 4096 450 672 12640 2.70387 27.1114 123.231 153.093 153.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.001024 1024 340 528 17280 0.692224 7.22813 26.326 34.2896 34.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 0.000128 1024 180 528 144640 8.93718 6.82243 72.5368 209.084 297.483 297.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 0.000256 2048 180 480 74560 7.05744 55.1864 210.403 272.688 272.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.000512 2048 160 912 30880 3.48528 43.1656 104.92 151.614 151.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 3.2e-05 2048 370 1200 358400 171.714 55.9802 961.648 1677.23 2866.8 2866.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 510 0.000256 2048 200 960 17920 15.4314 6.95706 37.1997 216.495 276.212 276.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 6.4e-05 512 210 240 184320 20.5704 6.61651 24.9254 206.45 258.78 258.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 780 6.4e-05 4096 240 3360 199680 121.758 55.6232 2329.11 1671.08 4177.75 4177.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 400 6.4e-05 2048 115 960 99840 91.6456 27.9601 178.349 825.306 1123.45 1123.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 0.001024 4096 450 672 12480 2.69411 21.7846 121.645 146.166 146.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.001024 1024 340 528 17040 0.688896 6.00842 26.1101 32.8489 32.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 0.000128 1024 180 528 144000 8.96659 6.84141 60.047 209.166 285.122 285.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 0.000256 2048 180 480 74400 7.05334 45.6664 209.548 262.313 262.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.000512 2048 160 912 30720 3.46998 35.7112 104.697 143.922 143.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 3.2e-05 2048 370 1200 337920 173.4 55.2523 747.537 1649.81 2626.22 2626.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 510 0.000256 2048 200 960 17280 15.5405 6.95501 31.5554 213.24 267.421 267.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 6.4e-05 512 210 240 184320 20.5914 6.63197 20.9027 206.483 254.826 254.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 780 6.4e-05 4096 240 3360 194560 121.323 54.9729 2113.24 1649.52 3939.23 3939.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 400 6.4e-05 2048 115 960 102400 90.9463 27.9798 172.522 824.827 1116.46 1116.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 0.001024 4096 450 672 12480 2.70589 21.7502 122.022 146.521 146.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.001024 1024 340 528 16960 0.691968 5.5951 26.0868 32.4166 32.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 0.000128 1024 180 528 143360 8.92371 6.81894 56.2958 208.239 280.38 280.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1910 0.000256 2048 180 480 74240 7.05536 43.2272 209.156 259.482 259.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.000512 2048 160 912 30720 3.49005 33.4053 104.833 141.772 141.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 930 3.2e-05 2048 370 1200 348160 170.426 55.083 719.763 1650.54 2596.03 2596.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 510 0.000256 2048 200 960 17920 15.4517 6.94272 29.8909 211.22 263.636 263.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 6.4e-05 512 210 240 184320 20.5974 6.61802 19.7976 206.359 253.588 253.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 780 6.4e-05 4096 240 3350 201216 121.625 55.6236 3535.82 1676.49 5389.74 5389.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 400 6.4e-05 2048 115 1000 105472 92.053 28.316 478.064 838.422 1437.05 1437.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1160 0.001024 4096 450 650 13088 2.72659 59.2295 125.506 187.506 187.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.001024 1024 340 550 17312 0.704288 9.33478 26.3124 36.3957 36.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1590 0.000128 1024 180 500 145152 8.96326 6.84442 90.7132 209.79 316.414 316.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1910 0.000256 2048 180 500 74560 7.07389 72.583 209.758 289.459 289.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 830 0.000512 2048 160 900 31104 3.47955 98.0053 104.864 206.394 206.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 930 3.2e-05 2048 370 1200 350208 174.649 56.0579 1769.68 1676.39 3677.01 3677.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 510 0.000256 2048 200 1000 17920 15.7644 7.05946 72.7972 219.513 315.264 315.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 830 6.4e-05 512 210 200 188416 20.7396 6.71741 47.2379 209.046 283.96 284.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 780 6.4e-05 4096 240 3350 200704 121.917 55.6114 2235.2 1676.98 4089.88 4090.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 400 6.4e-05 2048 115 1000 104448 91.9228 28.2849 454.552 835.947 1410.89 1411.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1160 0.001024 4096 450 650 13056 2.71974 58.4872 124.697 185.946 186.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.001024 1024 340 550 17280 0.702464 5.96173 26.3177 33.025 33.0832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1590 0.000128 1024 180 500 145152 9.01779 6.83402 151.527 209.784 377.265 377.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1910 0.000256 2048 180 500 74496 7.05107 130.103 209.712 346.908 346.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 830 0.000512 2048 160 900 31040 3.47613 97.5032 104.802 205.827 205.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 930 3.2e-05 2048 370 1200 348160 174.842 55.9022 1658.37 1671.29 3560.62 3560.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 510 0.000256 2048 200 1000 17408 15.76 7.01373 66.7684 218.664 308.339 308.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 830 6.4e-05 512 210 200 188416 20.7976 6.7072 46.7054 209.111 283.544 283.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 780 6.4e-05 4096 240 3350 199680 121.856 55.608 1818.88 1674.66 3671.18 3671.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 400 6.4e-05 2048 115 1000 101376 92.1921 28.1885 463.175 833.272 1417.02 1417.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 0.001024 4096 450 650 12960 2.7137 57.9627 123.043 183.763 183.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.001024 1024 340 550 17184 0.700352 4.89498 26.2318 31.8734 31.9301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1590 0.000128 1024 180 500 144768 8.98342 6.8359 151.858 209.519 377.297 377.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1910 0.000256 2048 180 500 74496 7.08867 129.845 209.822 346.8 346.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 0.000512 2048 160 900 31008 3.47402 97.163 104.819 205.502 205.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 930 3.2e-05 2048 370 1200 344064 174.743 55.7517 1607.27 1666.26 3504.25 3504.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 510 0.000256 2048 200 1000 16896 15.7263 6.99187 74.2909 217.745 314.887 315.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 6.4e-05 512 210 200 184320 20.5917 6.61958 46.578 206.412 280.418 280.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 780 6.4e-05 4096 240 3350 201600 122.034 55.7281 3288.73 1675.49 5142.16 5142.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 400 6.4e-05 2048 115 1000 104960 92.1765 28.3812 265.194 838.267 1224.21 1224.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1160 0.001024 4096 450 650 13080 2.72179 52.9106 123.757 179.431 179.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.001024 1024 340 550 17320 0.700928 8.69376 26.3155 35.7546 35.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1590 0.000128 1024 180 500 145120 9.02458 6.84154 83.0921 209.586 308.641 308.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 0.000256 2048 180 500 74520 7.06371 66.2112 209.737 283.055 283.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.000512 2048 160 900 31120 3.47802 49.9012 104.862 158.285 158.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 3.2e-05 2048 370 1200 350720 174.586 56.1928 1076.98 1675.35 2983.33 2983.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 510 0.000256 2048 200 1000 17920 15.7727 7.05021 44.6501 219.399 287.017 287.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 830 6.4e-05 512 210 200 189440 20.8679 6.72973 42.4436 209.745 279.999 280.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 780 6.4e-05 4096 240 3350 200960 121.886 55.6762 2102.13 1675.54 3955.41 3955.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 400 6.4e-05 2048 115 1000 104960 92.1889 28.4752 416.286 837.842 1374.99 1375.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1160 0.001024 4096 450 650 13040 2.71546 52.5579 123.824 179.142 179.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.001024 1024 340 550 17280 0.698528 5.5849 26.3171 32.6439 32.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1590 0.000128 1024 180 500 144960 8.99171 6.83834 55.5708 209.619 281.119 281.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 0.000256 2048 180 500 74480 7.05802 42.7282 209.515 259.345 259.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 830 0.000512 2048 160 900 31040 3.47072 86.0024 104.744 194.262 194.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 930 3.2e-05 2048 370 1200 348160 175.128 56.1411 687.542 1675.28 2594.31 2594.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 510 0.000256 2048 200 1000 17280 15.6535 6.99187 29.4908 217.731 269.998 270.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 830 6.4e-05 512 210 200 189440 20.8462 6.724 41.32 209.697 278.806 278.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 780 6.4e-05 4096 240 3350 199680 122.115 55.6421 1744.25 1669.26 3591.44 3591.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 400 6.4e-05 2048 115 1000 103680 92.4897 28.3725 410.265 835.024 1366.35 1366.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1160 0.001024 4096 450 650 12960 2.71667 51.9967 123.258 178.013 178.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.001024 1024 340 550 17160 0.698368 4.81158 26.2107 31.7649 31.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1590 0.000128 1024 180 500 144960 9.01011 6.85882 47.7518 209.499 273.218 273.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1910 0.000256 2048 180 500 74400 7.05827 36.1124 209.455 252.669 252.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 830 0.000512 2048 160 900 30960 3.46522 82.602 104.664 190.773 190.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 930 3.2e-05 2048 370 1200 345600 175.529 56.0583 1485.84 1669.75 3387.4 3387.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 510 0.000256 2048 200 1000 17280 15.87 7.0287 60.9243 219.224 303.179 303.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 830 6.4e-05 512 210 200 184320 20.6607 6.63094 41.0345 206.254 274.798 274.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 780 6.4e-05 4096 240 3350 199680 122.26 55.6055 1504.95 1677.53 3360.52 3360.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 400 6.4e-05 2048 115 1000 102400 92.6709 28.4199 395.976 838.833 1356.09 1356.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1160 0.001024 4096 450 650 12960 2.71811 52.4512 123.812 179.023 179.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.001024 1024 340 550 17120 0.69632 4.17453 26.2289 31.1424 31.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1590 0.000128 1024 180 500 144000 8.95738 6.82794 134.98 209.059 359.927 360.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1910 0.000256 2048 180 500 74400 7.04979 115.03 209.712 331.837 331.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 830 0.000512 2048 160 900 30880 3.47101 85.0924 104.634 193.242 193.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 930 3.2e-05 2048 370 1200 348160 175.552 56.1021 1455.27 1678.71 3365.85 3366.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 510 0.000256 2048 200 1000 16640 15.6226 6.93248 55.8688 214.647 293.199 293.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 830 6.4e-05 512 210 200 184320 20.6122 6.63347 40.8268 206.428 274.719 274.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 780 6.4e-05 4096 240 3350 200448 121.858 55.6585 4436.26 1672.78 6286.73 6286.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 400 6.4e-05 2048 115 1000 104448 92.0763 28.3397 358.263 838.262 1317.13 1317.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 0.001024 4096 450 650 13056 2.72179 40.7755 123.49 167.031 167.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.001024 1024 340 550 17280 0.692448 11.7658 26.2683 38.7684 38.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 0.000128 1024 180 500 145152 8.97827 6.84237 111.54 209.508 336.971 337.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 0.000256 2048 180 500 74544 7.10378 90.4663 209.621 307.234 307.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.000512 2048 160 900 31104 3.49146 67.8277 104.839 176.202 176.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 3.2e-05 2048 370 1200 350208 173.933 56.0008 1467.02 1672.6 3369.77 3369.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 510 0.000256 2048 200 1000 17664 15.7177 7.0393 58.8309 219.861 301.578 301.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 6.4e-05 512 210 200 187392 20.7064 6.68611 34.4849 208.238 270.325 270.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 780 6.4e-05 4096 240 3350 199680 121.867 55.6046 2754.64 1674.3 4606.58 4606.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 400 6.4e-05 2048 115 1000 101376 92.002 28.2234 217.738 833.656 1171.81 1171.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 0.001024 4096 450 650 12960 2.70899 25.5439 122.962 151.259 151.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.001024 1024 340 550 17184 0.691072 7.19872 26.2206 34.153 34.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1590 0.000128 1024 180 500 144768 8.96538 6.83866 74.298 209.477 299.682 299.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 0.000256 2048 180 500 74496 7.0752 56.762 209.787 273.669 273.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.000512 2048 160 900 31008 3.47405 42.4263 104.792 150.735 150.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 3.2e-05 2048 370 1200 344064 174.227 55.6616 895.752 1665.75 2791.6 2791.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 510 0.000256 2048 200 1000 16896 15.6873 6.9991 35.2336 217.368 275.418 275.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 6.4e-05 512 210 200 184320 20.5641 6.62019 55.2835 206.367 289.049 289.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 780 6.4e-05 4096 240 3350 198144 122.275 55.5793 2233.25 1669.18 4080.45 4080.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 400 6.4e-05 2048 115 1000 101376 91.7495 28.1191 178.412 828.48 1126.95 1127.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1160 0.001024 4096 450 650 12960 2.7201 76.8274 122.795 202.389 202.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.001024 1024 340 550 17136 0.694272 6.07994 26.2008 33.0179 33.0732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1590 0.000128 1024 180 500 145152 8.98019 6.84624 62.5466 209.639 288.111 288.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 0.000256 2048 180 500 74448 7.0583 46.5325 210.244 263.879 263.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.000512 2048 160 900 30960 3.4729 34.4734 104.71 142.698 142.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 3.2e-05 2048 370 1200 340992 173.887 55.4188 724.774 1656.38 2610.67 2610.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 510 0.000256 2048 200 1000 16128 15.6837 6.96451 29.9671 212.439 265.195 265.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 830 6.4e-05 512 210 200 175104 20.9741 6.57846 55.0023 204.187 286.952 287.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 780 6.4e-05 4096 240 3350 196608 122.123 55.3723 1883.68 1666.72 3728.07 3728.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 400 6.4e-05 2048 115 1000 98304 91.7561 28.0121 508.759 825.182 1453.9 1454.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1160 0.001024 4096 450 650 12864 2.71651 76.5215 122.307 201.591 201.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.001024 1024 340 550 17088 0.692224 5.1537 26.227 32.1167 32.1733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1590 0.000128 1024 180 500 144384 8.97597 6.83213 54.0884 209.621 279.622 279.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 0.000256 2048 180 500 74304 7.05533 39.1237 209.541 255.763 255.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 830 0.000512 2048 160 900 30912 3.47133 120.871 104.802 229.189 229.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 930 3.2e-05 2048 370 1200 331776 175.652 55.0956 600.765 1649.68 2481.41 2481.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 510 0.000256 2048 200 1000 15360 15.6551 6.99357 25.716 214.161 262.655 262.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 830 6.4e-05 512 210 200 184320 20.575 6.61709 54.2586 206.45 288.122 288.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 780 6.4e-05 4096 240 3350 200704 122.149 55.7132 4088.11 1674.42 5940.57 5940.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 400 6.4e-05 2048 115 1000 103936 92.2126 28.3873 329.943 837.397 1288.13 1288.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 0.001024 4096 450 650 13048 2.72646 37.8932 123.585 164.25 164.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.001024 1024 340 550 17304 0.694272 10.7335 26.3355 37.8051 37.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 0.000128 1024 180 500 145152 9.00922 6.8407 103.721 209.763 329.436 329.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 0.000256 2048 180 500 74536 7.0664 83.2674 209.821 300.198 300.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.000512 2048 160 900 31080 3.47488 62.5295 104.897 170.945 171.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 3.2e-05 2048 370 1200 347648 175.08 56.0617 1344.43 1674.46 3250.25 3250.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 510 0.000256 2048 200 1000 17472 15.7808 7.04102 53.8287 223.342 300.124 300.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 6.4e-05 512 210 200 186368 21.0024 6.73142 32.0448 209.47 269.463 269.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 780 6.4e-05 4096 240 3350 200704 121.787 55.6705 2587.94 1674.54 4440.11 4440.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 400 6.4e-05 2048 115 1000 103936 92.0562 28.3623 211.096 837.34 1169.04 1169.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 0.001024 4096 450 650 12992 2.71776 24.7808 123.57 151.113 151.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.001024 1024 340 550 17248 0.692224 6.80624 26.3317 33.874 33.9289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 0.000128 1024 180 500 144704 8.97414 6.83232 65.4979 209.51 290.912 291.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 0.000256 2048 180 500 74480 7.07382 53.0616 209.801 269.977 270.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.000512 2048 160 900 31024 3.48122 40.0862 104.886 148.495 148.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 3.2e-05 2048 370 1200 344064 175.923 55.9964 843.444 1674.19 2749.77 2749.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 510 0.000256 2048 200 1000 17024 15.7696 7.1328 33.8736 218.162 275.07 275.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 6.4e-05 512 210 200 179200 21.0978 6.64406 20.7127 207.08 255.744 255.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 780 6.4e-05 4096 240 3350 198912 122.73 55.7501 2114.97 1674.83 3968.45 3968.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 400 6.4e-05 2048 115 1000 102144 92.768 28.3646 171.794 837.497 1130.61 1130.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 0.001024 4096 450 650 12936 2.7231 20.1011 123.657 146.522 146.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.001024 1024 340 550 17136 0.691104 5.6728 26.2585 32.6662 32.7218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1590 0.000128 1024 180 500 144480 8.99955 6.83891 59.0591 209.589 284.586 284.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 0.000256 2048 180 500 74424 7.07082 44.1591 209.805 261.075 261.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.000512 2048 160 900 30912 3.47187 33.0373 104.736 141.287 141.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 3.2e-05 2048 370 1200 344064 176.13 56.0468 694.161 1675 2601.55 2601.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 510 0.000256 2048 200 1000 17472 15.7942 7.05542 28.7398 219.379 271.096 271.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 6.4e-05 512 210 200 182784 21.2948 6.73222 16.91 209.522 254.675 254.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 780 6.4e-05 4096 240 3350 200704 121.552 55.6154 1919.89 1675.13 3772.37 3772.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 400 6.4e-05 2048 115 1000 100352 91.6351 27.9998 152.324 828.278 1100.42 1100.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1160 0.001024 4096 450 650 12768 2.70336 67.1126 122.175 192.035 192.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.001024 1024 340 550 17024 0.690176 5.21955 26.1831 32.1336 32.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1590 0.000128 1024 180 500 144256 8.9687 6.83008 53.4413 209.659 278.998 279.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 0.000256 2048 180 500 74368 7.06758 39.3941 209.8 256.304 256.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.000512 2048 160 900 30912 3.47587 29.909 105.125 138.553 138.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 3.2e-05 2048 370 1200 329728 176.688 55.2407 599.024 1655.24 2486.41 2486.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 510 0.000256 2048 200 1000 16128 15.6647 6.96269 26.9797 215.385 265.133 265.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 830 6.4e-05 512 210 200 172032 20.8353 6.5663 46.9809 202.347 276.943 277.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 780 6.4e-05 4096 240 3350 200704 121.904 55.636 4043.83 1676.79 5898.33 5898.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 400 6.4e-05 2048 115 1000 104448 91.7831 28.2982 326.577 836.535 1283.39 1283.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 0.001024 4096 450 650 13056 2.72221 37.4067 123.529 163.701 163.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.001024 1024 340 550 17280 0.690656 10.5677 26.306 37.6071 37.6616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 0.000128 1024 180 500 145152 8.98906 6.90074 101.076 209.764 326.833 326.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 0.000256 2048 180 500 74496 7.0921 82.6164 209.689 299.441 299.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.000512 2048 160 900 31040 3.47149 62.0466 104.788 170.351 170.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 3.2e-05 2048 370 1200 348160 174.259 56.0932 1326.7 1671.08 3228.36 3228.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 510 0.000256 2048 200 1000 17408 15.693 7.01235 52.1955 216.32 291.35 291.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 6.4e-05 512 210 200 188416 20.7276 6.70666 32.5073 209.082 269.231 269.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 780 6.4e-05 4096 240 3350 198656 122.17 55.5665 2591.98 1670.23 4440.12 4440.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 400 6.4e-05 2048 115 1000 102400 92.1474 28.2849 209.181 835.184 1165 1165.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 0.001024 4096 450 650 12928 2.70541 25.0074 123.092 150.848 150.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.001024 1024 340 550 17152 0.69072 6.88301 26.2033 33.8198 33.8746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 0.000128 1024 180 500 144384 8.95642 6.94314 65.8508 208.981 290.831 290.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 0.000256 2048 180 500 74368 7.05734 53.7406 209.338 270.178 270.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.000512 2048 160 900 30976 3.47328 40.5564 104.701 148.776 148.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 3.2e-05 2048 370 1200 344064 175.357 56.0619 846.327 1671.97 2749.93 2750.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 510 0.000256 2048 200 1000 17408 15.7118 7.0247 34.4782 218.365 275.714 275.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 6.4e-05 512 210 200 188416 20.7443 6.7031 21.1765 208.946 257.781 257.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 780 6.4e-05 4096 240 3350 196608 122.149 55.3814 2172.73 1666.86 4017.29 4017.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 400 6.4e-05 2048 115 1000 98304 91.7318 28.1522 172.744 825.246 1118.06 1118.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 0.001024 4096 450 650 12864 2.71389 20.7307 122.286 145.773 145.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.001024 1024 340 550 17088 0.691424 5.97846 26.2267 32.9359 32.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 0.000128 1024 180 500 144384 8.96554 6.83072 56.1115 209.64 281.649 281.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 0.000256 2048 180 500 74304 7.07818 45.7196 209.559 262.398 262.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.000512 2048 160 900 30912 3.47514 34.5498 104.81 142.878 142.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 3.2e-05 2048 370 1200 331776 175.655 55.0318 696.653 1650.06 2577.62 2577.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 510 0.000256 2048 200 1000 15360 15.6628 6.95194 27.0857 212.091 261.921 262.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 6.4e-05 512 210 200 184320 20.5776 6.61914 17.9664 208.074 253.452 253.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 780 6.4e-05 4096 240 3350 196608 122.75 55.566 1936.56 1671.15 3786.2 3786.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 400 6.4e-05 2048 115 1000 98304 93.4047 28.4219 153.508 835.735 1111.26 1111.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 0.001024 4096 450 650 12800 2.71056 18.6871 124.17 145.607 145.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.001024 1024 340 550 16896 0.686176 5.1233 26.0321 31.8819 31.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 0.000128 1024 180 500 144384 8.97072 6.83136 50.026 209.184 275.112 275.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 0.000256 2048 180 500 74240 7.0689 40.6575 209.362 257.132 257.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.000512 2048 160 900 30720 3.46093 30.3555 104.381 138.242 138.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 3.2e-05 2048 370 1200 344064 175.357 55.9108 640.003 1670.42 2541.91 2542.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 510 0.000256 2048 200 1000 16384 15.8335 7.04774 25.9856 214.539 263.541 263.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 6.4e-05 512 210 200 180224 21.3726 6.71328 15.8325 209.063 253.2 253.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 780 6.4e-05 4096 240 3350 200448 122.288 55.7362 4164.85 1676.58 6019.62 6019.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 400 6.4e-05 2048 115 1000 103680 92.1465 28.3429 332.407 835.383 1288.46 1288.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 0.001024 4096 450 650 13032 2.72435 38.5968 124.549 165.911 165.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.001024 1024 340 550 17280 0.69472 10.8544 26.325 37.9174 37.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 0.000128 1024 180 500 145152 9.00058 6.84966 102.931 211.552 330.432 330.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 0.000256 2048 180 500 74520 7.09674 84.3873 209.828 301.355 301.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.000512 2048 160 900 31032 3.47424 63.4135 104.81 171.74 171.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 3.2e-05 2048 370 1200 345600 174.994 56.0499 1345.23 1670.16 3246.65 3246.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 510 0.000256 2048 200 1000 17280 15.7614 7.0185 53.1267 223.523 299.562 299.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 6.4e-05 512 210 200 184320 20.8026 6.66579 32.127 207.424 267.235 267.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 780 6.4e-05 4096 240 3350 198144 122.266 55.5629 2925.16 1670.77 4773.94 4774.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 400 6.4e-05 2048 115 1000 101376 91.7424 28.0105 231.81 829.265 1181.01 1181.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 0.001024 4096 450 650 12960 2.7177 28.1334 124.177 155.071 155.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.001024 1024 340 550 17136 0.690624 7.87661 26.228 34.8367 34.8892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 0.000128 1024 180 500 145152 8.97869 6.84288 73.682 209.84 299.444 299.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 0.000256 2048 180 500 74448 7.06806 60.36 209.822 277.291 277.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.000512 2048 160 900 30960 3.47174 44.987 104.813 153.314 153.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 3.2e-05 2048 370 1200 340992 173.931 55.3847 945.47 1658.13 2833.13 2833.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 510 0.000256 2048 200 1000 16128 15.6789 6.95802 35.688 221.016 279.47 279.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 6.4e-05 512 210 200 175104 20.9527 6.69498 22.0677 204.386 254.317 254.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 780 6.4e-05 4096 240 3350 196992 122.827 55.6545 2398.67 1670.79 4248.12 4248.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 400 6.4e-05 2048 115 1000 103680 92.1316 28.4303 195.882 835.469 1152.09 1152.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 0.001024 4096 450 650 12744 2.69926 23.3677 122.601 148.71 148.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.001024 1024 340 550 17064 0.690912 6.34675 26.2213 33.3029 33.3595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 0.000128 1024 180 500 144288 8.99158 6.84646 60.3875 209.113 285.435 285.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 0.000256 2048 180 500 74304 7.09402 49.5003 209.583 266.219 266.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.000512 2048 160 900 30888 3.47306 36.9934 104.789 145.297 145.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 3.2e-05 2048 370 1200 345600 174.946 55.9441 789.986 1670.18 2691.27 2691.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 510 0.000256 2048 200 1000 17280 15.8011 7.03443 32.9313 217.453 273.344 273.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 6.4e-05 512 210 200 179712 20.6781 6.58637 19.1392 204.384 250.997 251.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 780 6.4e-05 4096 240 3350 193536 122.134 55.1584 2231.27 1657.34 4066.08 4066.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 400 6.4e-05 2048 115 1000 92160 92.2121 27.7279 167.436 816.386 1103.95 1104.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 0.001024 4096 450 650 12672 2.70336 22.2175 121.015 145.979 146.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.001024 1024 340 550 16992 0.691968 6.19699 26.198 33.1294 33.1837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 0.000128 1024 180 500 144000 8.95619 6.83261 57.521 209.027 282.437 282.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1910 0.000256 2048 180 500 74304 7.08595 46.9492 209.587 263.666 263.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.000512 2048 160 900 30816 3.47978 35.8227 104.695 144.041 144.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 3.2e-05 2048 370 1200 331776 172.49 54.719 720.856 1632.57 2580.84 2581.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 510 0.000256 2048 200 1000 13824 15.646 6.91405 26.0281 208.725 257.439 257.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 6.4e-05 512 210 200 165888 20.603 6.5367 17.001 198.065 242.421 242.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 780 6.4e-05 4096 240 3350 195840 123.261 55.6747 2061.44 1671.91 3912.45 3912.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 400 6.4e-05 2048 115 1000 103680 92.0894 28.41 172.943 836.468 1130.1 1130.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 0.001024 4096 450 650 12600 2.69722 19.9864 122.693 145.419 145.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.001024 1024 340 550 16920 0.691392 5.76973 26.2258 32.7284 32.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 0.000128 1024 180 500 144000 9.00691 6.84573 52.5051 209.353 277.811 277.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1910 0.000256 2048 180 500 74160 7.05354 43.6421 209.627 260.368 260.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.000512 2048 160 900 30600 3.45907 32.5734 104.421 140.496 140.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 3.2e-05 2048 370 1200 345600 175.114 55.9936 688.015 1670.9 2590.24 2590.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 510 0.000256 2048 200 1000 17280 15.8238 7.09427 29.7285 220.01 272.785 272.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 6.4e-05 512 210 200 161280 21.566 6.57085 15.3039 201.425 245.078 245.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 780 6.4e-05 4096 240 3350 200960 121.899 55.6889 4047.54 1677.26 5902.56 5902.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 400 6.4e-05 2048 115 1000 104960 92.0122 28.4113 326.778 838.809 1286.2 1286.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 0.001024 4096 450 650 13040 2.72515 37.7693 124.959 165.496 165.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.001024 1024 340 550 17280 0.695488 10.5351 26.339 37.6127 37.6685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 0.000128 1024 180 500 144960 8.98765 6.84442 100.562 209.83 326.327 326.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 0.000256 2048 180 500 74480 7.05126 82.1229 209.733 298.951 299.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.000512 2048 160 900 31040 3.47469 61.3192 104.854 169.689 169.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 3.2e-05 2048 370 1200 348160 175.096 56.0824 1319.88 1679.9 3231.17 3231.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 510 0.000256 2048 200 1000 17280 15.6582 6.98525 52.5276 217.945 293.245 293.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 6.4e-05 512 210 200 189440 20.7828 6.7281 32.2942 209.826 269.843 270.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 780 6.4e-05 4096 240 3350 199680 122.208 55.595 2758.44 1676.38 4612.8 4612.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 400 6.4e-05 2048 115 1000 102400 92.4468 28.3771 220.366 838.257 1179.64 1179.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 0.001024 4096 450 650 12960 2.72384 26.3303 123.693 152.791 152.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.001024 1024 340 550 17120 0.691488 7.35232 26.205 34.2966 34.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 0.000128 1024 180 500 144000 8.9319 6.82954 68.7786 208.919 293.562 293.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 0.000256 2048 180 500 74400 7.11629 56.748 209.574 273.483 273.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.000512 2048 160 900 30880 3.46774 42.6388 104.557 150.71 150.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 3.2e-05 2048 370 1200 348160 174.807 56.0248 904.314 1677.34 2812.71 2812.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 510 0.000256 2048 200 1000 16640 15.5314 6.94672 35.452 216.303 274.358 274.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 6.4e-05 512 210 200 184320 20.5441 6.61683 21.7261 206.286 255.383 255.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 780 6.4e-05 4096 240 3350 199680 121.757 55.6134 2367.32 1669.96 4214.83 4214.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 400 6.4e-05 2048 115 1000 99840 91.6138 27.9989 183.042 824.761 1127.61 1127.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 0.001024 4096 450 650 12720 2.70186 22.5075 121.7 146.953 147.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.001024 1024 340 550 17040 0.692352 6.28998 26.2064 33.2308 33.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 0.000128 1024 180 500 144000 8.95472 6.912 58.5073 209.029 283.502 283.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 0.000256 2048 180 500 74160 7.05843 47.927 209.138 264.167 264.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.000512 2048 160 900 30720 3.46157 35.4363 104.34 143.282 143.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 3.2e-05 2048 370 1200 337920 173.444 55.1243 746.104 1650.46 2625.35 2625.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 510 0.000256 2048 200 1000 15360 15.6711 6.94365 28.8402 214.143 265.728 265.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 6.4e-05 512 210 200 184320 20.5868 6.62992 18.7434 206.34 252.515 252.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 780 6.4e-05 4096 240 3350 194560 121.341 54.9745 2114.7 1651.12 3942.31 3942.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 400 6.4e-05 2048 115 1000 92160 93.4874 27.918 156.942 826.246 1104.78 1104.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 0.001024 4096 450 650 12800 2.72333 20.6046 122.725 146.095 146.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.001024 1024 340 550 16960 0.690848 5.8368 26.2265 32.7971 32.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 0.000128 1024 180 500 143360 8.9337 6.82394 54.4693 208.447 278.773 278.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1910 0.000256 2048 180 500 74240 7.05946 44.9046 209.744 261.75 261.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.000512 2048 160 900 30720 3.46931 33.3613 104.648 141.521 141.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 930 3.2e-05 2048 370 1200 327680 176.576 55.0502 671.256 1650.23 2553.33 2553.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 510 0.000256 2048 200 1000 15360 15.6872 6.95875 27.1787 212.576 262.535 262.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 6.4e-05 512 210 200 184320 20.6032 6.62118 17.7864 206.556 251.781 251.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 780 6.4e-05 4096 240 3350 192000 121.957 55.058 2014.67 1651.38 3843.23 3843.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 400 6.4e-05 2048 115 1000 89600 94.2652 27.9576 148.276 825.761 1096.44 1096.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 0.001024 4096 450 650 12400 2.67933 18.5836 121.075 142.38 142.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.001024 1024 340 550 16800 0.688928 5.4617 26.1184 32.31 32.3656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 0.000128 1024 180 500 144000 8.9608 6.8345 52.1561 208.956 277.005 277.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1910 0.000256 2048 180 500 74000 7.04762 43.1882 209.288 259.568 259.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.000512 2048 160 900 30400 3.43715 32.2147 103.985 139.679 139.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 3.2e-05 2048 370 1200 332800 175.352 55.2424 654.311 1650.26 2535.38 2535.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 510 0.000256 2048 200 1000 16000 15.6766 6.95715 27.9384 214.94 265.64 265.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 6.4e-05 512 210 200 179200 20.9934 6.62979 16.619 206.59 251.041 251.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 780 6.4e-05 4096 240 3360 198144 122.553 55.6143 3232.57 1677.03 5087.94 5088.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 400 6.4e-05 2048 115 960 101376 92.8579 28.3746 408.662 838.696 1368.79 1368.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1160 0.001024 4096 450 660 12992 2.72691 53.05 125.552 181.371 181.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.001024 1024 340 540 17344 0.70656 8.45856 26.3081 35.5161 35.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1590 0.000128 1024 180 540 144384 8.97062 6.83277 87.8914 209.888 313.683 313.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1910 0.000256 2048 180 480 74688 7.05888 63.7551 209.787 280.645 280.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 830 0.000512 2048 160 900 31104 3.47968 87.2782 104.897 195.698 195.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 930 3.2e-05 2048 370 1200 342016 177.394 56.0947 1619.48 1676.89 3530.08 3530.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 510 0.000256 2048 200 960 21248 15.4513 7.07232 75.5703 220.653 318.875 318.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 830 6.4e-05 512 210 240 215040 18.6826 6.70672 56.4829 209.119 291.202 291.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 780 6.4e-05 4096 240 3360 197632 122.73 55.6153 2101.46 1677.19 3957.17 3957.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 400 6.4e-05 2048 115 960 100352 92.9803 28.2767 389.089 835.933 1346.47 1346.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1160 0.001024 4096 450 660 12928 2.71466 52.1143 123.744 178.617 178.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.001024 1024 340 540 17280 0.703904 5.56688 26.2676 32.5825 32.6411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1590 0.000128 1024 180 540 144384 9.01405 6.83008 142.986 209.819 368.754 368.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1910 0.000256 2048 180 480 74624 7.04752 105.725 209.701 322.518 322.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 830 0.000512 2048 160 900 31040 3.4753 86.7467 104.815 195.081 195.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 930 3.2e-05 2048 370 1200 339968 177.729 55.9201 1525.71 1672.19 3431.78 3431.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 510 0.000256 2048 200 960 20992 15.4372 7.01434 69.7459 217.05 309.381 309.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 830 6.4e-05 512 210 240 212992 18.9184 6.70925 57.0489 209.138 292.03 292.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 780 6.4e-05 4096 240 3360 196608 122.778 55.6006 1685.63 1674.54 3538.72 3538.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 400 6.4e-05 2048 115 960 98304 93.1317 28.1994 400.233 833.179 1354.94 1355.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1160 0.001024 4096 450 660 12864 2.7096 51.7392 124.23 178.725 178.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.001024 1024 340 540 17280 0.71104 4.62234 26.3137 31.6903 31.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1590 0.000128 1024 180 540 144000 8.98915 6.82976 143.535 209.492 368.95 369.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1910 0.000256 2048 180 480 74592 7.04691 105.312 209.681 322.088 322.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 0.000512 2048 160 900 31008 3.47136 86.9059 104.804 195.226 195.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 930 3.2e-05 2048 370 1200 337920 177.042 55.6597 1480.97 1666.66 3380.56 3380.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 510 0.000256 2048 200 960 20736 15.3984 7.0087 79.7108 216.72 318.964 319.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 6.4e-05 512 210 240 208896 18.7465 6.61914 57.4826 206.386 289.449 289.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 780 6.4e-05 4096 240 3360 196608 122.679 55.554 1471.93 1671.69 3322.03 3322.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 400 6.4e-05 2048 115 960 98304 93.6289 28.2924 396.784 835.934 1354.83 1354.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1160 0.001024 4096 450 660 12800 2.70973 52.1236 123.179 178.057 178.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.001024 1024 340 540 17152 0.696128 3.96291 26.1712 30.8732 30.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1590 0.000128 1024 180 540 143872 9.0015 6.83117 141.957 209.174 367.063 367.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1910 0.000256 2048 180 480 74496 7.14787 105.416 209.483 322.09 322.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 0.000512 2048 160 900 30976 3.47098 86.1655 104.794 194.473 194.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 930 3.2e-05 2048 370 1200 335872 178.47 55.9494 1459.69 1671.31 3365.64 3365.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 510 0.000256 2048 200 960 20480 15.5078 7.05571 78.2174 216.083 316.996 317.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 6.4e-05 512 210 240 212992 18.8833 6.70963 56.7993 209.13 291.737 291.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 780 6.4e-05 4096 240 3360 198400 122.894 55.7363 4422.83 1676.88 6278.52 6278.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 400 6.4e-05 2048 115 960 101120 93.0232 28.3987 342.921 838.617 1303.15 1303.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1160 0.001024 4096 450 660 13000 2.72147 78.027 123.867 204.659 204.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.001024 1024 340 540 17360 0.696768 11.6572 26.3393 38.7356 38.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1590 0.000128 1024 180 540 144320 9.01168 6.83792 121.786 209.754 347.492 347.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 0.000256 2048 180 480 74680 7.05702 87.1448 209.769 304.014 304.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.000512 2048 160 900 31120 3.48848 68.2167 104.95 176.699 176.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 3.2e-05 2048 370 1200 343040 176.903 56.1667 1453.05 1676.73 3363.07 3363.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 510 0.000256 2048 200 960 21120 15.4536 7.14115 69.9723 216.372 309.086 309.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 830 6.4e-05 512 210 240 215040 18.8651 6.73226 83.6285 209.778 319.212 319.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 780 6.4e-05 4096 240 3360 198400 122.666 55.7012 2757.87 1677.36 4613.77 4613.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 400 6.4e-05 2048 115 960 99840 93.3185 28.3648 529.201 838.717 1489.8 1489.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1160 0.001024 4096 450 660 12960 2.73434 77.2022 124.495 204.475 204.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.001024 1024 340 540 17280 0.696736 7.24829 26.2885 34.2799 34.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1590 0.000128 1024 180 540 144320 9.00323 6.88186 79.0197 209.84 304.85 304.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 0.000256 2048 180 480 74640 7.05958 54.2146 209.786 271.103 271.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.000512 2048 160 900 31040 3.4776 42.451 104.854 150.828 150.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 3.2e-05 2048 370 1200 343040 176.698 56.0724 901.868 1677.04 2811.9 2812.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 510 0.000256 2048 200 960 20480 15.3321 6.99802 44.2335 214.8 281.491 281.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 830 6.4e-05 512 210 240 215040 18.8266 6.72326 81.2215 209.835 316.818 316.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 780 6.4e-05 4096 240 3360 195840 123.165 55.6237 2222.06 1670.3 4071.32 4071.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 400 6.4e-05 2048 115 960 99840 93.128 28.4558 526.717 835.224 1483.71 1483.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1160 0.001024 4096 450 660 12840 2.71574 77.8015 123.808 204.371 204.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.001024 1024 340 540 17280 0.697408 6.10118 26.3318 33.1735 33.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1590 0.000128 1024 180 540 144000 9.02118 6.84237 66.5968 209.629 292.192 292.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1910 0.000256 2048 180 480 74520 7.06109 44.7474 209.527 261.379 261.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 830 0.000512 2048 160 900 30960 3.46566 109.653 104.729 217.892 217.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 930 3.2e-05 2048 370 1200 337920 177.372 55.927 727.184 1670.79 2631.51 2631.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 510 0.000256 2048 200 960 20160 15.5011 7.09744 36.7732 214.099 273.597 273.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 830 6.4e-05 512 210 240 207360 18.8595 6.63011 75.3882 206.382 307.476 307.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 780 6.4e-05 4096 240 3360 197120 122.783 55.6081 1895.17 1675.77 3749.51 3749.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 400 6.4e-05 2048 115 960 97280 94.0538 28.3177 485.741 837.936 1446.25 1446.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1160 0.001024 4096 450 660 12800 2.71331 77.7691 124.053 204.582 204.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.001024 1024 340 540 17120 0.69072 5.18554 26.1506 32.0717 32.1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1590 0.000128 1024 180 540 143360 8.94115 6.83482 57.8868 208.947 282.715 282.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1910 0.000256 2048 180 480 74560 7.05898 37.6133 209.541 254.257 254.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 830 0.000512 2048 160 900 30880 3.47322 119.548 104.522 227.588 227.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 930 3.2e-05 2048 370 1200 337920 177.894 55.9752 1797.79 1675.31 3707.2 3707.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 510 0.000256 2048 200 960 19200 15.3247 6.9552 82.8142 217.283 322.514 322.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 830 6.4e-05 512 210 240 204800 18.9977 6.61536 76.6501 206.204 308.688 308.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 780 6.4e-05 4096 240 3360 197376 122.825 55.6821 4044.14 1674.39 5897.2 5897.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 400 6.4e-05 2048 115 960 101376 92.7372 28.3442 314.476 838.739 1274.49 1274.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 0.001024 4096 450 660 12960 2.71418 38.0712 123.718 164.549 164.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.001024 1024 340 540 17328 0.696288 10.5902 26.3064 37.6354 37.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 0.000128 1024 180 540 144192 8.98538 6.876 107.871 209.711 333.542 333.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 0.000256 2048 180 480 74640 7.04784 79.5364 209.697 296.325 296.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.000512 2048 160 900 31104 3.48416 62.1425 104.942 170.612 170.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 3.2e-05 2048 370 1200 340992 177.051 56.0621 1326.67 1674.22 3234.23 3234.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 510 0.000256 2048 200 960 21120 15.3796 7.03968 62.2734 219.001 303.824 303.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 6.4e-05 512 210 240 215040 18.5997 6.68797 43.1907 208.433 277.126 277.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 780 6.4e-05 4096 240 3360 196608 122.761 55.6032 2524.9 1672.89 4376.32 4376.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 400 6.4e-05 2048 115 960 98304 92.8743 28.205 192.531 832.389 1146.19 1146.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 0.001024 4096 450 660 12864 2.71008 24.1418 122.886 149.782 149.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.001024 1024 340 540 17280 0.692512 6.6601 26.2785 33.6748 33.7319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1590 0.000128 1024 180 540 144000 8.96605 6.82899 72.9775 209.288 298.163 298.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 0.000256 2048 180 480 74592 7.04922 50.3384 209.482 266.912 266.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.000512 2048 160 900 31008 3.47696 39.4428 104.709 147.673 147.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 3.2e-05 2048 370 1200 337920 176.339 55.7548 824.092 1664.36 2720.77 2720.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 510 0.000256 2048 200 960 20736 15.3157 6.98573 38.6497 216.134 277.214 277.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 6.4e-05 512 210 240 208896 18.6843 6.62029 67.0761 206.187 298.782 298.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 780 6.4e-05 4096 240 3360 195840 122.862 55.5704 2071.09 1670.61 3920.3 3920.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 400 6.4e-05 2048 115 960 96768 92.7263 28.0207 155.999 829.718 1106.64 1106.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1160 0.001024 4096 450 660 12816 2.70806 66.8235 122.636 192.212 192.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.001024 1024 340 540 17136 0.690208 5.46365 26.1836 32.38 32.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1590 0.000128 1024 180 540 144000 9.00074 6.83827 61.4945 209.818 287.25 287.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 0.000256 2048 180 480 74448 7.03898 41.1525 209.424 257.657 257.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.000512 2048 160 900 30960 3.47149 32.3242 104.803 140.643 140.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 3.2e-05 2048 370 1200 331776 176.681 55.5254 663.984 1657.98 2554.4 2554.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 510 0.000256 2048 200 960 19584 15.3581 6.9641 32.2642 213.654 268.381 268.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 830 6.4e-05 512 210 240 202752 18.8937 6.57043 67.0011 204.358 297.041 297.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 780 6.4e-05 4096 240 3360 193536 123.169 55.3652 1853.84 1666.72 3699.27 3699.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 400 6.4e-05 2048 115 960 92160 93.4791 27.9243 427.381 825.172 1374.14 1374.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1160 0.001024 4096 450 660 12672 2.70307 66.049 121.881 190.677 190.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.001024 1024 340 540 17088 0.691904 4.91638 26.1748 31.8245 31.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1590 0.000128 1024 180 540 143616 8.97763 6.82803 55.6415 209.618 281.165 281.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1910 0.000256 2048 180 480 74496 7.0575 37.4217 210.328 254.85 254.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.000512 2048 160 900 30912 3.47955 29.314 104.8 137.636 137.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 3.2e-05 2048 370 1200 331776 175.612 55.035 600.723 1649.68 2481.27 2481.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 510 0.000256 2048 200 960 19968 15.2523 7.03078 30.9801 212.063 265.449 265.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 830 6.4e-05 512 210 240 208896 18.7208 6.61709 65.71 206.445 297.71 297.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 780 6.4e-05 4096 240 3360 195840 122.93 55.5993 1619.68 1669.73 3468.11 3468.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 400 6.4e-05 2048 115 960 92160 93.5471 28.0044 427.539 824.623 1373.91 1374.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1160 0.001024 4096 450 660 12720 2.70861 66.2066 123.318 192.279 192.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.001024 1024 340 540 17040 0.691872 4.41139 26.1591 31.304 31.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1590 0.000128 1024 180 540 143040 8.98266 6.84349 49.0371 208.998 273.962 274.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1910 0.000256 2048 180 480 74400 7.0655 32.4239 209.377 248.909 248.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 830 0.000512 2048 160 900 30720 3.46077 107.335 105.687 216.526 216.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 930 3.2e-05 2048 370 1200 322560 178.198 55.2673 506.35 1648.43 2388.46 2388.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 510 0.000256 2048 200 960 19200 15.3475 6.96115 26.604 213.068 262.112 262.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 830 6.4e-05 512 210 240 199680 19.406 6.62938 65.1279 206.308 297.694 297.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 780 6.4e-05 4096 240 3360 198016 122.976 55.7329 3887.5 1674.05 5740.45 5740.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 400 6.4e-05 2048 115 960 100352 93.1619 28.3689 298.692 837.469 1257.88 1258.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 0.001024 4096 450 660 12936 2.71373 36.9521 124.542 164.251 164.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.001024 1024 340 540 17304 0.692448 10.045 26.2785 37.0582 37.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 0.000128 1024 180 540 144256 9.01613 6.84442 102.502 209.719 328.183 328.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 0.000256 2048 180 480 74648 7.10451 76.5856 209.702 293.435 293.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.000512 2048 160 900 31080 3.47792 60.0777 105.904 169.504 169.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 3.2e-05 2048 370 1200 340480 177.671 56.0265 1265.9 1673.91 3173.73 3173.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 510 0.000256 2048 200 960 21056 15.4377 7.04483 59.2999 218.972 300.883 300.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 6.4e-05 512 210 240 215040 18.8149 6.72557 42.2042 209.428 277.385 277.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 780 6.4e-05 4096 240 3360 197120 122.833 55.6696 2454.04 1673.31 4306.03 4306.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 400 6.4e-05 2048 115 960 100352 92.9728 28.3279 191.257 836.707 1149.46 1149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 0.001024 4096 450 660 12880 2.71114 23.659 125.521 151.933 151.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.001024 1024 340 540 17248 0.696 6.54944 26.2595 33.5468 33.5995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 0.000128 1024 180 540 143808 8.99501 6.84246 65.3777 209.349 290.661 290.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 0.000256 2048 180 480 74592 7.08531 49.1151 209.562 265.805 265.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.000512 2048 160 900 31024 3.4743 38.6007 104.803 146.922 146.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 3.2e-05 2048 370 1200 336896 178.019 56.1564 794.362 1672.9 2701.65 2701.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 510 0.000256 2048 200 960 20608 15.4569 7.08112 37.9596 218.922 279.543 279.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 6.4e-05 512 210 240 207872 18.8885 9.13408 26.5644 206.93 261.722 261.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 780 6.4e-05 4096 240 3360 196224 123.48 55.7307 2048.17 1674.94 3902.49 3902.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 400 6.4e-05 2048 115 960 96768 94.3027 28.3587 155.596 837.536 1115.98 1116.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 0.001024 4096 450 660 12768 2.71152 20.4175 123.206 146.377 146.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.001024 1024 340 540 17136 0.693664 5.47597 26.2062 32.4169 32.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 0.000128 1024 180 540 143808 9.02765 6.90586 55.6532 209.601 281.288 281.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1910 0.000256 2048 180 480 74424 7.05741 41.6772 209.435 258.213 258.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.000512 2048 160 900 30912 3.46522 32.4608 104.743 140.71 140.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 3.2e-05 2048 370 1200 333312 179.371 56.1675 664.105 1675.49 2575.35 2575.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 510 0.000256 2048 200 960 20160 15.5494 7.05331 32.1903 219.255 274.178 274.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 6.4e-05 512 210 240 215040 18.8252 6.72973 23.6384 209.538 258.941 259.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 780 6.4e-05 4096 240 3360 197120 122.639 55.6131 1809.83 1673.73 3661.98 3662.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 400 6.4e-05 2048 115 960 93184 93.4766 28.0143 132.944 827.318 1081.94 1082.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 0.001024 4096 450 660 12768 2.71366 18.0797 122.608 143.443 143.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.001024 1024 340 540 17024 0.687776 5.00122 26.108 31.8412 31.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1590 0.000128 1024 180 540 143360 8.98819 6.83213 53.972 209.485 279.38 279.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1910 0.000256 2048 180 480 74368 7.04717 36.7573 209.244 253.089 253.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.000512 2048 160 900 30912 3.47011 28.6993 104.796 137.009 137.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 3.2e-05 2048 370 1200 329728 176.623 55.2256 577.038 1654.09 2463.19 2463.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 510 0.000256 2048 200 960 19712 15.3303 6.95379 27.3827 215.216 265.013 265.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 6.4e-05 512 210 240 200704 18.6442 6.56125 58.7892 202.172 286.387 286.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 780 6.4e-05 4096 240 3360 192640 123.292 55.3152 1568.21 1661.19 3408.17 3408.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 400 6.4e-05 2048 115 960 89600 93.4 27.777 115.704 818.737 1055.84 1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1160 0.001024 4096 450 660 12600 2.7136 59.3259 121.42 183.502 183.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.001024 1024 340 540 17080 0.693408 4.51584 26.288 31.537 31.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1590 0.000128 1024 180 540 143360 9.01606 6.84314 48.9241 209.453 274.338 274.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1910 0.000256 2048 180 480 74200 7.22611 32.8852 209.149 249.302 249.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.000512 2048 160 900 30800 3.46816 25.9871 104.75 134.248 134.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 3.2e-05 2048 370 1200 322560 176.565 54.7573 503.955 1636.35 2371.85 2372.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 510 0.000256 2048 200 960 17920 15.3736 6.94202 24.6946 207.586 254.734 254.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 830 6.4e-05 512 210 240 197120 19.3593 6.59181 59.6559 204.809 290.63 290.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 780 6.4e-05 4096 240 3360 197632 122.725 55.6206 3668.31 1675.61 5522.44 5522.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 400 6.4e-05 2048 115 960 100352 92.7196 28.3175 285.571 835.26 1242.06 1242.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 0.001024 4096 450 660 12928 2.71565 34.8738 124.439 162.071 162.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.001024 1024 340 540 17280 0.694272 9.59478 26.2393 36.5694 36.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 0.000128 1024 180 540 144384 8.97779 6.82678 98.286 209.615 323.804 323.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 0.000256 2048 180 480 74624 7.04922 73.3042 209.5 289.896 289.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.000512 2048 160 900 31040 3.47722 57.4587 104.713 165.693 165.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 3.2e-05 2048 370 1200 339968 177.02 55.8817 1203.73 1671.39 3108.22 3108.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 510 0.000256 2048 200 960 20992 15.3563 7.01981 56.7981 220.373 299.673 299.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 6.4e-05 512 210 240 212992 18.8427 6.70922 40.4297 208.929 275.121 275.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 780 6.4e-05 4096 240 3360 196608 122.671 55.5442 2485.55 1670.49 4334.43 4334.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 400 6.4e-05 2048 115 960 98304 93.2992 28.2787 190.407 835.3 1147.47 1147.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 0.001024 4096 450 660 12800 2.70131 24.32 124.008 151.075 151.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.001024 1024 340 540 17152 0.690048 6.45104 26.151 33.3332 33.3866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 0.000128 1024 180 540 143872 8.95926 6.82723 66.5312 209.021 291.439 291.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 0.000256 2048 180 480 74496 7.0583 49.9405 209.328 266.369 266.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.000512 2048 160 900 30976 3.4711 39.1281 104.715 147.358 147.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 3.2e-05 2048 370 1200 335872 177.853 55.9247 805.148 1670.13 2709.28 2709.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 510 0.000256 2048 200 960 20480 15.4304 7.02368 39.1384 217.398 279.12 279.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 6.4e-05 512 210 240 212992 18.8305 6.70784 27.886 208.983 262.626 262.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 780 6.4e-05 4096 240 3360 193536 123.202 55.3712 2033.39 1666.72 3878.85 3878.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 400 6.4e-05 2048 115 960 92160 93.3499 27.9101 149.691 825.196 1096.34 1096.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 0.001024 4096 450 660 12672 2.70019 19.7468 122.839 145.328 145.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.001024 1024 340 540 17088 0.690176 5.36886 26.1708 32.271 32.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 0.000128 1024 180 540 143616 8.98234 6.83168 55.6569 209.615 281.188 281.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1910 0.000256 2048 180 480 74496 7.05293 41.6734 209.684 258.453 258.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.000512 2048 160 900 30912 3.46781 32.7388 104.802 141.054 141.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 3.2e-05 2048 370 1200 331776 175.642 55.0441 662.425 1649.83 2543.16 2543.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 510 0.000256 2048 200 960 19968 15.2564 6.92931 31.4744 214.156 267.944 268.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 6.4e-05 512 210 240 208896 18.7076 6.61709 22.3003 206.449 254.287 254.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 780 6.4e-05 4096 240 3360 196608 122.775 55.5538 1907.27 1670.78 3756.55 3756.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 400 6.4e-05 2048 115 960 98304 93.3764 28.3902 148.958 835.445 1106.36 1106.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 0.001024 4096 450 660 12544 2.7864 17.7383 123.308 143.874 143.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.001024 1024 340 540 16896 0.6864 4.94358 25.9742 31.6453 31.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 0.000128 1024 180 540 143360 8.97539 6.83376 52.1859 209.703 277.794 277.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1910 0.000256 2048 180 480 74240 7.03258 39.2371 208.945 255.256 255.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.000512 2048 160 900 30720 3.45907 30.4209 104.346 138.267 138.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 930 3.2e-05 2048 370 1200 327680 180.616 56.0641 607.057 1670.05 2514 2514.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 510 0.000256 2048 200 960 20480 15.4513 7.0305 30.9061 218.684 272.204 272.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 6.4e-05 512 210 240 212992 18.8516 6.71216 21.7791 209.013 256.564 256.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 780 6.4e-05 4096 240 3360 189440 123.097 54.9664 1683.98 1649.21 3511.43 3511.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 400 6.4e-05 2048 115 960 92160 93.4751 27.9189 128.071 824.662 1074.32 1074.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 0.001024 4096 450 660 12480 2.6968 17.767 122.5 143.006 143.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.001024 1024 340 540 16960 0.690432 4.92701 26.1448 31.803 31.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1590 0.000128 1024 180 540 142080 8.96083 6.81898 51.1528 208.202 275.233 275.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1910 0.000256 2048 180 480 74240 7.07994 35.8844 209.117 252.124 252.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.000512 2048 160 900 30720 3.46317 28.3359 104.528 136.368 136.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 930 3.2e-05 2048 370 1200 327680 176.556 55.1599 555.383 1649.36 2436.67 2436.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 510 0.000256 2048 200 960 17920 15.474 6.93638 25.165 213.485 261.188 261.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 6.4e-05 512 210 240 204800 19.0283 6.61709 19.4755 206.319 251.654 251.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 780 6.4e-05 4096 240 3328 199680 122.278 55.6058 3159.39 1675.43 5012.89 5013.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 400 6.4e-05 2048 115 960 105472 91.9864 28.4913 416.018 852.426 1389.11 1389.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1160 0.001024 4096 450 640 13184 2.72 51.8717 123.744 178.383 178.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.001024 1024 340 512 17472 0.704288 7.99053 26.3056 35.043 35.0987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1590 0.000128 1024 180 512 144000 8.96547 6.82979 83.6973 209.579 309.172 309.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 0.000256 2048 180 512 74464 7.13837 66.7238 209.596 283.502 283.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 830 0.000512 2048 160 896 31168 3.48829 84.0847 105.02 192.637 192.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 930 3.2e-05 2048 370 1216 344064 176.601 55.9895 1582.94 1675.29 3491.04 3491.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 510 0.000256 2048 200 960 17920 15.7912 7.04125 62.256 218.344 303.564 303.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 830 6.4e-05 512 210 256 208896 19.1964 6.7119 58.1403 209.183 293.45 293.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 780 6.4e-05 4096 240 3328 199680 122.349 55.6197 2025.11 1677.21 3880.45 3880.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 400 6.4e-05 2048 115 960 104448 92.0627 28.4283 395.821 836.027 1352.53 1352.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1160 0.001024 4096 450 640 13120 2.71552 51.1848 123.522 177.467 177.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.001024 1024 340 512 17408 0.700416 5.10976 26.2918 32.1464 32.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1590 0.000128 1024 180 512 143872 9.03494 6.86298 134.554 209.818 360.376 360.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 0.000256 2048 180 512 74432 7.04512 43.4035 209.795 260.289 260.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 830 0.000512 2048 160 896 31104 3.4816 82.7914 104.888 191.206 191.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 930 3.2e-05 2048 370 1216 339968 177.583 55.9015 1476.21 1671.5 3381.41 3381.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 510 0.000256 2048 200 960 17408 15.7803 7.01754 56.3222 217.978 297.227 297.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 830 6.4e-05 512 210 256 208896 19.222 6.7072 57.589 209.129 292.866 293.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 780 6.4e-05 4096 240 3328 198144 122.439 55.6032 1656.73 1673.31 3508.25 3508.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 400 6.4e-05 2048 115 960 101376 92.3456 28.266 403.903 832.581 1357.29 1357.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1160 0.001024 4096 450 640 13056 2.7095 50.6226 122.966 176.343 176.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.001024 1024 340 512 17376 0.704448 4.44186 26.2657 31.4542 31.5115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1590 0.000128 1024 180 512 143616 8.99501 6.83008 134.873 209.345 360.147 360.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1910 0.000256 2048 180 512 74400 7.03952 107.504 209.63 324.221 324.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 0.000512 2048 160 896 31104 3.48637 82.7911 104.903 191.226 191.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 930 3.2e-05 2048 370 1216 337920 177.032 55.6687 1437.35 1665.41 3335.69 3335.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 510 0.000256 2048 200 960 16896 15.7949 6.99354 54.0793 215.561 292.561 292.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 6.4e-05 512 210 256 202752 19.2162 6.61338 57.5414 206.245 289.836 289.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 780 6.4e-05 4096 240 3328 198656 122.213 55.5561 1437.6 1670.55 3286.09 3286.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 400 6.4e-05 2048 115 960 102400 92.5626 28.2814 404.775 835.336 1361.15 1361.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1160 0.001024 4096 450 640 13056 2.7105 50.9133 124.414 178.083 178.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 0.001024 1024 340 512 17280 0.698336 3.73146 26.1756 30.65 30.7065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1590 0.000128 1024 180 512 143360 9.00608 6.83062 133.26 209.029 358.229 358.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1910 0.000256 2048 180 512 74368 7.04717 108.016 209.608 324.716 324.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 0.000512 2048 160 896 30976 3.47171 83.0092 104.627 191.153 191.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 930 3.2e-05 2048 370 1216 335872 178.525 56.0028 1405.51 1670.91 3311.18 3311.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 510 0.000256 2048 200 960 17408 15.7866 7.0185 65.699 217.842 306.476 306.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 6.4e-05 512 210 256 204800 19.5294 6.70563 58.0454 208.984 293.478 293.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 780 6.4e-05 4096 240 3328 199680 122.689 55.724 4240.08 1676.56 6095.22 6095.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 400 6.4e-05 2048 115 960 104960 92.1495 28.5368 348.302 838.52 1307.7 1307.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1160 0.001024 4096 450 640 13160 2.71229 72.8964 123.651 199.305 199.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.001024 1024 340 512 17440 0.694272 10.6734 26.294 37.7033 37.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1590 0.000128 1024 180 512 144000 9.02106 6.85168 113.205 209.717 338.894 338.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 0.000256 2048 180 512 74440 7.03456 89.1372 209.688 305.903 305.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.000512 2048 160 896 31160 3.4937 65.6131 104.95 174.099 174.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 3.2e-05 2048 370 1216 345600 176.135 56.2724 1418.31 1676.42 3327.35 3327.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 510 0.000256 2048 200 960 17920 15.7863 7.08845 57.9365 222.761 303.711 303.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 830 6.4e-05 512 210 256 209920 19.2382 6.7289 83.0159 209.741 318.936 319.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 780 6.4e-05 4096 240 3328 199680 122.409 55.7062 2581.52 1677.27 4437.08 4437.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 400 6.4e-05 2048 115 960 104960 92.0401 28.3554 539.375 838.704 1498.67 1498.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1160 0.001024 4096 450 640 13120 2.72621 72.9266 125.333 201.029 201.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.001024 1024 340 512 17360 0.693728 6.57818 26.2459 33.5592 33.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1590 0.000128 1024 180 512 144000 9.03363 6.84438 73.3163 209.841 299.149 299.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 0.000256 2048 180 512 74400 7.03789 54.7041 209.753 271.537 271.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.000512 2048 160 896 31120 3.48742 40.3317 104.97 148.833 148.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 3.2e-05 2048 370 1216 343040 176.699 56.0789 858.096 1677.04 2768.13 2768.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 510 0.000256 2048 200 960 17280 15.6507 7.00182 35.9607 216.927 275.667 275.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 830 6.4e-05 512 210 256 209920 19.2119 6.716 81 209.828 316.968 317.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 780 6.4e-05 4096 240 3328 197760 122.606 55.6216 2121.41 1670.47 3970.27 3970.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 400 6.4e-05 2048 115 960 103680 92.2992 28.3357 528.068 835.301 1484.19 1484.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1160 0.001024 4096 450 640 13080 2.72445 72.7709 125.141 200.68 200.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.001024 1024 340 512 17280 0.69264 5.30198 26.186 32.2236 32.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1590 0.000128 1024 180 512 143520 9.02934 6.86694 62.047 209.786 287.827 287.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 0.000256 2048 180 512 74280 7.02557 44.99 209.508 261.567 261.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 830 0.000512 2048 160 896 31080 3.48835 117.021 104.964 225.519 225.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 930 3.2e-05 2048 370 1216 337920 177.332 56.0316 699.141 1670.12 2602.84 2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 510 0.000256 2048 200 960 17280 15.7578 7.064 30.6903 218.264 271.908 272.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 830 6.4e-05 512 210 256 199680 19.4267 6.63658 73.7113 209.92 309.912 310.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 780 6.4e-05 4096 240 3328 199680 122.225 55.5971 1836.97 1675.75 3690.72 3690.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 400 6.4e-05 2048 115 960 102400 92.4784 28.3361 500.42 837.944 1459.37 1459.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1160 0.001024 4096 450 640 12960 2.70595 69.7324 124.226 196.71 196.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.001024 1024 340 512 17280 0.690784 4.64896 26.2149 31.5989 31.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1590 0.000128 1024 180 512 143360 8.9441 6.84646 54.9169 208.848 279.658 279.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 0.000256 2048 180 512 74240 7.03082 39.0615 209.283 255.417 255.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 830 0.000512 2048 160 896 31040 3.48368 116.951 104.852 225.33 225.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 930 3.2e-05 2048 370 1216 337920 178.055 56.1214 1746.32 1675.28 3656 3656.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 510 0.000256 2048 200 960 16640 15.5513 6.92634 68.7627 219.377 310.751 310.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 830 6.4e-05 512 210 256 204800 19.0243 6.61843 77.9861 206.205 310.046 310.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 780 6.4e-05 4096 240 3328 195200 123.069 55.5403 1638.89 1666.07 3483.75 3483.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 400 6.4e-05 2048 115 960 96000 92.6274 27.988 501.686 824.512 1447 1447.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1160 0.001024 4096 450 640 13000 2.7145 72.2206 123.618 198.599 198.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.001024 1024 340 512 17200 0.691456 4.45443 26.1651 31.3532 31.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1590 0.000128 1024 180 512 143200 9.04128 6.84822 191.421 209.585 416.997 417.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1910 0.000256 2048 180 512 74200 7.03149 140.222 209.337 356.636 356.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 830 0.000512 2048 160 896 31000 3.48746 116.815 104.885 225.233 225.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 930 3.2e-05 2048 370 1216 332800 175.69 55.232 1895.22 1648.33 3774.7 3774.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 510 0.000256 2048 200 960 16000 15.7234 6.95296 72.9012 212.209 307.916 308.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 830 6.4e-05 512 210 256 204800 19.0791 6.63405 81.8301 206.284 314.046 314.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 780 6.4e-05 4096 240 3328 198912 122.482 55.6714 3886.41 1674.36 5739.1 5739.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 400 6.4e-05 2048 115 960 104448 92.0459 28.3218 318.034 837.593 1276.19 1276.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 0.001024 4096 450 640 13152 2.71974 36.582 124.621 163.971 164.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.001024 1024 340 512 17424 0.696096 9.78739 26.284 36.809 36.8653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 0.000128 1024 180 512 144000 8.99114 6.83942 100.895 209.709 326.536 326.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 0.000256 2048 180 512 74448 7.03888 82.1166 209.793 298.99 299.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.000512 2048 160 896 31152 3.4855 60.0893 104.978 168.595 168.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 3.2e-05 2048 370 1216 344064 175.876 56.0029 1303.88 1674.21 3210.2 3210.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 510 0.000256 2048 200 960 17664 15.7147 7.02874 51.558 215.849 290.278 290.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 6.4e-05 512 210 256 205824 19.2743 6.68397 42.5481 208.434 277.148 277.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 780 6.4e-05 4096 240 3328 198144 122.43 55.6098 2412.25 1673.36 4263.84 4263.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 400 6.4e-05 2048 115 960 101376 92.0178 28.2773 194.438 832.707 1147.63 1147.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 0.001024 4096 450 640 13056 2.70902 22.4888 122.883 148.126 148.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.001024 1024 340 512 17376 0.692416 6.26086 26.2636 33.2607 33.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1590 0.000128 1024 180 512 143616 8.98371 6.83008 68.1045 209.96 293.982 294.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 0.000256 2048 180 512 74400 7.076 51.6948 209.62 268.434 268.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.000512 2048 160 896 31104 3.49594 37.6492 104.887 146.075 146.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 3.2e-05 2048 370 1216 337920 176.306 55.6992 799.166 1664.74 2696.13 2696.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 510 0.000256 2048 200 960 16896 15.6869 6.9847 31.2102 214.085 268.092 268.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 6.4e-05 512 210 256 202752 19.1553 6.61965 66.7263 206.254 298.978 299.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 780 6.4e-05 4096 240 3328 198144 122.309 55.5841 1993.39 1668.78 3840.24 3840.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 400 6.4e-05 2048 115 960 101376 91.7594 28.0166 160.475 828.281 1108.72 1108.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 0.001024 4096 450 640 12960 2.70746 19.4949 122.24 144.486 144.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.001024 1024 340 512 17280 0.692416 5.23878 26.1902 32.1644 32.2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1590 0.000128 1024 180 512 144000 9.01344 6.84851 57.9466 209.588 283.496 283.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 0.000256 2048 180 512 74304 7.0407 42.3292 209.415 258.825 258.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.000512 2048 160 896 30960 3.47411 31.189 104.595 139.301 139.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 3.2e-05 2048 370 1216 331776 176.714 55.425 645.46 1656.84 2534.65 2534.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 510 0.000256 2048 200 960 16128 15.6797 6.95501 24.2434 212.371 259.378 259.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 830 6.4e-05 512 210 256 193536 19.5548 6.57933 65.2852 204.135 295.771 295.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 780 6.4e-05 4096 240 3328 196608 122.123 55.3702 1760.53 1664.89 3603.09 3603.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 400 6.4e-05 2048 115 960 98304 91.7217 27.9245 139.532 824.286 1083.65 1083.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1160 0.001024 4096 450 640 12864 2.70131 61.456 122.701 186.904 186.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.001024 1024 340 512 17280 0.694272 4.56106 26.2594 31.556 31.6127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1590 0.000128 1024 180 512 143616 8.99558 6.83206 51.8268 209.392 277.15 277.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 0.000256 2048 180 512 74304 7.05123 37.9233 209.543 254.559 254.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.000512 2048 160 896 30912 3.46602 28.0317 104.59 136.132 136.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 3.2e-05 2048 370 1216 331776 175.586 55.0216 572.626 1648.01 2451.46 2451.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 510 0.000256 2048 200 960 15360 15.6635 6.93453 23.8783 213.933 260.55 260.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 830 6.4e-05 512 210 256 196608 19.621 6.61808 63.8065 206.22 296.487 296.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 780 6.4e-05 4096 240 3328 195840 122.912 55.6154 1538.51 1671.26 3388.47 3388.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 400 6.4e-05 2048 115 960 99840 91.7176 27.9511 449.801 825.465 1395.13 1395.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1160 0.001024 4096 450 640 12960 2.7136 62.194 122.601 187.552 187.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.001024 1024 340 512 17040 0.688128 4.07347 26.0282 30.8333 30.8903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1590 0.000128 1024 180 512 143040 8.98544 6.84237 46.4828 209.19 271.606 271.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 0.000256 2048 180 512 74160 7.04717 33.2803 209.537 249.91 249.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 830 0.000512 2048 160 896 30960 3.49142 103.55 104.976 212.062 212.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 930 3.2e-05 2048 370 1216 322560 178.101 55.2328 491.461 1649.96 2374.98 2375.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 510 0.000256 2048 200 960 15360 15.6903 7.00813 20.994 212.826 256.641 256.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 830 6.4e-05 512 210 256 199680 19.4077 6.62909 66.465 206.502 299.222 299.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 780 6.4e-05 4096 240 3328 198912 122.864 55.7216 3662.71 1672.4 5513.86 5513.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 400 6.4e-05 2048 115 960 103936 92.2409 28.3597 299.346 836.399 1256.53 1256.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 0.001024 4096 450 640 13160 2.72355 34.6295 125.219 162.616 162.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.001024 1024 340 512 17416 0.696096 9.21504 26.2521 36.2051 36.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 0.000128 1024 180 512 144032 9.02726 6.84093 94.3766 209.504 319.851 319.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 0.000256 2048 180 512 74424 7.05034 77.7238 209.496 294.312 294.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.000512 2048 160 896 31136 3.49555 56.9615 104.827 165.327 165.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 3.2e-05 2048 370 1216 344064 176.225 56.0281 1224.29 1672.17 3128.93 3129.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 510 0.000256 2048 200 960 17920 15.7368 7.05312 49.6374 220.867 293.425 293.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 6.4e-05 512 210 256 207872 19.3354 6.73178 41.4181 209.278 276.979 277.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 780 6.4e-05 4096 240 3328 198912 122.47 55.6667 2320.09 1673.36 4171.76 4171.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 400 6.4e-05 2048 115 960 103936 92.1048 28.3832 191.268 836.74 1148.69 1148.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 0.001024 4096 450 640 13104 2.71565 22.7142 124.625 150.098 150.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.001024 1024 340 512 17360 0.69344 5.9848 26.2621 32.9836 33.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 0.000128 1024 180 512 143808 8.99072 6.84029 60.6002 209.361 285.894 285.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 0.000256 2048 180 512 74368 7.10099 49.6948 209.584 266.424 266.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.000512 2048 160 896 31024 3.48314 36.6756 104.716 144.919 144.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 3.2e-05 2048 370 1216 344064 175.953 55.9732 779.366 1672.99 2684.51 2684.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 510 0.000256 2048 200 960 17920 15.7085 7.10682 32.9968 220.051 275.99 276.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 6.4e-05 512 210 256 200704 19.3956 6.63782 26.4981 207.027 259.771 259.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 780 6.4e-05 4096 240 3328 198912 122.746 55.7343 1966.7 1675.02 3820.37 3820.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 400 6.4e-05 2048 115 960 102144 92.7851 28.369 160.964 837.591 1119.9 1120.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 0.001024 4096 450 640 12936 2.70509 19.2284 123.053 145.031 145.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.001024 1024 340 512 17304 0.695968 5.19795 26.2874 32.2239 32.2809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 0.000128 1024 180 512 143808 9.02506 6.84272 51.4224 209.609 277 277.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 0.000256 2048 180 512 74256 7.08941 41.8408 209.597 258.57 258.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.000512 2048 160 896 30912 3.47341 30.6465 104.655 138.818 138.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 3.2e-05 2048 370 1216 344064 176.195 56.1558 661.539 1676.29 2570.4 2570.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 510 0.000256 2048 200 960 17472 15.8147 7.09418 26.4927 217.175 266.703 266.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 6.4e-05 512 210 256 204288 19.5926 6.72934 22.6907 209.547 258.771 258.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 780 6.4e-05 4096 240 3328 197120 122.669 55.6017 1712.86 1673.99 3565.28 3565.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 400 6.4e-05 2048 115 960 100352 91.6121 27.988 139.953 827.443 1087.18 1087.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 0.001024 4096 450 640 12992 2.72323 16.7754 122.828 142.367 142.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.001024 1024 340 512 17248 0.69632 4.66758 26.2641 31.6702 31.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1590 0.000128 1024 180 512 143360 8.9727 6.83622 50.9395 209.519 276.365 276.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 0.000256 2048 180 512 74144 7.04922 36.8593 209.287 253.236 253.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.000512 2048 160 896 30912 3.47955 27.5217 104.716 135.758 135.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 3.2e-05 2048 370 1216 329728 176.716 55.2147 558.806 1654.13 2445.08 2445.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 510 0.000256 2048 200 960 16128 15.6582 6.94976 21.5863 216.445 260.768 260.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 6.4e-05 512 210 256 186368 19.7286 6.57142 55.7509 202.208 284.474 284.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 780 6.4e-05 4096 240 3328 192640 123.235 55.3192 1486.13 1659.19 3324.05 3324.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 400 6.4e-05 2048 115 960 89600 93.4205 27.7668 112.839 817.662 1051.87 1052.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1160 0.001024 4096 450 640 12880 2.71466 55.2326 121.735 179.725 179.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.001024 1024 340 512 17080 0.691424 4.12886 26.106 30.9692 31.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1590 0.000128 1024 180 512 143360 9.02624 6.84221 46.3803 209.21 271.56 271.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 0.000256 2048 180 512 74200 7.04429 33.8207 209.498 250.407 250.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.000512 2048 160 896 30800 3.46912 24.6252 104.529 132.666 132.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 3.2e-05 2048 370 1216 322560 176.539 54.7982 490.92 1635.24 2357.71 2357.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 510 0.000256 2048 200 960 15680 15.5861 6.92173 21.7547 210.448 254.856 254.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 830 6.4e-05 512 210 256 197120 19.3506 6.59168 60.2469 204.564 290.963 291.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 780 6.4e-05 4096 240 3328 199680 122.357 55.6248 3627.57 1675.61 5481.33 5481.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 400 6.4e-05 2048 115 960 104448 91.7268 28.3816 297.727 835.281 1253.3 1253.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 0.001024 4096 450 640 13120 2.71347 34.3462 124.323 161.425 161.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.001024 1024 340 512 17408 0.694272 9.00419 26.2575 35.9964 36.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 0.000128 1024 180 512 143872 8.99037 6.83216 94.0724 209.614 319.609 319.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 0.000256 2048 180 512 74432 7.06179 76.6619 209.599 293.364 293.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.000512 2048 160 896 31104 3.47955 56.6095 104.788 164.921 164.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 3.2e-05 2048 370 1216 339968 176.971 55.8888 1197.14 1671.83 3102.04 3102.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 510 0.000256 2048 200 960 17408 15.7009 7.01411 46.9856 219.33 289.16 289.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 6.4e-05 512 210 256 208896 19.1554 6.70397 41.4705 208.928 276.467 276.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 780 6.4e-05 4096 240 3328 198656 122.217 55.5599 2419.09 1671.66 4268.7 4268.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 400 6.4e-05 2048 115 960 102400 92.1947 28.375 198.397 835.91 1155.06 1155.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 0.001024 4096 450 640 13056 2.71344 22.6652 123.348 148.77 148.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.001024 1024 340 512 17280 0.692224 6.00474 26.1918 32.9305 32.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 0.000128 1024 180 512 143360 8.9711 6.82944 63.0708 209.164 288.136 288.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 0.000256 2048 180 512 74368 7.03427 52.284 209.744 269.105 269.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.000512 2048 160 896 30976 3.47302 38.0074 104.694 146.217 146.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 3.2e-05 2048 370 1216 335872 177.905 55.8845 796.954 1671.3 2702.26 2702.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 510 0.000256 2048 200 960 17408 15.7215 7.03488 32.0245 218.771 273.677 273.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 6.4e-05 512 210 256 204800 19.4531 6.70659 27.7663 209.133 263.29 263.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 780 6.4e-05 4096 240 3328 196608 122.115 55.3656 1989.24 1666.72 3833.61 3833.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 400 6.4e-05 2048 115 960 98304 91.6668 27.9593 159.49 825.191 1104.5 1104.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 0.001024 4096 450 640 12864 2.70131 18.7503 122.403 143.897 143.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.001024 1024 340 512 17280 0.692032 5.11795 26.2823 32.1366 32.1917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 0.000128 1024 180 512 143616 8.98563 6.83258 52.7768 209.622 278.319 278.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 0.000256 2048 180 512 74304 7.03936 43.391 209.77 260.248 260.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.000512 2048 160 896 30912 3.46749 32.121 104.704 140.337 140.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 3.2e-05 2048 370 1216 331776 175.612 55.1268 651.229 1649.67 2531.85 2532.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 510 0.000256 2048 200 960 15360 15.6536 6.92771 25.1218 211.013 258.844 258.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 6.4e-05 512 210 256 196608 19.5937 6.61526 22.2348 206.449 255.108 255.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 780 6.4e-05 4096 240 3328 196608 122.769 55.5602 1829.16 1671.12 3678.78 3678.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 400 6.4e-05 2048 115 960 98304 93.3793 28.3177 147.163 835.613 1104.66 1104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 0.001024 4096 450 640 12800 2.7025 18.3706 123.646 144.759 144.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.001024 1024 340 512 17152 0.690496 4.54397 26.1724 31.4478 31.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 0.000128 1024 180 512 143360 8.99264 6.83197 48.815 209.193 273.936 274.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 0.000256 2048 180 512 74240 7.24118 40.6446 209.592 257.521 257.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.000512 2048 160 896 30720 3.46154 29.1942 104.27 136.968 137.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 930 3.2e-05 2048 370 1216 327680 180.586 55.9235 593.921 1671.12 2501.77 2501.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 510 0.000256 2048 200 960 16384 15.8344 7.07648 23.9558 216.627 263.625 263.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 6.4e-05 512 210 256 196608 20.1038 6.70477 20.7439 209.058 256.826 256.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 780 6.4e-05 4096 240 3328 194560 121.35 55.0111 1674.04 1649.14 3499.71 3499.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 400 6.4e-05 2048 115 960 92160 93.4938 27.952 128.579 824.63 1074.85 1074.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 0.001024 4096 450 640 12800 2.70746 15.9355 122.217 140.903 140.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.001024 1024 340 512 16960 0.688128 4.56189 25.9955 31.2882 31.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 0.000128 1024 180 512 142080 8.96134 6.82189 45.0104 208.19 269.084 269.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 0.000256 2048 180 512 73920 7.0264 37.5258 208.857 253.454 253.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.000512 2048 160 896 30720 3.46726 26.948 104.422 134.881 134.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 930 3.2e-05 2048 370 1216 327680 176.588 55.0906 547.486 1648.25 2427.63 2427.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 510 0.000256 2048 200 960 15360 15.682 6.94858 22.2096 213.434 258.397 258.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 6.4e-05 512 210 256 204800 19.0143 6.62163 20.3518 207.992 254.193 254.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 780 6.4e-05 4096 240 3328 190464 122.54 54.9872 1542 1649.97 3369.67 3369.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 400 6.4e-05 2048 115 960 98304 91.7954 27.9962 130.832 825.011 1075.83 1075.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 0.001024 4096 450 640 12672 2.69722 15.0671 121.708 139.516 139.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.001024 1024 340 512 16896 0.694112 4.32755 26.0053 31.0714 31.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1590 0.000128 1024 180 512 142848 8.96154 6.83206 47.2467 208.671 271.813 271.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 0.000256 2048 180 512 74112 7.14 35.0979 209.597 251.879 251.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.000512 2048 160 896 30720 3.4728 26.0669 104.618 134.203 134.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 3.2e-05 2048 370 1216 319488 179.265 55.2021 505.824 1648.83 2389.34 2389.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 510 0.000256 2048 200 960 15360 15.7108 6.95098 20.8541 214.545 258.192 258.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 6.4e-05 512 210 256 172032 20.2122 6.53926 47.7809 198.17 272.927 273.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 780 6.4e-05 4096 240 3328 198656 123.032 55.6748 5506.42 1675.34 7360.65 7360.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 400 6.4e-05 2048 115 1024 96256 94.7659 28.3593 452.304 852.044 1427.67 1427.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 0.001024 4096 450 640 13216 2.73392 60.4104 114.577 177.764 177.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1700 0.001024 1024 340 512 17488 0.704896 12.4269 26.3051 39.4814 39.5387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 0.000128 1024 180 512 143168 9.06669 6.84477 143.268 209.638 368.923 369.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1910 0.000256 2048 180 512 74480 7.05331 107.659 209.592 324.349 324.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.000512 2048 160 896 31184 3.49174 83.1938 104.88 191.611 191.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 930 3.2e-05 2048 370 1280 342016 178.517 56.1934 2038.91 1679.6 3953.45 3953.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 510 0.000256 2048 200 1024 10752 16.4097 7.04752 42.9607 220.068 286.622 286.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 6.4e-05 512 210 256 169984 22.377 6.74211 50.775 209.589 289.701 289.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 780 6.4e-05 4096 240 3328 198656 122.404 55.6059 3498.46 1675.44 5352.09 5352.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 400 6.4e-05 2048 115 1024 96256 94.437 28.3303 441.861 837.891 1402.71 1402.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1160 0.001024 4096 450 640 13184 2.72931 54.7164 124.344 181.834 181.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 0.001024 1024 340 512 17472 0.700416 9.1095 26.3098 36.1618 36.2187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1590 0.000128 1024 180 512 143104 8.99296 7.11331 98.5597 209.573 324.339 324.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1910 0.000256 2048 180 512 74464 7.03549 74.9844 209.593 291.657 291.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 830 0.000512 2048 160 896 31168 3.48365 88.5555 104.874 196.958 197.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 930 3.2e-05 2048 370 1280 342016 177.221 56.064 1816.32 1676.15 3725.98 3726.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 510 0.000256 2048 200 1024 10752 16.3942 7.0656 42.4729 217.228 283.292 283.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 830 6.4e-05 512 210 256 167936 22.3528 6.7072 48.6372 208.913 286.824 286.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 780 6.4e-05 4096 240 3328 198656 122.5 55.6319 2261.88 1675.22 4115.41 4115.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 400 6.4e-05 2048 115 1024 94208 94.7353 28.2685 414.36 834.951 1372.51 1372.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1160 0.001024 4096 450 640 13120 2.7095 54.2373 124.453 181.443 181.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 0.001024 1024 340 512 17408 0.698304 5.74358 26.2562 32.7418 32.7987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1590 0.000128 1024 180 512 143104 9.0039 6.83418 66.1184 209.569 291.625 291.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1910 0.000256 2048 180 512 74432 7.09046 48.5689 209.548 265.251 265.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 830 0.000512 2048 160 896 31104 3.47955 88.0293 104.776 196.328 196.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 930 3.2e-05 2048 370 1280 339968 177.274 55.8756 1667.35 1669.52 3570.25 3570.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 510 0.000256 2048 200 1024 10240 16.4076 7.01254 38.3083 218.224 280.077 280.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 830 6.4e-05 512 210 256 167936 22.3842 6.7072 48.731 212.181 290.215 290.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 780 6.4e-05 4096 240 3328 198144 122.427 55.5911 1842.49 1673.06 3693.74 3693.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 400 6.4e-05 2048 115 1024 92160 94.5814 28.1555 401.24 832.487 1356.65 1356.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1160 0.001024 4096 450 640 13056 2.70858 53.0843 122.992 178.826 178.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 0.001024 1024 340 512 17376 0.704192 4.86646 26.2651 31.8767 31.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1590 0.000128 1024 180 512 142848 8.9865 6.83008 55.1494 209.321 280.388 280.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1910 0.000256 2048 180 512 74400 7.08314 39.9663 209.598 256.69 256.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 830 0.000512 2048 160 896 31104 3.48563 87.577 105.749 196.855 196.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 930 3.2e-05 2048 370 1280 337920 176.805 55.6538 1641.23 1664.51 3538.42 3538.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 510 0.000256 2048 200 1024 9984 16.3837 6.99802 36.7545 218.647 278.91 279.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 830 6.4e-05 512 210 256 159744 22.474 6.61709 46.0494 209.808 285.165 285.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 780 6.4e-05 4096 240 3328 196608 122.698 55.567 1632.66 1669.99 3481.09 3481.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 400 6.4e-05 2048 115 1024 94208 94.7388 28.3684 407.461 835.058 1365.82 1365.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1160 0.001024 4096 450 640 13056 2.71357 53.6798 123.403 179.839 179.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 0.001024 1024 340 512 17280 0.69632 4.11866 26.1683 31.0259 31.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1590 0.000128 1024 180 512 142336 9.0071 7.07744 143.903 208.957 369.048 369.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1910 0.000256 2048 180 512 74368 7.05533 116.053 209.533 332.69 332.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 830 0.000512 2048 160 896 30976 3.47136 87.2858 104.591 195.391 195.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 930 3.2e-05 2048 370 1280 335872 178.435 55.9923 1608.82 1670.62 3514.09 3514.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 510 0.000256 2048 200 1024 10240 16.4471 7.01795 37.5411 219.87 281.006 281.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 830 6.4e-05 512 210 256 163840 22.6628 6.70541 47.0319 208.925 285.546 285.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 780 6.4e-05 4096 240 3328 197120 122.769 55.6159 1504.42 1676.1 3359.08 3359.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 400 6.4e-05 2048 115 1024 92160 95.3667 28.3095 397.213 838.114 1359.2 1359.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1160 0.001024 4096 450 640 12960 2.70336 53.5287 123.293 179.569 179.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 0.001024 1024 340 512 17280 0.696224 4.18611 26.2207 31.1462 31.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1590 0.000128 1024 180 512 142080 8.99021 6.82048 144.359 208.885 369.158 369.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1910 0.000256 2048 180 512 74240 7.06525 115.857 209.334 332.3 332.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 830 0.000512 2048 160 896 31040 3.48774 87.978 104.874 196.383 196.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 930 3.2e-05 2048 370 1280 337920 178.315 56.1467 1610.8 1675.63 3521.12 3521.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 510 0.000256 2048 200 1024 8960 16.3077 7.02896 32.9692 214.577 271.017 271.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 830 6.4e-05 512 210 256 163840 22.1712 9.27552 46.964 206.249 284.879 285.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 780 6.4e-05 4096 240 3328 196608 122.143 55.3913 1386.1 1666.48 3230.29 3230.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 400 6.4e-05 2048 115 1024 86016 95.0564 27.99 394.376 825.076 1342.69 1342.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1160 0.001024 4096 450 640 12864 2.70131 52.8813 121.923 177.55 177.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 0.001024 1024 340 512 17280 0.697632 3.92214 26.2832 30.946 31.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1590 0.000128 1024 180 512 142848 9.03078 6.83043 144.656 209.59 370.208 370.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1910 0.000256 2048 180 512 74304 7.03763 115.855 209.741 332.677 332.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 0.000512 2048 160 896 30912 3.47494 87.1265 104.698 195.348 195.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 930 3.2e-05 2048 370 1280 331776 176.104 55.1958 1563.5 1650.22 3445.24 3445.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 510 0.000256 2048 200 1024 9216 16.3183 7.00198 39.0495 212.56 275.057 275.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 6.4e-05 512 210 256 159744 22.4935 6.61606 46.8206 206.42 282.562 282.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 780 6.4e-05 4096 240 3328 197120 122.596 55.6213 1305.31 1674.96 3158.66 3158.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 400 6.4e-05 2048 115 1024 86016 95.4315 27.988 391.747 828.137 1343.5 1343.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1160 0.001024 4096 450 640 12992 2.71757 53.2302 123.015 179.006 179.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1700 0.001024 1024 340 512 17248 0.704416 3.66707 26.2824 30.6978 30.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1590 0.000128 1024 180 512 142464 9.02016 6.83213 145.24 209.642 370.835 370.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1910 0.000256 2048 180 512 74144 7.02672 116.129 209.407 332.607 332.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 0.000512 2048 160 896 30912 3.4759 87.1498 104.786 195.455 195.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 930 3.2e-05 2048 370 1280 329728 177.168 55.2284 1551.5 1656.67 3440.78 3440.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 510 0.000256 2048 200 1024 8960 16.3835 6.96995 37.9462 213.783 275.211 275.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 6.4e-05 512 210 256 157696 22.014 6.57386 45.9871 202.335 277.123 277.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 780 6.4e-05 4096 240 3328 196608 122.802 55.564 1237.29 1671.25 3087.07 3087.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 400 6.4e-05 2048 115 1024 90112 95.6882 28.2814 410.664 835.646 1370.47 1370.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1160 0.001024 4096 450 640 12800 2.7 52.7882 122.778 178.309 178.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1700 0.001024 1024 340 512 17152 0.694336 3.1335 26.1802 30.0517 30.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1590 0.000128 1024 180 512 142336 9.03344 6.83501 143.51 209.193 368.673 368.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1910 0.000256 2048 180 512 74240 7.04512 115.987 209.597 332.672 332.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 0.000512 2048 160 896 30720 3.45443 86.53 104.28 194.309 194.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 930 3.2e-05 2048 370 1280 327680 181.169 55.8738 1544.55 1670.43 3452.26 3452.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 510 0.000256 2048 200 1024 10240 16.4776 7.0559 43.2596 218.184 285.108 285.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 6.4e-05 512 210 256 163840 22.6938 6.70925 48.1343 209.07 286.825 286.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 780 6.4e-05 4096 240 3360 197120 122.853 55.618 4422.84 1674.99 6276.48 6276.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 400 6.4e-05 2048 115 960 93184 93.7071 28.0209 395.952 828.046 1345.92 1346.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 0.001024 4096 450 660 12768 2.7177 51.2348 122.978 176.973 177.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1700 0.001024 1024 340 540 17024 0.7064 3.55357 26.1277 30.43 30.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 0.000128 1024 180 540 143360 9.01187 6.83213 142.931 209.648 368.522 368.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1910 0.000256 2048 180 480 74368 7.0599 105.65 209.405 322.159 322.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 0.000512 2048 160 900 30912 3.47805 86.0549 104.877 194.455 194.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 930 3.2e-05 2048 370 1200 329728 177.878 55.2097 1780.4 1655.19 3668.9 3669.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 510 0.000256 2048 200 960 19712 15.3912 7.02874 75.8435 214.886 313.274 313.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 6.4e-05 512 210 240 200704 18.6807 6.56384 54.9371 202.326 282.717 282.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 780 6.4e-05 4096 240 3328 197120 122.835 55.6164 4302.52 1675.15 6156.3 6156.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 400 6.4e-05 2048 115 960 100352 91.967 27.9892 418.987 828.203 1367.34 1367.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 0.001024 4096 450 640 12992 2.72029 51.1932 123.324 177.283 177.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1700 0.001024 1024 340 512 17248 0.70192 3.35354 26.2898 30.3862 30.4476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 0.000128 1024 180 512 143360 9.02282 6.83104 134.057 209.816 359.828 359.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1910 0.000256 2048 180 512 74144 7.06326 107.987 209.426 324.52 324.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 0.000512 2048 160 896 30912 3.47629 83.2143 104.793 191.53 191.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 930 3.2e-05 2048 370 1216 329728 178.044 55.2263 1725.15 1655.27 3613.93 3614.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 510 0.000256 2048 200 960 16128 15.7343 6.9512 61.0516 213.918 297.787 297.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 6.4e-05 512 210 256 186368 19.7663 6.56384 52.7326 202.354 281.635 281.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 780 6.4e-05 4096 240 3350 197120 122.094 55.3155 4493.95 1661.2 6332.74 6332.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 400 6.4e-05 2048 115 1000 89600 93.8369 27.762 393.624 818.771 1334.18 1334.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 0.001024 4096 450 650 12600 2.69722 50.7813 121.632 175.154 175.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1700 0.001024 1024 340 550 17080 0.701984 3.40003 26.3418 30.486 30.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 0.000128 1024 180 500 144480 9.04541 6.84374 139.527 209.546 365.063 365.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1910 0.000256 2048 180 500 74200 7.04262 114.555 209.531 331.174 331.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 0.000512 2048 160 900 30800 3.46506 82.6416 104.746 190.895 190.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 930 3.2e-05 2048 370 1200 322560 177.786 54.8926 1726.92 1637.96 3597.78 3597.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 510 0.000256 2048 200 1000 15680 15.6749 6.91862 63.9932 211.19 297.905 298.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 6.4e-05 512 210 200 179200 20.8043 6.59251 41.3439 204.808 273.767 273.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 780 6.4e-05 4096 240 3360 197120 122.102 55.3205 4447.11 1659.61 6284.31 6284.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 400 6.4e-05 2048 115 960 98560 91.59 27.8283 429.126 818.038 1366.77 1366.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 0.001024 4096 450 672 12600 2.7193 52.5619 122.286 177.608 177.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1700 0.001024 1024 340 528 17080 0.698208 3.21587 26.2013 30.158 30.2136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 0.000128 1024 180 528 144480 9.03763 6.84128 145.335 210.324 371.64 371.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1910 0.000256 2048 180 480 74200 7.03878 108.384 208.955 324.42 324.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 0.000512 2048 160 912 30520 3.45891 85.9099 104.406 193.818 193.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 930 3.2e-05 2048 370 1200 340480 172.085 54.7546 1866.1 1634.79 3727.94 3728.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 510 0.000256 2048 200 960 15680 15.6642 6.92163 63.219 213.308 299.242 299.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 6.4e-05 512 210 240 179200 20.8024 6.58819 47.226 204.62 279.447 279.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 780 6.4e-05 4096 240 3328 200704 121.809 55.5665 4459.53 1670.79 6307.87 6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 400 6.4e-05 2048 115 960 106496 91.5872 28.2965 441.376 835.607 1397.06 1397.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 0.001024 4096 450 640 13056 2.71565 49.6906 123.793 176.244 176.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1700 0.001024 1024 340 512 17280 0.698592 3.60429 26.184 30.5303 30.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 0.000128 1024 180 512 144896 8.98058 6.8369 137.395 209.046 362.363 362.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1910 0.000256 2048 180 480 74496 7.04762 105.24 209.368 321.7 321.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 0.000512 2048 160 896 30976 3.47718 83.8346 104.646 192.002 192.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 930 3.2e-05 2048 370 1184 352256 174.264 55.8942 1817.75 1670.32 3718.46 3718.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 510 0.000256 2048 200 960 21504 15.4153 7.02464 82.0579 217.086 321.718 321.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 6.4e-05 512 210 224 212992 18.93 6.70867 51.2333 209.018 286.105 286.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 780 6.4e-05 4096 240 3328 192000 121.722 54.9951 2053.05 1651.99 3881.92 3882.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 400 6.4e-05 2048 115 960 92160 93.4932 27.9698 556.617 826.06 1504.33 1504.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 0.001024 4096 450 640 12480 2.69443 70.1052 121.957 194.799 194.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.001024 1024 340 512 16800 0.688928 5.55222 26.028 32.3133 32.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 0.000128 1024 180 512 144000 8.96944 6.82883 182.863 209.512 408.276 408.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1910 0.000256 2048 180 480 73920 7.04 153.737 209.624 370.443 370.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 0.000512 2048 160 896 30720 3.49402 119.491 104.983 228.01 228.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 930 3.2e-05 2048 370 1184 337920 173.502 55.2325 2278.85 1650.64 4158.44 4158.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 510 0.000256 2048 200 960 19200 15.3666 6.95501 108.839 217.123 348.412 348.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 6.4e-05 512 210 224 184320 20.6076 6.62733 62.092 206.667 296.213 296.368
