// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Haaris_Core,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1761-3,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=36,HLS_SYN_DSP=61,HLS_SYN_FF=18336,HLS_SYN_LUT=32634,HLS_VERSION=2018_2}" *)

module Haaris_Core (
        s_axi_ctrl_AWVALID,
        s_axi_ctrl_AWREADY,
        s_axi_ctrl_AWADDR,
        s_axi_ctrl_WVALID,
        s_axi_ctrl_WREADY,
        s_axi_ctrl_WDATA,
        s_axi_ctrl_WSTRB,
        s_axi_ctrl_ARVALID,
        s_axi_ctrl_ARREADY,
        s_axi_ctrl_ARADDR,
        s_axi_ctrl_RVALID,
        s_axi_ctrl_RREADY,
        s_axi_ctrl_RDATA,
        s_axi_ctrl_RRESP,
        s_axi_ctrl_BVALID,
        s_axi_ctrl_BREADY,
        s_axi_ctrl_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        src_axis_TDATA,
        src_axis_TKEEP,
        src_axis_TSTRB,
        src_axis_TUSER,
        src_axis_TLAST,
        src_axis_TID,
        src_axis_TDEST,
        dst_axis_TDATA,
        dst_axis_TKEEP,
        dst_axis_TSTRB,
        dst_axis_TUSER,
        dst_axis_TLAST,
        dst_axis_TID,
        dst_axis_TDEST,
        src_axis_TVALID,
        src_axis_TREADY,
        dst_axis_TVALID,
        dst_axis_TREADY
);

parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [31:0] src_axis_TDATA;
input  [3:0] src_axis_TKEEP;
input  [3:0] src_axis_TSTRB;
input  [0:0] src_axis_TUSER;
input  [0:0] src_axis_TLAST;
input  [0:0] src_axis_TID;
input  [0:0] src_axis_TDEST;
output  [7:0] dst_axis_TDATA;
output  [0:0] dst_axis_TKEEP;
output  [0:0] dst_axis_TSTRB;
output  [0:0] dst_axis_TUSER;
output  [0:0] dst_axis_TLAST;
output  [0:0] dst_axis_TID;
output  [0:0] dst_axis_TDEST;
input   src_axis_TVALID;
output   src_axis_TREADY;
output   dst_axis_TVALID;
input   dst_axis_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] rows;
wire   [31:0] cols;
wire   [31:0] k;
wire   [31:0] threshold;
wire    Haaris_Core_entry242_U0_ap_start;
wire    Haaris_Core_entry242_U0_start_full_n;
wire    Haaris_Core_entry242_U0_ap_done;
wire    Haaris_Core_entry242_U0_ap_continue;
wire    Haaris_Core_entry242_U0_ap_idle;
wire    Haaris_Core_entry242_U0_ap_ready;
wire    Haaris_Core_entry242_U0_start_out;
wire    Haaris_Core_entry242_U0_start_write;
wire   [31:0] Haaris_Core_entry242_U0_rows_out_din;
wire    Haaris_Core_entry242_U0_rows_out_write;
wire   [31:0] Haaris_Core_entry242_U0_rows_out1_din;
wire    Haaris_Core_entry242_U0_rows_out1_write;
wire   [31:0] Haaris_Core_entry242_U0_cols_out_din;
wire    Haaris_Core_entry242_U0_cols_out_write;
wire   [31:0] Haaris_Core_entry242_U0_cols_out2_din;
wire    Haaris_Core_entry242_U0_cols_out2_write;
wire   [31:0] Haaris_Core_entry242_U0_k_out_din;
wire    Haaris_Core_entry242_U0_k_out_write;
wire   [31:0] Haaris_Core_entry242_U0_threshold_out_din;
wire    Haaris_Core_entry242_U0_threshold_out_write;
wire    Block_Mat_exit47_pro_U0_ap_start;
wire    Block_Mat_exit47_pro_U0_start_full_n;
wire    Block_Mat_exit47_pro_U0_ap_done;
wire    Block_Mat_exit47_pro_U0_ap_continue;
wire    Block_Mat_exit47_pro_U0_ap_idle;
wire    Block_Mat_exit47_pro_U0_ap_ready;
wire    Block_Mat_exit47_pro_U0_start_out;
wire    Block_Mat_exit47_pro_U0_start_write;
wire    Block_Mat_exit47_pro_U0_rows_read;
wire    Block_Mat_exit47_pro_U0_cols_read;
wire   [31:0] Block_Mat_exit47_pro_U0_src_rows_V_out_din;
wire    Block_Mat_exit47_pro_U0_src_rows_V_out_write;
wire   [31:0] Block_Mat_exit47_pro_U0_src_cols_V_out_din;
wire    Block_Mat_exit47_pro_U0_src_cols_V_out_write;
wire   [31:0] Block_Mat_exit47_pro_U0_gray_rows_V_out_din;
wire    Block_Mat_exit47_pro_U0_gray_rows_V_out_write;
wire   [31:0] Block_Mat_exit47_pro_U0_gray_cols_V_out_din;
wire    Block_Mat_exit47_pro_U0_gray_cols_V_out_write;
wire   [31:0] Block_Mat_exit47_pro_U0_dst0_rows_V_out_din;
wire    Block_Mat_exit47_pro_U0_dst0_rows_V_out_write;
wire   [31:0] Block_Mat_exit47_pro_U0_dst0_cols_V_out_din;
wire    Block_Mat_exit47_pro_U0_dst0_cols_V_out_write;
wire   [31:0] Block_Mat_exit47_pro_U0_dst1_rows_V_out_din;
wire    Block_Mat_exit47_pro_U0_dst1_rows_V_out_write;
wire   [31:0] Block_Mat_exit47_pro_U0_dst1_cols_V_out_din;
wire    Block_Mat_exit47_pro_U0_dst1_cols_V_out_write;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_start_out;
wire    AXIvideo2Mat_U0_start_write;
wire    AXIvideo2Mat_U0_src_axis_TREADY;
wire    AXIvideo2Mat_U0_img_rows_V_read;
wire    AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire   [31:0] AXIvideo2Mat_U0_img_rows_V_out_din;
wire    AXIvideo2Mat_U0_img_rows_V_out_write;
wire   [31:0] AXIvideo2Mat_U0_img_cols_V_out_din;
wire    AXIvideo2Mat_U0_img_cols_V_out_write;
wire    CvtColor_U0_ap_start;
wire    CvtColor_U0_ap_done;
wire    CvtColor_U0_ap_continue;
wire    CvtColor_U0_ap_idle;
wire    CvtColor_U0_ap_ready;
wire    CvtColor_U0_p_src_rows_V_read;
wire    CvtColor_U0_p_src_cols_V_read;
wire    CvtColor_U0_p_src_data_stream_0_V_read;
wire    CvtColor_U0_p_src_data_stream_1_V_read;
wire    CvtColor_U0_p_src_data_stream_2_V_read;
wire   [7:0] CvtColor_U0_p_dst_data_stream_V_din;
wire    CvtColor_U0_p_dst_data_stream_V_write;
wire    Block_Mat_exit4750_p_U0_ap_start;
wire    Block_Mat_exit4750_p_U0_start_full_n;
wire    Block_Mat_exit4750_p_U0_ap_done;
wire    Block_Mat_exit4750_p_U0_ap_continue;
wire    Block_Mat_exit4750_p_U0_ap_idle;
wire    Block_Mat_exit4750_p_U0_ap_ready;
wire    Block_Mat_exit4750_p_U0_start_out;
wire    Block_Mat_exit4750_p_U0_start_write;
wire    Block_Mat_exit4750_p_U0_rows_read;
wire    Block_Mat_exit4750_p_U0_cols_read;
wire   [31:0] Block_Mat_exit4750_p_U0_res_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_res_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_res_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_res_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_gray1_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_gray1_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_gray1_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_gray1_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_gray2_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_gray2_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_gray2_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_gray2_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_x_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_x_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_x_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_x_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_x1_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_x1_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_x1_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_x1_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_x2_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_x2_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_x2_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_x2_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_x3_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_x3_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_x3_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_x3_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_y_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_y_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_y_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_y_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_y1_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_y1_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_y1_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_y1_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_y3_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_y3_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_y3_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_y3_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_xx_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_xx_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_xx_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_xx_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_yy_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_yy_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_yy_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_yy_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_xy_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_xy_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_xy_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_xy_cols_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_gy_rows_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_gy_rows_V_out_write;
wire   [31:0] Block_Mat_exit4750_p_U0_grad_gy_cols_V_out_din;
wire    Block_Mat_exit4750_p_U0_grad_gy_cols_V_out_write;
wire    Duplicate_1_U0_ap_start;
wire    Duplicate_1_U0_ap_done;
wire    Duplicate_1_U0_ap_continue;
wire    Duplicate_1_U0_ap_idle;
wire    Duplicate_1_U0_ap_ready;
wire    Duplicate_1_U0_src_rows_V_read;
wire    Duplicate_1_U0_src_cols_V_read;
wire    Duplicate_1_U0_src_data_stream_V_read;
wire   [7:0] Duplicate_1_U0_dst1_data_stream_V_din;
wire    Duplicate_1_U0_dst1_data_stream_V_write;
wire   [7:0] Duplicate_1_U0_dst2_data_stream_V_din;
wire    Duplicate_1_U0_dst2_data_stream_V_write;
wire    Sobel_U0_ap_start;
wire    Sobel_U0_ap_done;
wire    Sobel_U0_ap_continue;
wire    Sobel_U0_ap_idle;
wire    Sobel_U0_ap_ready;
wire    Sobel_U0_p_src_rows_V_read;
wire    Sobel_U0_p_src_cols_V_read;
wire    Sobel_U0_p_src_data_stream_V_read;
wire   [14:0] Sobel_U0_p_dst_data_stream_V_V_din;
wire    Sobel_U0_p_dst_data_stream_V_V_write;
wire    Duplicate181_U0_ap_start;
wire    Duplicate181_U0_ap_done;
wire    Duplicate181_U0_ap_continue;
wire    Duplicate181_U0_ap_idle;
wire    Duplicate181_U0_ap_ready;
wire    Duplicate181_U0_src_rows_V_read;
wire    Duplicate181_U0_src_cols_V_read;
wire    Duplicate181_U0_src_data_stream_V_V_read;
wire   [14:0] Duplicate181_U0_dst1_data_stream_V_V_din;
wire    Duplicate181_U0_dst1_data_stream_V_V_write;
wire   [14:0] Duplicate181_U0_dst2_data_stream_V_V_din;
wire    Duplicate181_U0_dst2_data_stream_V_V_write;
wire    Duplicate182_U0_ap_start;
wire    Duplicate182_U0_ap_done;
wire    Duplicate182_U0_ap_continue;
wire    Duplicate182_U0_ap_idle;
wire    Duplicate182_U0_ap_ready;
wire    Duplicate182_U0_src_rows_V_read;
wire    Duplicate182_U0_src_cols_V_read;
wire    Duplicate182_U0_src_data_stream_V_V_read;
wire   [14:0] Duplicate182_U0_dst1_data_stream_V_V_din;
wire    Duplicate182_U0_dst1_data_stream_V_V_write;
wire   [14:0] Duplicate182_U0_dst2_data_stream_V_V_din;
wire    Duplicate182_U0_dst2_data_stream_V_V_write;
wire    Sobel_1_U0_ap_start;
wire    Sobel_1_U0_ap_done;
wire    Sobel_1_U0_ap_continue;
wire    Sobel_1_U0_ap_idle;
wire    Sobel_1_U0_ap_ready;
wire    Sobel_1_U0_p_src_rows_V_read;
wire    Sobel_1_U0_p_src_cols_V_read;
wire    Sobel_1_U0_p_src_data_stream_V_read;
wire   [14:0] Sobel_1_U0_p_dst_data_stream_V_V_din;
wire    Sobel_1_U0_p_dst_data_stream_V_V_write;
wire    Duplicate183_U0_ap_start;
wire    Duplicate183_U0_ap_done;
wire    Duplicate183_U0_ap_continue;
wire    Duplicate183_U0_ap_idle;
wire    Duplicate183_U0_ap_ready;
wire    Duplicate183_U0_src_rows_V_read;
wire    Duplicate183_U0_src_cols_V_read;
wire    Duplicate183_U0_src_data_stream_V_V_read;
wire   [14:0] Duplicate183_U0_dst1_data_stream_V_V_din;
wire    Duplicate183_U0_dst1_data_stream_V_V_write;
wire   [14:0] Duplicate183_U0_dst2_data_stream_V_V_din;
wire    Duplicate183_U0_dst2_data_stream_V_V_write;
wire    Duplicate_U0_ap_start;
wire    Duplicate_U0_ap_done;
wire    Duplicate_U0_ap_continue;
wire    Duplicate_U0_ap_idle;
wire    Duplicate_U0_ap_ready;
wire    Duplicate_U0_src_rows_V_read;
wire    Duplicate_U0_src_cols_V_read;
wire    Duplicate_U0_src_data_stream_V_V_read;
wire   [14:0] Duplicate_U0_dst1_data_stream_V_V_din;
wire    Duplicate_U0_dst1_data_stream_V_V_write;
wire   [14:0] Duplicate_U0_dst2_data_stream_V_V_din;
wire    Duplicate_U0_dst2_data_stream_V_V_write;
wire    Mul184_U0_ap_start;
wire    Mul184_U0_ap_done;
wire    Mul184_U0_ap_continue;
wire    Mul184_U0_ap_idle;
wire    Mul184_U0_ap_ready;
wire    Mul184_U0_src1_rows_V_read;
wire    Mul184_U0_src1_cols_V_read;
wire    Mul184_U0_src1_data_stream_V_V_read;
wire    Mul184_U0_src2_data_stream_V_V_read;
wire   [34:0] Mul184_U0_dst_data_stream_V_V_din;
wire    Mul184_U0_dst_data_stream_V_V_write;
wire    Mul185_U0_ap_start;
wire    Mul185_U0_ap_done;
wire    Mul185_U0_ap_continue;
wire    Mul185_U0_ap_idle;
wire    Mul185_U0_ap_ready;
wire    Mul185_U0_src1_rows_V_read;
wire    Mul185_U0_src1_cols_V_read;
wire    Mul185_U0_src1_data_stream_V_V_read;
wire    Mul185_U0_src2_data_stream_V_V_read;
wire   [34:0] Mul185_U0_dst_data_stream_V_V_din;
wire    Mul185_U0_dst_data_stream_V_V_write;
wire    Mul_U0_ap_start;
wire    Mul_U0_ap_done;
wire    Mul_U0_ap_continue;
wire    Mul_U0_ap_idle;
wire    Mul_U0_ap_ready;
wire    Mul_U0_src1_rows_V_read;
wire    Mul_U0_src1_cols_V_read;
wire    Mul_U0_src1_data_stream_V_V_read;
wire    Mul_U0_src2_data_stream_V_V_read;
wire   [34:0] Mul_U0_dst_data_stream_V_V_din;
wire    Mul_U0_dst_data_stream_V_V_write;
wire    BoxFilter186_U0_ap_start;
wire    BoxFilter186_U0_ap_done;
wire    BoxFilter186_U0_ap_continue;
wire    BoxFilter186_U0_ap_idle;
wire    BoxFilter186_U0_ap_ready;
wire    BoxFilter186_U0_p_src_rows_V_read;
wire    BoxFilter186_U0_p_src_cols_V_read;
wire    BoxFilter186_U0_p_src_data_stream_V_V_read;
wire   [34:0] BoxFilter186_U0_p_dst_data_stream_V_V_din;
wire    BoxFilter186_U0_p_dst_data_stream_V_V_write;
wire    BoxFilter187_U0_ap_start;
wire    BoxFilter187_U0_ap_done;
wire    BoxFilter187_U0_ap_continue;
wire    BoxFilter187_U0_ap_idle;
wire    BoxFilter187_U0_ap_ready;
wire    BoxFilter187_U0_p_src_rows_V_read;
wire    BoxFilter187_U0_p_src_cols_V_read;
wire    BoxFilter187_U0_p_src_data_stream_V_V_read;
wire   [34:0] BoxFilter187_U0_p_dst_data_stream_V_V_din;
wire    BoxFilter187_U0_p_dst_data_stream_V_V_write;
wire    BoxFilter_U0_ap_start;
wire    BoxFilter_U0_ap_done;
wire    BoxFilter_U0_ap_continue;
wire    BoxFilter_U0_ap_idle;
wire    BoxFilter_U0_ap_ready;
wire    BoxFilter_U0_p_src_rows_V_read;
wire    BoxFilter_U0_p_src_cols_V_read;
wire    BoxFilter_U0_p_src_data_stream_V_V_read;
wire   [34:0] BoxFilter_U0_p_dst_data_stream_V_V_din;
wire    BoxFilter_U0_p_dst_data_stream_V_V_write;
wire    CalCim188_U0_ap_start;
wire    CalCim188_U0_ap_done;
wire    CalCim188_U0_ap_continue;
wire    CalCim188_U0_ap_idle;
wire    CalCim188_U0_ap_ready;
wire    CalCim188_U0_p_gradx_data_stream_V_V_read;
wire    CalCim188_U0_p_grady_rows_V_read;
wire    CalCim188_U0_p_grady_cols_V_read;
wire    CalCim188_U0_p_grady_data_stream_V_V_read;
wire    CalCim188_U0_p_gradxy_data_stream_V_V_read;
wire   [31:0] CalCim188_U0_p_dst_data_stream_V_din;
wire    CalCim188_U0_p_dst_data_stream_V_write;
wire    CalCim188_U0_k_read;
wire    FindMax_U0_ap_start;
wire    FindMax_U0_ap_done;
wire    FindMax_U0_ap_continue;
wire    FindMax_U0_ap_idle;
wire    FindMax_U0_ap_ready;
wire    FindMax_U0_p_src_rows_V_read;
wire    FindMax_U0_p_src_cols_V_read;
wire    FindMax_U0_p_src_data_stream_V_read;
wire   [7:0] FindMax_U0_p_dst_data_stream_V_din;
wire    FindMax_U0_p_dst_data_stream_V_write;
wire    FindMax_U0_threshold_read;
wire    Dilate_U0_ap_start;
wire    Dilate_U0_ap_done;
wire    Dilate_U0_ap_continue;
wire    Dilate_U0_ap_idle;
wire    Dilate_U0_ap_ready;
wire    Dilate_U0_p_src_rows_V_read;
wire    Dilate_U0_p_src_cols_V_read;
wire    Dilate_U0_p_src_data_stream_V_read;
wire   [7:0] Dilate_U0_p_dst_data_stream_V_din;
wire    Dilate_U0_p_dst_data_stream_V_write;
wire    Mat2AXIvideo_U0_ap_start;
wire    Mat2AXIvideo_U0_ap_done;
wire    Mat2AXIvideo_U0_ap_continue;
wire    Mat2AXIvideo_U0_ap_idle;
wire    Mat2AXIvideo_U0_ap_ready;
wire    Mat2AXIvideo_U0_img_rows_V_read;
wire    Mat2AXIvideo_U0_img_cols_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_V_read;
wire   [7:0] Mat2AXIvideo_U0_dst_axis_TDATA;
wire    Mat2AXIvideo_U0_dst_axis_TVALID;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TKEEP;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TSTRB;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TUSER;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TLAST;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TID;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TDEST;
wire    ap_sync_continue;
wire    rows_c_full_n;
wire   [31:0] rows_c_dout;
wire    rows_c_empty_n;
wire    rows_c90_full_n;
wire   [31:0] rows_c90_dout;
wire    rows_c90_empty_n;
wire    cols_c_full_n;
wire   [31:0] cols_c_dout;
wire    cols_c_empty_n;
wire    cols_c91_full_n;
wire   [31:0] cols_c91_dout;
wire    cols_c91_empty_n;
wire    k_c_full_n;
wire   [31:0] k_c_dout;
wire    k_c_empty_n;
wire    threshold_c_full_n;
wire   [31:0] threshold_c_dout;
wire    threshold_c_empty_n;
wire    src_rows_V_c_full_n;
wire   [31:0] src_rows_V_c_dout;
wire    src_rows_V_c_empty_n;
wire    src_cols_V_c_full_n;
wire   [31:0] src_cols_V_c_dout;
wire    src_cols_V_c_empty_n;
wire    gray_rows_V_c_full_n;
wire   [31:0] gray_rows_V_c_dout;
wire    gray_rows_V_c_empty_n;
wire    gray_cols_V_c_full_n;
wire   [31:0] gray_cols_V_c_dout;
wire    gray_cols_V_c_empty_n;
wire    dst0_rows_V_c_full_n;
wire   [31:0] dst0_rows_V_c_dout;
wire    dst0_rows_V_c_empty_n;
wire    dst0_cols_V_c_full_n;
wire   [31:0] dst0_cols_V_c_dout;
wire    dst0_cols_V_c_empty_n;
wire    dst1_rows_V_c_full_n;
wire   [31:0] dst1_rows_V_c_dout;
wire    dst1_rows_V_c_empty_n;
wire    dst1_cols_V_c_full_n;
wire   [31:0] dst1_cols_V_c_dout;
wire    dst1_cols_V_c_empty_n;
wire    src_data_stream_0_V_full_n;
wire   [7:0] src_data_stream_0_V_dout;
wire    src_data_stream_0_V_empty_n;
wire    src_data_stream_1_V_full_n;
wire   [7:0] src_data_stream_1_V_dout;
wire    src_data_stream_1_V_empty_n;
wire    src_data_stream_2_V_full_n;
wire   [7:0] src_data_stream_2_V_dout;
wire    src_data_stream_2_V_empty_n;
wire    src_rows_V_c92_full_n;
wire   [31:0] src_rows_V_c92_dout;
wire    src_rows_V_c92_empty_n;
wire    src_cols_V_c93_full_n;
wire   [31:0] src_cols_V_c93_dout;
wire    src_cols_V_c93_empty_n;
wire    gray_data_stream_0_s_full_n;
wire   [7:0] gray_data_stream_0_s_dout;
wire    gray_data_stream_0_s_empty_n;
wire    res_rows_V_c_full_n;
wire   [31:0] res_rows_V_c_dout;
wire    res_rows_V_c_empty_n;
wire    res_cols_V_c_full_n;
wire   [31:0] res_cols_V_c_dout;
wire    res_cols_V_c_empty_n;
wire    gray1_rows_V_c_full_n;
wire   [31:0] gray1_rows_V_c_dout;
wire    gray1_rows_V_c_empty_n;
wire    gray1_cols_V_c_full_n;
wire   [31:0] gray1_cols_V_c_dout;
wire    gray1_cols_V_c_empty_n;
wire    gray2_rows_V_c_full_n;
wire   [31:0] gray2_rows_V_c_dout;
wire    gray2_rows_V_c_empty_n;
wire    gray2_cols_V_c_full_n;
wire   [31:0] gray2_cols_V_c_dout;
wire    gray2_cols_V_c_empty_n;
wire    grad_x_rows_V_c_full_n;
wire   [31:0] grad_x_rows_V_c_dout;
wire    grad_x_rows_V_c_empty_n;
wire    grad_x_cols_V_c_full_n;
wire   [31:0] grad_x_cols_V_c_dout;
wire    grad_x_cols_V_c_empty_n;
wire    grad_x1_rows_V_c_full_n;
wire   [31:0] grad_x1_rows_V_c_dout;
wire    grad_x1_rows_V_c_empty_n;
wire    grad_x1_cols_V_c_full_n;
wire   [31:0] grad_x1_cols_V_c_dout;
wire    grad_x1_cols_V_c_empty_n;
wire    grad_x2_rows_V_c_full_n;
wire   [31:0] grad_x2_rows_V_c_dout;
wire    grad_x2_rows_V_c_empty_n;
wire    grad_x2_cols_V_c_full_n;
wire   [31:0] grad_x2_cols_V_c_dout;
wire    grad_x2_cols_V_c_empty_n;
wire    grad_x3_rows_V_c_full_n;
wire   [31:0] grad_x3_rows_V_c_dout;
wire    grad_x3_rows_V_c_empty_n;
wire    grad_x3_cols_V_c_full_n;
wire   [31:0] grad_x3_cols_V_c_dout;
wire    grad_x3_cols_V_c_empty_n;
wire    grad_y_rows_V_c_full_n;
wire   [31:0] grad_y_rows_V_c_dout;
wire    grad_y_rows_V_c_empty_n;
wire    grad_y_cols_V_c_full_n;
wire   [31:0] grad_y_cols_V_c_dout;
wire    grad_y_cols_V_c_empty_n;
wire    grad_y1_rows_V_c_full_n;
wire   [31:0] grad_y1_rows_V_c_dout;
wire    grad_y1_rows_V_c_empty_n;
wire    grad_y1_cols_V_c_full_n;
wire   [31:0] grad_y1_cols_V_c_dout;
wire    grad_y1_cols_V_c_empty_n;
wire    grad_y3_rows_V_c_full_n;
wire   [31:0] grad_y3_rows_V_c_dout;
wire    grad_y3_rows_V_c_empty_n;
wire    grad_y3_cols_V_c_full_n;
wire   [31:0] grad_y3_cols_V_c_dout;
wire    grad_y3_cols_V_c_empty_n;
wire    grad_xx_rows_V_c_full_n;
wire   [31:0] grad_xx_rows_V_c_dout;
wire    grad_xx_rows_V_c_empty_n;
wire    grad_xx_cols_V_c_full_n;
wire   [31:0] grad_xx_cols_V_c_dout;
wire    grad_xx_cols_V_c_empty_n;
wire    grad_yy_rows_V_c_full_n;
wire   [31:0] grad_yy_rows_V_c_dout;
wire    grad_yy_rows_V_c_empty_n;
wire    grad_yy_cols_V_c_full_n;
wire   [31:0] grad_yy_cols_V_c_dout;
wire    grad_yy_cols_V_c_empty_n;
wire    grad_xy_rows_V_c_full_n;
wire   [31:0] grad_xy_rows_V_c_dout;
wire    grad_xy_rows_V_c_empty_n;
wire    grad_xy_cols_V_c_full_n;
wire   [31:0] grad_xy_cols_V_c_dout;
wire    grad_xy_cols_V_c_empty_n;
wire    grad_gy_rows_V_c_full_n;
wire   [31:0] grad_gy_rows_V_c_dout;
wire    grad_gy_rows_V_c_empty_n;
wire    grad_gy_cols_V_c_full_n;
wire   [31:0] grad_gy_cols_V_c_dout;
wire    grad_gy_cols_V_c_empty_n;
wire    gray1_data_stream_0_full_n;
wire   [7:0] gray1_data_stream_0_dout;
wire    gray1_data_stream_0_empty_n;
wire    gray2_data_stream_0_full_n;
wire   [7:0] gray2_data_stream_0_dout;
wire    gray2_data_stream_0_empty_n;
wire    grad_x_data_stream_0_full_n;
wire   [14:0] grad_x_data_stream_0_dout;
wire    grad_x_data_stream_0_empty_n;
wire    grad_x1_data_stream_s_full_n;
wire   [14:0] grad_x1_data_stream_s_dout;
wire    grad_x1_data_stream_s_empty_n;
wire    grad_x2_data_stream_s_full_n;
wire   [14:0] grad_x2_data_stream_s_dout;
wire    grad_x2_data_stream_s_empty_n;
wire    grad_x3_data_stream_s_full_n;
wire   [14:0] grad_x3_data_stream_s_dout;
wire    grad_x3_data_stream_s_empty_n;
wire    grad_x4_data_stream_s_full_n;
wire   [14:0] grad_x4_data_stream_s_dout;
wire    grad_x4_data_stream_s_empty_n;
wire    grad_y_data_stream_0_full_n;
wire   [14:0] grad_y_data_stream_0_dout;
wire    grad_y_data_stream_0_empty_n;
wire    grad_y1_data_stream_s_full_n;
wire   [14:0] grad_y1_data_stream_s_dout;
wire    grad_y1_data_stream_s_empty_n;
wire    grad_y2_data_stream_s_full_n;
wire   [14:0] grad_y2_data_stream_s_dout;
wire    grad_y2_data_stream_s_empty_n;
wire    grad_y3_data_stream_s_full_n;
wire   [14:0] grad_y3_data_stream_s_dout;
wire    grad_y3_data_stream_s_empty_n;
wire    grad_y4_data_stream_s_full_n;
wire   [14:0] grad_y4_data_stream_s_dout;
wire    grad_y4_data_stream_s_empty_n;
wire    grad_xx_data_stream_s_full_n;
wire   [34:0] grad_xx_data_stream_s_dout;
wire    grad_xx_data_stream_s_empty_n;
wire    grad_yy_data_stream_s_full_n;
wire   [34:0] grad_yy_data_stream_s_dout;
wire    grad_yy_data_stream_s_empty_n;
wire    grad_xy_data_stream_s_full_n;
wire   [34:0] grad_xy_data_stream_s_dout;
wire    grad_xy_data_stream_s_empty_n;
wire    grad_gx_data_stream_s_full_n;
wire   [34:0] grad_gx_data_stream_s_dout;
wire    grad_gx_data_stream_s_empty_n;
wire    grad_gy_data_stream_s_full_n;
wire   [34:0] grad_gy_data_stream_s_dout;
wire    grad_gy_data_stream_s_empty_n;
wire    grad_gxy_data_stream_full_n;
wire   [34:0] grad_gxy_data_stream_dout;
wire    grad_gxy_data_stream_empty_n;
wire    res_data_stream_0_V_full_n;
wire   [31:0] res_data_stream_0_V_dout;
wire    res_data_stream_0_V_empty_n;
wire    dst0_data_stream_0_s_full_n;
wire   [7:0] dst0_data_stream_0_s_dout;
wire    dst0_data_stream_0_s_empty_n;
wire    dst1_data_stream_0_s_full_n;
wire   [7:0] dst1_data_stream_0_s_dout;
wire    dst1_data_stream_0_s_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
wire    ap_sync_AXIvideo2Mat_U0_ap_ready;
reg   [1:0] AXIvideo2Mat_U0_ap_ready_count;
reg    ap_sync_reg_Haaris_Core_entry242_U0_ap_ready;
wire    ap_sync_Haaris_Core_entry242_U0_ap_ready;
reg   [1:0] Haaris_Core_entry242_U0_ap_ready_count;
wire   [0:0] start_for_Block_Mat_exit47_pro_U0_din;
wire    start_for_Block_Mat_exit47_pro_U0_full_n;
wire   [0:0] start_for_Block_Mat_exit47_pro_U0_dout;
wire    start_for_Block_Mat_exit47_pro_U0_empty_n;
wire   [0:0] start_for_Block_Mat_exit4750_p_U0_din;
wire    start_for_Block_Mat_exit4750_p_U0_full_n;
wire   [0:0] start_for_Block_Mat_exit4750_p_U0_dout;
wire    start_for_Block_Mat_exit4750_p_U0_empty_n;
wire   [0:0] start_for_CalCim188_U0_din;
wire    start_for_CalCim188_U0_full_n;
wire   [0:0] start_for_CalCim188_U0_dout;
wire    start_for_CalCim188_U0_empty_n;
wire   [0:0] start_for_FindMax_U0_din;
wire    start_for_FindMax_U0_full_n;
wire   [0:0] start_for_FindMax_U0_dout;
wire    start_for_FindMax_U0_empty_n;
wire   [0:0] start_for_Duplicate_1_U0_din;
wire    start_for_Duplicate_1_U0_full_n;
wire   [0:0] start_for_Duplicate_1_U0_dout;
wire    start_for_Duplicate_1_U0_empty_n;
wire   [0:0] start_for_Dilate_U0_din;
wire    start_for_Dilate_U0_full_n;
wire   [0:0] start_for_Dilate_U0_dout;
wire    start_for_Dilate_U0_empty_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_din;
wire    start_for_Mat2AXIvideo_U0_full_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_dout;
wire    start_for_Mat2AXIvideo_U0_empty_n;
wire   [0:0] start_for_CvtColor_U0_din;
wire    start_for_CvtColor_U0_full_n;
wire   [0:0] start_for_CvtColor_U0_dout;
wire    start_for_CvtColor_U0_empty_n;
wire    CvtColor_U0_start_full_n;
wire    CvtColor_U0_start_write;
wire   [0:0] start_for_Sobel_U0_din;
wire    start_for_Sobel_U0_full_n;
wire   [0:0] start_for_Sobel_U0_dout;
wire    start_for_Sobel_U0_empty_n;
wire   [0:0] start_for_Duplicate181_U0_din;
wire    start_for_Duplicate181_U0_full_n;
wire   [0:0] start_for_Duplicate181_U0_dout;
wire    start_for_Duplicate181_U0_empty_n;
wire   [0:0] start_for_Duplicate182_U0_din;
wire    start_for_Duplicate182_U0_full_n;
wire   [0:0] start_for_Duplicate182_U0_dout;
wire    start_for_Duplicate182_U0_empty_n;
wire   [0:0] start_for_Sobel_1_U0_din;
wire    start_for_Sobel_1_U0_full_n;
wire   [0:0] start_for_Sobel_1_U0_dout;
wire    start_for_Sobel_1_U0_empty_n;
wire   [0:0] start_for_Duplicate183_U0_din;
wire    start_for_Duplicate183_U0_full_n;
wire   [0:0] start_for_Duplicate183_U0_dout;
wire    start_for_Duplicate183_U0_empty_n;
wire   [0:0] start_for_Duplicate_U0_din;
wire    start_for_Duplicate_U0_full_n;
wire   [0:0] start_for_Duplicate_U0_dout;
wire    start_for_Duplicate_U0_empty_n;
wire   [0:0] start_for_Mul184_U0_din;
wire    start_for_Mul184_U0_full_n;
wire   [0:0] start_for_Mul184_U0_dout;
wire    start_for_Mul184_U0_empty_n;
wire   [0:0] start_for_Mul185_U0_din;
wire    start_for_Mul185_U0_full_n;
wire   [0:0] start_for_Mul185_U0_dout;
wire    start_for_Mul185_U0_empty_n;
wire   [0:0] start_for_Mul_U0_din;
wire    start_for_Mul_U0_full_n;
wire   [0:0] start_for_Mul_U0_dout;
wire    start_for_Mul_U0_empty_n;
wire   [0:0] start_for_BoxFilter186_U0_din;
wire    start_for_BoxFilter186_U0_full_n;
wire   [0:0] start_for_BoxFilter186_U0_dout;
wire    start_for_BoxFilter186_U0_empty_n;
wire   [0:0] start_for_BoxFilter187_U0_din;
wire    start_for_BoxFilter187_U0_full_n;
wire   [0:0] start_for_BoxFilter187_U0_dout;
wire    start_for_BoxFilter187_U0_empty_n;
wire   [0:0] start_for_BoxFilter_U0_din;
wire    start_for_BoxFilter_U0_full_n;
wire   [0:0] start_for_BoxFilter_U0_dout;
wire    start_for_BoxFilter_U0_empty_n;
wire    Duplicate_1_U0_start_full_n;
wire    Duplicate_1_U0_start_write;
wire    Sobel_U0_start_full_n;
wire    Sobel_U0_start_write;
wire    Duplicate181_U0_start_full_n;
wire    Duplicate181_U0_start_write;
wire    Duplicate182_U0_start_full_n;
wire    Duplicate182_U0_start_write;
wire    Sobel_1_U0_start_full_n;
wire    Sobel_1_U0_start_write;
wire    Duplicate183_U0_start_full_n;
wire    Duplicate183_U0_start_write;
wire    Duplicate_U0_start_full_n;
wire    Duplicate_U0_start_write;
wire    Mul184_U0_start_full_n;
wire    Mul184_U0_start_write;
wire    Mul185_U0_start_full_n;
wire    Mul185_U0_start_write;
wire    Mul_U0_start_full_n;
wire    Mul_U0_start_write;
wire    BoxFilter186_U0_start_full_n;
wire    BoxFilter186_U0_start_write;
wire    BoxFilter187_U0_start_full_n;
wire    BoxFilter187_U0_start_write;
wire    BoxFilter_U0_start_full_n;
wire    BoxFilter_U0_start_write;
wire    CalCim188_U0_start_full_n;
wire    CalCim188_U0_start_write;
wire    FindMax_U0_start_full_n;
wire    FindMax_U0_start_write;
wire    Dilate_U0_start_full_n;
wire    Dilate_U0_start_write;
wire    Mat2AXIvideo_U0_start_full_n;
wire    Mat2AXIvideo_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_AXIvideo2Mat_U0_ap_ready = 1'b0;
#0 AXIvideo2Mat_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Haaris_Core_entry242_U0_ap_ready = 1'b0;
#0 Haaris_Core_entry242_U0_ap_ready_count = 2'd0;
end

Haaris_Core_ctrl_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
Haaris_Core_ctrl_s_axi_U(
    .AWVALID(s_axi_ctrl_AWVALID),
    .AWREADY(s_axi_ctrl_AWREADY),
    .AWADDR(s_axi_ctrl_AWADDR),
    .WVALID(s_axi_ctrl_WVALID),
    .WREADY(s_axi_ctrl_WREADY),
    .WDATA(s_axi_ctrl_WDATA),
    .WSTRB(s_axi_ctrl_WSTRB),
    .ARVALID(s_axi_ctrl_ARVALID),
    .ARREADY(s_axi_ctrl_ARREADY),
    .ARADDR(s_axi_ctrl_ARADDR),
    .RVALID(s_axi_ctrl_RVALID),
    .RREADY(s_axi_ctrl_RREADY),
    .RDATA(s_axi_ctrl_RDATA),
    .RRESP(s_axi_ctrl_RRESP),
    .BVALID(s_axi_ctrl_BVALID),
    .BREADY(s_axi_ctrl_BREADY),
    .BRESP(s_axi_ctrl_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .rows(rows),
    .cols(cols),
    .k(k),
    .threshold(threshold)
);

Haaris_Core_entry242 Haaris_Core_entry242_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Haaris_Core_entry242_U0_ap_start),
    .start_full_n(Haaris_Core_entry242_U0_start_full_n),
    .ap_done(Haaris_Core_entry242_U0_ap_done),
    .ap_continue(Haaris_Core_entry242_U0_ap_continue),
    .ap_idle(Haaris_Core_entry242_U0_ap_idle),
    .ap_ready(Haaris_Core_entry242_U0_ap_ready),
    .start_out(Haaris_Core_entry242_U0_start_out),
    .start_write(Haaris_Core_entry242_U0_start_write),
    .rows(rows),
    .cols(cols),
    .k(k),
    .threshold(threshold),
    .rows_out_din(Haaris_Core_entry242_U0_rows_out_din),
    .rows_out_full_n(rows_c_full_n),
    .rows_out_write(Haaris_Core_entry242_U0_rows_out_write),
    .rows_out1_din(Haaris_Core_entry242_U0_rows_out1_din),
    .rows_out1_full_n(rows_c90_full_n),
    .rows_out1_write(Haaris_Core_entry242_U0_rows_out1_write),
    .cols_out_din(Haaris_Core_entry242_U0_cols_out_din),
    .cols_out_full_n(cols_c_full_n),
    .cols_out_write(Haaris_Core_entry242_U0_cols_out_write),
    .cols_out2_din(Haaris_Core_entry242_U0_cols_out2_din),
    .cols_out2_full_n(cols_c91_full_n),
    .cols_out2_write(Haaris_Core_entry242_U0_cols_out2_write),
    .k_out_din(Haaris_Core_entry242_U0_k_out_din),
    .k_out_full_n(k_c_full_n),
    .k_out_write(Haaris_Core_entry242_U0_k_out_write),
    .threshold_out_din(Haaris_Core_entry242_U0_threshold_out_din),
    .threshold_out_full_n(threshold_c_full_n),
    .threshold_out_write(Haaris_Core_entry242_U0_threshold_out_write)
);

Block_Mat_exit47_pro Block_Mat_exit47_pro_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit47_pro_U0_ap_start),
    .start_full_n(Block_Mat_exit47_pro_U0_start_full_n),
    .ap_done(Block_Mat_exit47_pro_U0_ap_done),
    .ap_continue(Block_Mat_exit47_pro_U0_ap_continue),
    .ap_idle(Block_Mat_exit47_pro_U0_ap_idle),
    .ap_ready(Block_Mat_exit47_pro_U0_ap_ready),
    .start_out(Block_Mat_exit47_pro_U0_start_out),
    .start_write(Block_Mat_exit47_pro_U0_start_write),
    .rows_dout(rows_c_dout),
    .rows_empty_n(rows_c_empty_n),
    .rows_read(Block_Mat_exit47_pro_U0_rows_read),
    .cols_dout(cols_c_dout),
    .cols_empty_n(cols_c_empty_n),
    .cols_read(Block_Mat_exit47_pro_U0_cols_read),
    .src_rows_V_out_din(Block_Mat_exit47_pro_U0_src_rows_V_out_din),
    .src_rows_V_out_full_n(src_rows_V_c_full_n),
    .src_rows_V_out_write(Block_Mat_exit47_pro_U0_src_rows_V_out_write),
    .src_cols_V_out_din(Block_Mat_exit47_pro_U0_src_cols_V_out_din),
    .src_cols_V_out_full_n(src_cols_V_c_full_n),
    .src_cols_V_out_write(Block_Mat_exit47_pro_U0_src_cols_V_out_write),
    .gray_rows_V_out_din(Block_Mat_exit47_pro_U0_gray_rows_V_out_din),
    .gray_rows_V_out_full_n(gray_rows_V_c_full_n),
    .gray_rows_V_out_write(Block_Mat_exit47_pro_U0_gray_rows_V_out_write),
    .gray_cols_V_out_din(Block_Mat_exit47_pro_U0_gray_cols_V_out_din),
    .gray_cols_V_out_full_n(gray_cols_V_c_full_n),
    .gray_cols_V_out_write(Block_Mat_exit47_pro_U0_gray_cols_V_out_write),
    .dst0_rows_V_out_din(Block_Mat_exit47_pro_U0_dst0_rows_V_out_din),
    .dst0_rows_V_out_full_n(dst0_rows_V_c_full_n),
    .dst0_rows_V_out_write(Block_Mat_exit47_pro_U0_dst0_rows_V_out_write),
    .dst0_cols_V_out_din(Block_Mat_exit47_pro_U0_dst0_cols_V_out_din),
    .dst0_cols_V_out_full_n(dst0_cols_V_c_full_n),
    .dst0_cols_V_out_write(Block_Mat_exit47_pro_U0_dst0_cols_V_out_write),
    .dst1_rows_V_out_din(Block_Mat_exit47_pro_U0_dst1_rows_V_out_din),
    .dst1_rows_V_out_full_n(dst1_rows_V_c_full_n),
    .dst1_rows_V_out_write(Block_Mat_exit47_pro_U0_dst1_rows_V_out_write),
    .dst1_cols_V_out_din(Block_Mat_exit47_pro_U0_dst1_cols_V_out_din),
    .dst1_cols_V_out_full_n(dst1_cols_V_c_full_n),
    .dst1_cols_V_out_write(Block_Mat_exit47_pro_U0_dst1_cols_V_out_write)
);

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .start_full_n(start_for_CvtColor_U0_full_n),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .start_out(AXIvideo2Mat_U0_start_out),
    .start_write(AXIvideo2Mat_U0_start_write),
    .src_axis_TDATA(src_axis_TDATA),
    .src_axis_TVALID(src_axis_TVALID),
    .src_axis_TREADY(AXIvideo2Mat_U0_src_axis_TREADY),
    .src_axis_TKEEP(src_axis_TKEEP),
    .src_axis_TSTRB(src_axis_TSTRB),
    .src_axis_TUSER(src_axis_TUSER),
    .src_axis_TLAST(src_axis_TLAST),
    .src_axis_TID(src_axis_TID),
    .src_axis_TDEST(src_axis_TDEST),
    .img_rows_V_dout(src_rows_V_c_dout),
    .img_rows_V_empty_n(src_rows_V_c_empty_n),
    .img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
    .img_cols_V_dout(src_cols_V_c_dout),
    .img_cols_V_empty_n(src_cols_V_c_empty_n),
    .img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
    .img_data_stream_0_V_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .img_data_stream_0_V_full_n(src_data_stream_0_V_full_n),
    .img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .img_data_stream_1_V_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .img_data_stream_1_V_full_n(src_data_stream_1_V_full_n),
    .img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .img_data_stream_2_V_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .img_data_stream_2_V_full_n(src_data_stream_2_V_full_n),
    .img_data_stream_2_V_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .img_rows_V_out_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .img_rows_V_out_full_n(src_rows_V_c92_full_n),
    .img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .img_cols_V_out_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .img_cols_V_out_full_n(src_cols_V_c93_full_n),
    .img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write)
);

CvtColor CvtColor_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(CvtColor_U0_ap_start),
    .ap_done(CvtColor_U0_ap_done),
    .ap_continue(CvtColor_U0_ap_continue),
    .ap_idle(CvtColor_U0_ap_idle),
    .ap_ready(CvtColor_U0_ap_ready),
    .p_src_rows_V_dout(src_rows_V_c92_dout),
    .p_src_rows_V_empty_n(src_rows_V_c92_empty_n),
    .p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(src_cols_V_c93_dout),
    .p_src_cols_V_empty_n(src_cols_V_c93_empty_n),
    .p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
    .p_src_data_stream_0_V_dout(src_data_stream_0_V_dout),
    .p_src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
    .p_src_data_stream_0_V_read(CvtColor_U0_p_src_data_stream_0_V_read),
    .p_src_data_stream_1_V_dout(src_data_stream_1_V_dout),
    .p_src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
    .p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
    .p_src_data_stream_2_V_dout(src_data_stream_2_V_dout),
    .p_src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
    .p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
    .p_dst_data_stream_V_din(CvtColor_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(gray_data_stream_0_s_full_n),
    .p_dst_data_stream_V_write(CvtColor_U0_p_dst_data_stream_V_write)
);

Block_Mat_exit4750_p Block_Mat_exit4750_p_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit4750_p_U0_ap_start),
    .start_full_n(Block_Mat_exit4750_p_U0_start_full_n),
    .ap_done(Block_Mat_exit4750_p_U0_ap_done),
    .ap_continue(Block_Mat_exit4750_p_U0_ap_continue),
    .ap_idle(Block_Mat_exit4750_p_U0_ap_idle),
    .ap_ready(Block_Mat_exit4750_p_U0_ap_ready),
    .start_out(Block_Mat_exit4750_p_U0_start_out),
    .start_write(Block_Mat_exit4750_p_U0_start_write),
    .rows_dout(rows_c90_dout),
    .rows_empty_n(rows_c90_empty_n),
    .rows_read(Block_Mat_exit4750_p_U0_rows_read),
    .cols_dout(cols_c91_dout),
    .cols_empty_n(cols_c91_empty_n),
    .cols_read(Block_Mat_exit4750_p_U0_cols_read),
    .res_rows_V_out_din(Block_Mat_exit4750_p_U0_res_rows_V_out_din),
    .res_rows_V_out_full_n(res_rows_V_c_full_n),
    .res_rows_V_out_write(Block_Mat_exit4750_p_U0_res_rows_V_out_write),
    .res_cols_V_out_din(Block_Mat_exit4750_p_U0_res_cols_V_out_din),
    .res_cols_V_out_full_n(res_cols_V_c_full_n),
    .res_cols_V_out_write(Block_Mat_exit4750_p_U0_res_cols_V_out_write),
    .gray1_rows_V_out_din(Block_Mat_exit4750_p_U0_gray1_rows_V_out_din),
    .gray1_rows_V_out_full_n(gray1_rows_V_c_full_n),
    .gray1_rows_V_out_write(Block_Mat_exit4750_p_U0_gray1_rows_V_out_write),
    .gray1_cols_V_out_din(Block_Mat_exit4750_p_U0_gray1_cols_V_out_din),
    .gray1_cols_V_out_full_n(gray1_cols_V_c_full_n),
    .gray1_cols_V_out_write(Block_Mat_exit4750_p_U0_gray1_cols_V_out_write),
    .gray2_rows_V_out_din(Block_Mat_exit4750_p_U0_gray2_rows_V_out_din),
    .gray2_rows_V_out_full_n(gray2_rows_V_c_full_n),
    .gray2_rows_V_out_write(Block_Mat_exit4750_p_U0_gray2_rows_V_out_write),
    .gray2_cols_V_out_din(Block_Mat_exit4750_p_U0_gray2_cols_V_out_din),
    .gray2_cols_V_out_full_n(gray2_cols_V_c_full_n),
    .gray2_cols_V_out_write(Block_Mat_exit4750_p_U0_gray2_cols_V_out_write),
    .grad_x_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_x_rows_V_out_din),
    .grad_x_rows_V_out_full_n(grad_x_rows_V_c_full_n),
    .grad_x_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_x_rows_V_out_write),
    .grad_x_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_x_cols_V_out_din),
    .grad_x_cols_V_out_full_n(grad_x_cols_V_c_full_n),
    .grad_x_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_x_cols_V_out_write),
    .grad_x1_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_x1_rows_V_out_din),
    .grad_x1_rows_V_out_full_n(grad_x1_rows_V_c_full_n),
    .grad_x1_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_x1_rows_V_out_write),
    .grad_x1_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_x1_cols_V_out_din),
    .grad_x1_cols_V_out_full_n(grad_x1_cols_V_c_full_n),
    .grad_x1_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_x1_cols_V_out_write),
    .grad_x2_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_x2_rows_V_out_din),
    .grad_x2_rows_V_out_full_n(grad_x2_rows_V_c_full_n),
    .grad_x2_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_x2_rows_V_out_write),
    .grad_x2_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_x2_cols_V_out_din),
    .grad_x2_cols_V_out_full_n(grad_x2_cols_V_c_full_n),
    .grad_x2_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_x2_cols_V_out_write),
    .grad_x3_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_x3_rows_V_out_din),
    .grad_x3_rows_V_out_full_n(grad_x3_rows_V_c_full_n),
    .grad_x3_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_x3_rows_V_out_write),
    .grad_x3_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_x3_cols_V_out_din),
    .grad_x3_cols_V_out_full_n(grad_x3_cols_V_c_full_n),
    .grad_x3_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_x3_cols_V_out_write),
    .grad_y_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_y_rows_V_out_din),
    .grad_y_rows_V_out_full_n(grad_y_rows_V_c_full_n),
    .grad_y_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_y_rows_V_out_write),
    .grad_y_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_y_cols_V_out_din),
    .grad_y_cols_V_out_full_n(grad_y_cols_V_c_full_n),
    .grad_y_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_y_cols_V_out_write),
    .grad_y1_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_y1_rows_V_out_din),
    .grad_y1_rows_V_out_full_n(grad_y1_rows_V_c_full_n),
    .grad_y1_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_y1_rows_V_out_write),
    .grad_y1_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_y1_cols_V_out_din),
    .grad_y1_cols_V_out_full_n(grad_y1_cols_V_c_full_n),
    .grad_y1_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_y1_cols_V_out_write),
    .grad_y3_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_y3_rows_V_out_din),
    .grad_y3_rows_V_out_full_n(grad_y3_rows_V_c_full_n),
    .grad_y3_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_y3_rows_V_out_write),
    .grad_y3_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_y3_cols_V_out_din),
    .grad_y3_cols_V_out_full_n(grad_y3_cols_V_c_full_n),
    .grad_y3_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_y3_cols_V_out_write),
    .grad_xx_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_xx_rows_V_out_din),
    .grad_xx_rows_V_out_full_n(grad_xx_rows_V_c_full_n),
    .grad_xx_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_xx_rows_V_out_write),
    .grad_xx_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_xx_cols_V_out_din),
    .grad_xx_cols_V_out_full_n(grad_xx_cols_V_c_full_n),
    .grad_xx_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_xx_cols_V_out_write),
    .grad_yy_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_yy_rows_V_out_din),
    .grad_yy_rows_V_out_full_n(grad_yy_rows_V_c_full_n),
    .grad_yy_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_yy_rows_V_out_write),
    .grad_yy_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_yy_cols_V_out_din),
    .grad_yy_cols_V_out_full_n(grad_yy_cols_V_c_full_n),
    .grad_yy_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_yy_cols_V_out_write),
    .grad_xy_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_xy_rows_V_out_din),
    .grad_xy_rows_V_out_full_n(grad_xy_rows_V_c_full_n),
    .grad_xy_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_xy_rows_V_out_write),
    .grad_xy_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_xy_cols_V_out_din),
    .grad_xy_cols_V_out_full_n(grad_xy_cols_V_c_full_n),
    .grad_xy_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_xy_cols_V_out_write),
    .grad_gy_rows_V_out_din(Block_Mat_exit4750_p_U0_grad_gy_rows_V_out_din),
    .grad_gy_rows_V_out_full_n(grad_gy_rows_V_c_full_n),
    .grad_gy_rows_V_out_write(Block_Mat_exit4750_p_U0_grad_gy_rows_V_out_write),
    .grad_gy_cols_V_out_din(Block_Mat_exit4750_p_U0_grad_gy_cols_V_out_din),
    .grad_gy_cols_V_out_full_n(grad_gy_cols_V_c_full_n),
    .grad_gy_cols_V_out_write(Block_Mat_exit4750_p_U0_grad_gy_cols_V_out_write)
);

Duplicate_1 Duplicate_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Duplicate_1_U0_ap_start),
    .ap_done(Duplicate_1_U0_ap_done),
    .ap_continue(Duplicate_1_U0_ap_continue),
    .ap_idle(Duplicate_1_U0_ap_idle),
    .ap_ready(Duplicate_1_U0_ap_ready),
    .src_rows_V_dout(gray_rows_V_c_dout),
    .src_rows_V_empty_n(gray_rows_V_c_empty_n),
    .src_rows_V_read(Duplicate_1_U0_src_rows_V_read),
    .src_cols_V_dout(gray_cols_V_c_dout),
    .src_cols_V_empty_n(gray_cols_V_c_empty_n),
    .src_cols_V_read(Duplicate_1_U0_src_cols_V_read),
    .src_data_stream_V_dout(gray_data_stream_0_s_dout),
    .src_data_stream_V_empty_n(gray_data_stream_0_s_empty_n),
    .src_data_stream_V_read(Duplicate_1_U0_src_data_stream_V_read),
    .dst1_data_stream_V_din(Duplicate_1_U0_dst1_data_stream_V_din),
    .dst1_data_stream_V_full_n(gray1_data_stream_0_full_n),
    .dst1_data_stream_V_write(Duplicate_1_U0_dst1_data_stream_V_write),
    .dst2_data_stream_V_din(Duplicate_1_U0_dst2_data_stream_V_din),
    .dst2_data_stream_V_full_n(gray2_data_stream_0_full_n),
    .dst2_data_stream_V_write(Duplicate_1_U0_dst2_data_stream_V_write)
);

Sobel Sobel_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Sobel_U0_ap_start),
    .ap_done(Sobel_U0_ap_done),
    .ap_continue(Sobel_U0_ap_continue),
    .ap_idle(Sobel_U0_ap_idle),
    .ap_ready(Sobel_U0_ap_ready),
    .p_src_rows_V_dout(gray1_rows_V_c_dout),
    .p_src_rows_V_empty_n(gray1_rows_V_c_empty_n),
    .p_src_rows_V_read(Sobel_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(gray1_cols_V_c_dout),
    .p_src_cols_V_empty_n(gray1_cols_V_c_empty_n),
    .p_src_cols_V_read(Sobel_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(gray1_data_stream_0_dout),
    .p_src_data_stream_V_empty_n(gray1_data_stream_0_empty_n),
    .p_src_data_stream_V_read(Sobel_U0_p_src_data_stream_V_read),
    .p_dst_data_stream_V_V_din(Sobel_U0_p_dst_data_stream_V_V_din),
    .p_dst_data_stream_V_V_full_n(grad_x_data_stream_0_full_n),
    .p_dst_data_stream_V_V_write(Sobel_U0_p_dst_data_stream_V_V_write)
);

Duplicate181 Duplicate181_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Duplicate181_U0_ap_start),
    .ap_done(Duplicate181_U0_ap_done),
    .ap_continue(Duplicate181_U0_ap_continue),
    .ap_idle(Duplicate181_U0_ap_idle),
    .ap_ready(Duplicate181_U0_ap_ready),
    .src_rows_V_dout(grad_x_rows_V_c_dout),
    .src_rows_V_empty_n(grad_x_rows_V_c_empty_n),
    .src_rows_V_read(Duplicate181_U0_src_rows_V_read),
    .src_cols_V_dout(grad_x_cols_V_c_dout),
    .src_cols_V_empty_n(grad_x_cols_V_c_empty_n),
    .src_cols_V_read(Duplicate181_U0_src_cols_V_read),
    .src_data_stream_V_V_dout(grad_x_data_stream_0_dout),
    .src_data_stream_V_V_empty_n(grad_x_data_stream_0_empty_n),
    .src_data_stream_V_V_read(Duplicate181_U0_src_data_stream_V_V_read),
    .dst1_data_stream_V_V_din(Duplicate181_U0_dst1_data_stream_V_V_din),
    .dst1_data_stream_V_V_full_n(grad_x1_data_stream_s_full_n),
    .dst1_data_stream_V_V_write(Duplicate181_U0_dst1_data_stream_V_V_write),
    .dst2_data_stream_V_V_din(Duplicate181_U0_dst2_data_stream_V_V_din),
    .dst2_data_stream_V_V_full_n(grad_x2_data_stream_s_full_n),
    .dst2_data_stream_V_V_write(Duplicate181_U0_dst2_data_stream_V_V_write)
);

Duplicate182 Duplicate182_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Duplicate182_U0_ap_start),
    .ap_done(Duplicate182_U0_ap_done),
    .ap_continue(Duplicate182_U0_ap_continue),
    .ap_idle(Duplicate182_U0_ap_idle),
    .ap_ready(Duplicate182_U0_ap_ready),
    .src_rows_V_dout(grad_x1_rows_V_c_dout),
    .src_rows_V_empty_n(grad_x1_rows_V_c_empty_n),
    .src_rows_V_read(Duplicate182_U0_src_rows_V_read),
    .src_cols_V_dout(grad_x1_cols_V_c_dout),
    .src_cols_V_empty_n(grad_x1_cols_V_c_empty_n),
    .src_cols_V_read(Duplicate182_U0_src_cols_V_read),
    .src_data_stream_V_V_dout(grad_x1_data_stream_s_dout),
    .src_data_stream_V_V_empty_n(grad_x1_data_stream_s_empty_n),
    .src_data_stream_V_V_read(Duplicate182_U0_src_data_stream_V_V_read),
    .dst1_data_stream_V_V_din(Duplicate182_U0_dst1_data_stream_V_V_din),
    .dst1_data_stream_V_V_full_n(grad_x3_data_stream_s_full_n),
    .dst1_data_stream_V_V_write(Duplicate182_U0_dst1_data_stream_V_V_write),
    .dst2_data_stream_V_V_din(Duplicate182_U0_dst2_data_stream_V_V_din),
    .dst2_data_stream_V_V_full_n(grad_x4_data_stream_s_full_n),
    .dst2_data_stream_V_V_write(Duplicate182_U0_dst2_data_stream_V_V_write)
);

Sobel_1 Sobel_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Sobel_1_U0_ap_start),
    .ap_done(Sobel_1_U0_ap_done),
    .ap_continue(Sobel_1_U0_ap_continue),
    .ap_idle(Sobel_1_U0_ap_idle),
    .ap_ready(Sobel_1_U0_ap_ready),
    .p_src_rows_V_dout(gray2_rows_V_c_dout),
    .p_src_rows_V_empty_n(gray2_rows_V_c_empty_n),
    .p_src_rows_V_read(Sobel_1_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(gray2_cols_V_c_dout),
    .p_src_cols_V_empty_n(gray2_cols_V_c_empty_n),
    .p_src_cols_V_read(Sobel_1_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(gray2_data_stream_0_dout),
    .p_src_data_stream_V_empty_n(gray2_data_stream_0_empty_n),
    .p_src_data_stream_V_read(Sobel_1_U0_p_src_data_stream_V_read),
    .p_dst_data_stream_V_V_din(Sobel_1_U0_p_dst_data_stream_V_V_din),
    .p_dst_data_stream_V_V_full_n(grad_y_data_stream_0_full_n),
    .p_dst_data_stream_V_V_write(Sobel_1_U0_p_dst_data_stream_V_V_write)
);

Duplicate183 Duplicate183_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Duplicate183_U0_ap_start),
    .ap_done(Duplicate183_U0_ap_done),
    .ap_continue(Duplicate183_U0_ap_continue),
    .ap_idle(Duplicate183_U0_ap_idle),
    .ap_ready(Duplicate183_U0_ap_ready),
    .src_rows_V_dout(grad_y_rows_V_c_dout),
    .src_rows_V_empty_n(grad_y_rows_V_c_empty_n),
    .src_rows_V_read(Duplicate183_U0_src_rows_V_read),
    .src_cols_V_dout(grad_y_cols_V_c_dout),
    .src_cols_V_empty_n(grad_y_cols_V_c_empty_n),
    .src_cols_V_read(Duplicate183_U0_src_cols_V_read),
    .src_data_stream_V_V_dout(grad_y_data_stream_0_dout),
    .src_data_stream_V_V_empty_n(grad_y_data_stream_0_empty_n),
    .src_data_stream_V_V_read(Duplicate183_U0_src_data_stream_V_V_read),
    .dst1_data_stream_V_V_din(Duplicate183_U0_dst1_data_stream_V_V_din),
    .dst1_data_stream_V_V_full_n(grad_y1_data_stream_s_full_n),
    .dst1_data_stream_V_V_write(Duplicate183_U0_dst1_data_stream_V_V_write),
    .dst2_data_stream_V_V_din(Duplicate183_U0_dst2_data_stream_V_V_din),
    .dst2_data_stream_V_V_full_n(grad_y2_data_stream_s_full_n),
    .dst2_data_stream_V_V_write(Duplicate183_U0_dst2_data_stream_V_V_write)
);

Duplicate Duplicate_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Duplicate_U0_ap_start),
    .ap_done(Duplicate_U0_ap_done),
    .ap_continue(Duplicate_U0_ap_continue),
    .ap_idle(Duplicate_U0_ap_idle),
    .ap_ready(Duplicate_U0_ap_ready),
    .src_rows_V_dout(grad_y1_rows_V_c_dout),
    .src_rows_V_empty_n(grad_y1_rows_V_c_empty_n),
    .src_rows_V_read(Duplicate_U0_src_rows_V_read),
    .src_cols_V_dout(grad_y1_cols_V_c_dout),
    .src_cols_V_empty_n(grad_y1_cols_V_c_empty_n),
    .src_cols_V_read(Duplicate_U0_src_cols_V_read),
    .src_data_stream_V_V_dout(grad_y1_data_stream_s_dout),
    .src_data_stream_V_V_empty_n(grad_y1_data_stream_s_empty_n),
    .src_data_stream_V_V_read(Duplicate_U0_src_data_stream_V_V_read),
    .dst1_data_stream_V_V_din(Duplicate_U0_dst1_data_stream_V_V_din),
    .dst1_data_stream_V_V_full_n(grad_y3_data_stream_s_full_n),
    .dst1_data_stream_V_V_write(Duplicate_U0_dst1_data_stream_V_V_write),
    .dst2_data_stream_V_V_din(Duplicate_U0_dst2_data_stream_V_V_din),
    .dst2_data_stream_V_V_full_n(grad_y4_data_stream_s_full_n),
    .dst2_data_stream_V_V_write(Duplicate_U0_dst2_data_stream_V_V_write)
);

Mul184 Mul184_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mul184_U0_ap_start),
    .ap_done(Mul184_U0_ap_done),
    .ap_continue(Mul184_U0_ap_continue),
    .ap_idle(Mul184_U0_ap_idle),
    .ap_ready(Mul184_U0_ap_ready),
    .src1_rows_V_dout(grad_x3_rows_V_c_dout),
    .src1_rows_V_empty_n(grad_x3_rows_V_c_empty_n),
    .src1_rows_V_read(Mul184_U0_src1_rows_V_read),
    .src1_cols_V_dout(grad_x3_cols_V_c_dout),
    .src1_cols_V_empty_n(grad_x3_cols_V_c_empty_n),
    .src1_cols_V_read(Mul184_U0_src1_cols_V_read),
    .src1_data_stream_V_V_dout(grad_x3_data_stream_s_dout),
    .src1_data_stream_V_V_empty_n(grad_x3_data_stream_s_empty_n),
    .src1_data_stream_V_V_read(Mul184_U0_src1_data_stream_V_V_read),
    .src2_data_stream_V_V_dout(grad_x4_data_stream_s_dout),
    .src2_data_stream_V_V_empty_n(grad_x4_data_stream_s_empty_n),
    .src2_data_stream_V_V_read(Mul184_U0_src2_data_stream_V_V_read),
    .dst_data_stream_V_V_din(Mul184_U0_dst_data_stream_V_V_din),
    .dst_data_stream_V_V_full_n(grad_xx_data_stream_s_full_n),
    .dst_data_stream_V_V_write(Mul184_U0_dst_data_stream_V_V_write)
);

Mul185 Mul185_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mul185_U0_ap_start),
    .ap_done(Mul185_U0_ap_done),
    .ap_continue(Mul185_U0_ap_continue),
    .ap_idle(Mul185_U0_ap_idle),
    .ap_ready(Mul185_U0_ap_ready),
    .src1_rows_V_dout(grad_y3_rows_V_c_dout),
    .src1_rows_V_empty_n(grad_y3_rows_V_c_empty_n),
    .src1_rows_V_read(Mul185_U0_src1_rows_V_read),
    .src1_cols_V_dout(grad_y3_cols_V_c_dout),
    .src1_cols_V_empty_n(grad_y3_cols_V_c_empty_n),
    .src1_cols_V_read(Mul185_U0_src1_cols_V_read),
    .src1_data_stream_V_V_dout(grad_y3_data_stream_s_dout),
    .src1_data_stream_V_V_empty_n(grad_y3_data_stream_s_empty_n),
    .src1_data_stream_V_V_read(Mul185_U0_src1_data_stream_V_V_read),
    .src2_data_stream_V_V_dout(grad_y4_data_stream_s_dout),
    .src2_data_stream_V_V_empty_n(grad_y4_data_stream_s_empty_n),
    .src2_data_stream_V_V_read(Mul185_U0_src2_data_stream_V_V_read),
    .dst_data_stream_V_V_din(Mul185_U0_dst_data_stream_V_V_din),
    .dst_data_stream_V_V_full_n(grad_yy_data_stream_s_full_n),
    .dst_data_stream_V_V_write(Mul185_U0_dst_data_stream_V_V_write)
);

Mul Mul_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mul_U0_ap_start),
    .ap_done(Mul_U0_ap_done),
    .ap_continue(Mul_U0_ap_continue),
    .ap_idle(Mul_U0_ap_idle),
    .ap_ready(Mul_U0_ap_ready),
    .src1_rows_V_dout(grad_x2_rows_V_c_dout),
    .src1_rows_V_empty_n(grad_x2_rows_V_c_empty_n),
    .src1_rows_V_read(Mul_U0_src1_rows_V_read),
    .src1_cols_V_dout(grad_x2_cols_V_c_dout),
    .src1_cols_V_empty_n(grad_x2_cols_V_c_empty_n),
    .src1_cols_V_read(Mul_U0_src1_cols_V_read),
    .src1_data_stream_V_V_dout(grad_x2_data_stream_s_dout),
    .src1_data_stream_V_V_empty_n(grad_x2_data_stream_s_empty_n),
    .src1_data_stream_V_V_read(Mul_U0_src1_data_stream_V_V_read),
    .src2_data_stream_V_V_dout(grad_y2_data_stream_s_dout),
    .src2_data_stream_V_V_empty_n(grad_y2_data_stream_s_empty_n),
    .src2_data_stream_V_V_read(Mul_U0_src2_data_stream_V_V_read),
    .dst_data_stream_V_V_din(Mul_U0_dst_data_stream_V_V_din),
    .dst_data_stream_V_V_full_n(grad_xy_data_stream_s_full_n),
    .dst_data_stream_V_V_write(Mul_U0_dst_data_stream_V_V_write)
);

BoxFilter186 BoxFilter186_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(BoxFilter186_U0_ap_start),
    .ap_done(BoxFilter186_U0_ap_done),
    .ap_continue(BoxFilter186_U0_ap_continue),
    .ap_idle(BoxFilter186_U0_ap_idle),
    .ap_ready(BoxFilter186_U0_ap_ready),
    .p_src_rows_V_dout(grad_xx_rows_V_c_dout),
    .p_src_rows_V_empty_n(grad_xx_rows_V_c_empty_n),
    .p_src_rows_V_read(BoxFilter186_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(grad_xx_cols_V_c_dout),
    .p_src_cols_V_empty_n(grad_xx_cols_V_c_empty_n),
    .p_src_cols_V_read(BoxFilter186_U0_p_src_cols_V_read),
    .p_src_data_stream_V_V_dout(grad_xx_data_stream_s_dout),
    .p_src_data_stream_V_V_empty_n(grad_xx_data_stream_s_empty_n),
    .p_src_data_stream_V_V_read(BoxFilter186_U0_p_src_data_stream_V_V_read),
    .p_dst_data_stream_V_V_din(BoxFilter186_U0_p_dst_data_stream_V_V_din),
    .p_dst_data_stream_V_V_full_n(grad_gx_data_stream_s_full_n),
    .p_dst_data_stream_V_V_write(BoxFilter186_U0_p_dst_data_stream_V_V_write)
);

BoxFilter187 BoxFilter187_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(BoxFilter187_U0_ap_start),
    .ap_done(BoxFilter187_U0_ap_done),
    .ap_continue(BoxFilter187_U0_ap_continue),
    .ap_idle(BoxFilter187_U0_ap_idle),
    .ap_ready(BoxFilter187_U0_ap_ready),
    .p_src_rows_V_dout(grad_yy_rows_V_c_dout),
    .p_src_rows_V_empty_n(grad_yy_rows_V_c_empty_n),
    .p_src_rows_V_read(BoxFilter187_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(grad_yy_cols_V_c_dout),
    .p_src_cols_V_empty_n(grad_yy_cols_V_c_empty_n),
    .p_src_cols_V_read(BoxFilter187_U0_p_src_cols_V_read),
    .p_src_data_stream_V_V_dout(grad_yy_data_stream_s_dout),
    .p_src_data_stream_V_V_empty_n(grad_yy_data_stream_s_empty_n),
    .p_src_data_stream_V_V_read(BoxFilter187_U0_p_src_data_stream_V_V_read),
    .p_dst_data_stream_V_V_din(BoxFilter187_U0_p_dst_data_stream_V_V_din),
    .p_dst_data_stream_V_V_full_n(grad_gy_data_stream_s_full_n),
    .p_dst_data_stream_V_V_write(BoxFilter187_U0_p_dst_data_stream_V_V_write)
);

BoxFilter BoxFilter_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(BoxFilter_U0_ap_start),
    .ap_done(BoxFilter_U0_ap_done),
    .ap_continue(BoxFilter_U0_ap_continue),
    .ap_idle(BoxFilter_U0_ap_idle),
    .ap_ready(BoxFilter_U0_ap_ready),
    .p_src_rows_V_dout(grad_xy_rows_V_c_dout),
    .p_src_rows_V_empty_n(grad_xy_rows_V_c_empty_n),
    .p_src_rows_V_read(BoxFilter_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(grad_xy_cols_V_c_dout),
    .p_src_cols_V_empty_n(grad_xy_cols_V_c_empty_n),
    .p_src_cols_V_read(BoxFilter_U0_p_src_cols_V_read),
    .p_src_data_stream_V_V_dout(grad_xy_data_stream_s_dout),
    .p_src_data_stream_V_V_empty_n(grad_xy_data_stream_s_empty_n),
    .p_src_data_stream_V_V_read(BoxFilter_U0_p_src_data_stream_V_V_read),
    .p_dst_data_stream_V_V_din(BoxFilter_U0_p_dst_data_stream_V_V_din),
    .p_dst_data_stream_V_V_full_n(grad_gxy_data_stream_full_n),
    .p_dst_data_stream_V_V_write(BoxFilter_U0_p_dst_data_stream_V_V_write)
);

CalCim188 CalCim188_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(CalCim188_U0_ap_start),
    .ap_done(CalCim188_U0_ap_done),
    .ap_continue(CalCim188_U0_ap_continue),
    .ap_idle(CalCim188_U0_ap_idle),
    .ap_ready(CalCim188_U0_ap_ready),
    .p_gradx_data_stream_V_V_dout(grad_gx_data_stream_s_dout),
    .p_gradx_data_stream_V_V_empty_n(grad_gx_data_stream_s_empty_n),
    .p_gradx_data_stream_V_V_read(CalCim188_U0_p_gradx_data_stream_V_V_read),
    .p_grady_rows_V_dout(grad_gy_rows_V_c_dout),
    .p_grady_rows_V_empty_n(grad_gy_rows_V_c_empty_n),
    .p_grady_rows_V_read(CalCim188_U0_p_grady_rows_V_read),
    .p_grady_cols_V_dout(grad_gy_cols_V_c_dout),
    .p_grady_cols_V_empty_n(grad_gy_cols_V_c_empty_n),
    .p_grady_cols_V_read(CalCim188_U0_p_grady_cols_V_read),
    .p_grady_data_stream_V_V_dout(grad_gy_data_stream_s_dout),
    .p_grady_data_stream_V_V_empty_n(grad_gy_data_stream_s_empty_n),
    .p_grady_data_stream_V_V_read(CalCim188_U0_p_grady_data_stream_V_V_read),
    .p_gradxy_data_stream_V_V_dout(grad_gxy_data_stream_dout),
    .p_gradxy_data_stream_V_V_empty_n(grad_gxy_data_stream_empty_n),
    .p_gradxy_data_stream_V_V_read(CalCim188_U0_p_gradxy_data_stream_V_V_read),
    .p_dst_data_stream_V_din(CalCim188_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(res_data_stream_0_V_full_n),
    .p_dst_data_stream_V_write(CalCim188_U0_p_dst_data_stream_V_write),
    .k_dout(k_c_dout),
    .k_empty_n(k_c_empty_n),
    .k_read(CalCim188_U0_k_read)
);

FindMax FindMax_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FindMax_U0_ap_start),
    .ap_done(FindMax_U0_ap_done),
    .ap_continue(FindMax_U0_ap_continue),
    .ap_idle(FindMax_U0_ap_idle),
    .ap_ready(FindMax_U0_ap_ready),
    .p_src_rows_V_dout(res_rows_V_c_dout),
    .p_src_rows_V_empty_n(res_rows_V_c_empty_n),
    .p_src_rows_V_read(FindMax_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(res_cols_V_c_dout),
    .p_src_cols_V_empty_n(res_cols_V_c_empty_n),
    .p_src_cols_V_read(FindMax_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(res_data_stream_0_V_dout),
    .p_src_data_stream_V_empty_n(res_data_stream_0_V_empty_n),
    .p_src_data_stream_V_read(FindMax_U0_p_src_data_stream_V_read),
    .p_dst_data_stream_V_din(FindMax_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(dst0_data_stream_0_s_full_n),
    .p_dst_data_stream_V_write(FindMax_U0_p_dst_data_stream_V_write),
    .threshold_dout(threshold_c_dout),
    .threshold_empty_n(threshold_c_empty_n),
    .threshold_read(FindMax_U0_threshold_read)
);

Dilate Dilate_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Dilate_U0_ap_start),
    .ap_done(Dilate_U0_ap_done),
    .ap_continue(Dilate_U0_ap_continue),
    .ap_idle(Dilate_U0_ap_idle),
    .ap_ready(Dilate_U0_ap_ready),
    .p_src_rows_V_dout(dst0_rows_V_c_dout),
    .p_src_rows_V_empty_n(dst0_rows_V_c_empty_n),
    .p_src_rows_V_read(Dilate_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(dst0_cols_V_c_dout),
    .p_src_cols_V_empty_n(dst0_cols_V_c_empty_n),
    .p_src_cols_V_read(Dilate_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(dst0_data_stream_0_s_dout),
    .p_src_data_stream_V_empty_n(dst0_data_stream_0_s_empty_n),
    .p_src_data_stream_V_read(Dilate_U0_p_src_data_stream_V_read),
    .p_dst_data_stream_V_din(Dilate_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(dst1_data_stream_0_s_full_n),
    .p_dst_data_stream_V_write(Dilate_U0_p_dst_data_stream_V_write)
);

Mat2AXIvideo Mat2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mat2AXIvideo_U0_ap_start),
    .ap_done(Mat2AXIvideo_U0_ap_done),
    .ap_continue(Mat2AXIvideo_U0_ap_continue),
    .ap_idle(Mat2AXIvideo_U0_ap_idle),
    .ap_ready(Mat2AXIvideo_U0_ap_ready),
    .img_rows_V_dout(dst1_rows_V_c_dout),
    .img_rows_V_empty_n(dst1_rows_V_c_empty_n),
    .img_rows_V_read(Mat2AXIvideo_U0_img_rows_V_read),
    .img_cols_V_dout(dst1_cols_V_c_dout),
    .img_cols_V_empty_n(dst1_cols_V_c_empty_n),
    .img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
    .img_data_stream_V_dout(dst1_data_stream_0_s_dout),
    .img_data_stream_V_empty_n(dst1_data_stream_0_s_empty_n),
    .img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
    .dst_axis_TDATA(Mat2AXIvideo_U0_dst_axis_TDATA),
    .dst_axis_TVALID(Mat2AXIvideo_U0_dst_axis_TVALID),
    .dst_axis_TREADY(dst_axis_TREADY),
    .dst_axis_TKEEP(Mat2AXIvideo_U0_dst_axis_TKEEP),
    .dst_axis_TSTRB(Mat2AXIvideo_U0_dst_axis_TSTRB),
    .dst_axis_TUSER(Mat2AXIvideo_U0_dst_axis_TUSER),
    .dst_axis_TLAST(Mat2AXIvideo_U0_dst_axis_TLAST),
    .dst_axis_TID(Mat2AXIvideo_U0_dst_axis_TID),
    .dst_axis_TDEST(Mat2AXIvideo_U0_dst_axis_TDEST)
);

fifo_w32_d2_A_x rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Haaris_Core_entry242_U0_rows_out_din),
    .if_full_n(rows_c_full_n),
    .if_write(Haaris_Core_entry242_U0_rows_out_write),
    .if_dout(rows_c_dout),
    .if_empty_n(rows_c_empty_n),
    .if_read(Block_Mat_exit47_pro_U0_rows_read)
);

fifo_w32_d2_A_x rows_c90_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Haaris_Core_entry242_U0_rows_out1_din),
    .if_full_n(rows_c90_full_n),
    .if_write(Haaris_Core_entry242_U0_rows_out1_write),
    .if_dout(rows_c90_dout),
    .if_empty_n(rows_c90_empty_n),
    .if_read(Block_Mat_exit4750_p_U0_rows_read)
);

fifo_w32_d2_A_x cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Haaris_Core_entry242_U0_cols_out_din),
    .if_full_n(cols_c_full_n),
    .if_write(Haaris_Core_entry242_U0_cols_out_write),
    .if_dout(cols_c_dout),
    .if_empty_n(cols_c_empty_n),
    .if_read(Block_Mat_exit47_pro_U0_cols_read)
);

fifo_w32_d2_A_x cols_c91_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Haaris_Core_entry242_U0_cols_out2_din),
    .if_full_n(cols_c91_full_n),
    .if_write(Haaris_Core_entry242_U0_cols_out2_write),
    .if_dout(cols_c91_dout),
    .if_empty_n(cols_c91_empty_n),
    .if_read(Block_Mat_exit4750_p_U0_cols_read)
);

fifo_w32_d11_A k_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Haaris_Core_entry242_U0_k_out_din),
    .if_full_n(k_c_full_n),
    .if_write(Haaris_Core_entry242_U0_k_out_write),
    .if_dout(k_c_dout),
    .if_empty_n(k_c_empty_n),
    .if_read(CalCim188_U0_k_read)
);

fifo_w32_d12_A threshold_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Haaris_Core_entry242_U0_threshold_out_din),
    .if_full_n(threshold_c_full_n),
    .if_write(Haaris_Core_entry242_U0_threshold_out_write),
    .if_dout(threshold_c_dout),
    .if_empty_n(threshold_c_empty_n),
    .if_read(FindMax_U0_threshold_read)
);

fifo_w32_d2_A_x src_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit47_pro_U0_src_rows_V_out_din),
    .if_full_n(src_rows_V_c_full_n),
    .if_write(Block_Mat_exit47_pro_U0_src_rows_V_out_write),
    .if_dout(src_rows_V_c_dout),
    .if_empty_n(src_rows_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_rows_V_read)
);

fifo_w32_d2_A_x src_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit47_pro_U0_src_cols_V_out_din),
    .if_full_n(src_cols_V_c_full_n),
    .if_write(Block_Mat_exit47_pro_U0_src_cols_V_out_write),
    .if_dout(src_cols_V_c_dout),
    .if_empty_n(src_cols_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_cols_V_read)
);

fifo_w32_d4_A gray_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit47_pro_U0_gray_rows_V_out_din),
    .if_full_n(gray_rows_V_c_full_n),
    .if_write(Block_Mat_exit47_pro_U0_gray_rows_V_out_write),
    .if_dout(gray_rows_V_c_dout),
    .if_empty_n(gray_rows_V_c_empty_n),
    .if_read(Duplicate_1_U0_src_rows_V_read)
);

fifo_w32_d4_A gray_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit47_pro_U0_gray_cols_V_out_din),
    .if_full_n(gray_cols_V_c_full_n),
    .if_write(Block_Mat_exit47_pro_U0_gray_cols_V_out_write),
    .if_dout(gray_cols_V_c_dout),
    .if_empty_n(gray_cols_V_c_empty_n),
    .if_read(Duplicate_1_U0_src_cols_V_read)
);

fifo_w32_d12_A dst0_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit47_pro_U0_dst0_rows_V_out_din),
    .if_full_n(dst0_rows_V_c_full_n),
    .if_write(Block_Mat_exit47_pro_U0_dst0_rows_V_out_write),
    .if_dout(dst0_rows_V_c_dout),
    .if_empty_n(dst0_rows_V_c_empty_n),
    .if_read(Dilate_U0_p_src_rows_V_read)
);

fifo_w32_d12_A dst0_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit47_pro_U0_dst0_cols_V_out_din),
    .if_full_n(dst0_cols_V_c_full_n),
    .if_write(Block_Mat_exit47_pro_U0_dst0_cols_V_out_write),
    .if_dout(dst0_cols_V_c_dout),
    .if_empty_n(dst0_cols_V_c_empty_n),
    .if_read(Dilate_U0_p_src_cols_V_read)
);

fifo_w32_d13_A dst1_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit47_pro_U0_dst1_rows_V_out_din),
    .if_full_n(dst1_rows_V_c_full_n),
    .if_write(Block_Mat_exit47_pro_U0_dst1_rows_V_out_write),
    .if_dout(dst1_rows_V_c_dout),
    .if_empty_n(dst1_rows_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_rows_V_read)
);

fifo_w32_d13_A dst1_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit47_pro_U0_dst1_cols_V_out_din),
    .if_full_n(dst1_cols_V_c_full_n),
    .if_write(Block_Mat_exit47_pro_U0_dst1_cols_V_out_write),
    .if_dout(dst1_cols_V_c_dout),
    .if_empty_n(dst1_cols_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_cols_V_read)
);

fifo_w8_d2_A src_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .if_full_n(src_data_stream_0_V_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .if_dout(src_data_stream_0_V_dout),
    .if_empty_n(src_data_stream_0_V_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_0_V_read)
);

fifo_w8_d2_A src_data_stream_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .if_full_n(src_data_stream_1_V_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .if_dout(src_data_stream_1_V_dout),
    .if_empty_n(src_data_stream_1_V_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_1_V_read)
);

fifo_w8_d2_A src_data_stream_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .if_full_n(src_data_stream_2_V_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .if_dout(src_data_stream_2_V_dout),
    .if_empty_n(src_data_stream_2_V_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_2_V_read)
);

fifo_w32_d2_A_x src_rows_V_c92_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .if_full_n(src_rows_V_c92_full_n),
    .if_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .if_dout(src_rows_V_c92_dout),
    .if_empty_n(src_rows_V_c92_empty_n),
    .if_read(CvtColor_U0_p_src_rows_V_read)
);

fifo_w32_d2_A_x src_cols_V_c93_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .if_full_n(src_cols_V_c93_full_n),
    .if_write(AXIvideo2Mat_U0_img_cols_V_out_write),
    .if_dout(src_cols_V_c93_dout),
    .if_empty_n(src_cols_V_c93_empty_n),
    .if_read(CvtColor_U0_p_src_cols_V_read)
);

fifo_w8_d2_A gray_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CvtColor_U0_p_dst_data_stream_V_din),
    .if_full_n(gray_data_stream_0_s_full_n),
    .if_write(CvtColor_U0_p_dst_data_stream_V_write),
    .if_dout(gray_data_stream_0_s_dout),
    .if_empty_n(gray_data_stream_0_s_empty_n),
    .if_read(Duplicate_1_U0_src_data_stream_V_read)
);

fifo_w32_d11_A res_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_res_rows_V_out_din),
    .if_full_n(res_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_res_rows_V_out_write),
    .if_dout(res_rows_V_c_dout),
    .if_empty_n(res_rows_V_c_empty_n),
    .if_read(FindMax_U0_p_src_rows_V_read)
);

fifo_w32_d11_A res_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_res_cols_V_out_din),
    .if_full_n(res_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_res_cols_V_out_write),
    .if_dout(res_cols_V_c_dout),
    .if_empty_n(res_cols_V_c_empty_n),
    .if_read(FindMax_U0_p_src_cols_V_read)
);

fifo_w32_d5_A gray1_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_gray1_rows_V_out_din),
    .if_full_n(gray1_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_gray1_rows_V_out_write),
    .if_dout(gray1_rows_V_c_dout),
    .if_empty_n(gray1_rows_V_c_empty_n),
    .if_read(Sobel_U0_p_src_rows_V_read)
);

fifo_w32_d5_A gray1_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_gray1_cols_V_out_din),
    .if_full_n(gray1_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_gray1_cols_V_out_write),
    .if_dout(gray1_cols_V_c_dout),
    .if_empty_n(gray1_cols_V_c_empty_n),
    .if_read(Sobel_U0_p_src_cols_V_read)
);

fifo_w32_d5_A gray2_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_gray2_rows_V_out_din),
    .if_full_n(gray2_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_gray2_rows_V_out_write),
    .if_dout(gray2_rows_V_c_dout),
    .if_empty_n(gray2_rows_V_c_empty_n),
    .if_read(Sobel_1_U0_p_src_rows_V_read)
);

fifo_w32_d5_A gray2_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_gray2_cols_V_out_din),
    .if_full_n(gray2_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_gray2_cols_V_out_write),
    .if_dout(gray2_cols_V_c_dout),
    .if_empty_n(gray2_cols_V_c_empty_n),
    .if_read(Sobel_1_U0_p_src_cols_V_read)
);

fifo_w32_d6_A grad_x_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_x_rows_V_out_din),
    .if_full_n(grad_x_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_x_rows_V_out_write),
    .if_dout(grad_x_rows_V_c_dout),
    .if_empty_n(grad_x_rows_V_c_empty_n),
    .if_read(Duplicate181_U0_src_rows_V_read)
);

fifo_w32_d6_A grad_x_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_x_cols_V_out_din),
    .if_full_n(grad_x_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_x_cols_V_out_write),
    .if_dout(grad_x_cols_V_c_dout),
    .if_empty_n(grad_x_cols_V_c_empty_n),
    .if_read(Duplicate181_U0_src_cols_V_read)
);

fifo_w32_d7_A grad_x1_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_x1_rows_V_out_din),
    .if_full_n(grad_x1_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_x1_rows_V_out_write),
    .if_dout(grad_x1_rows_V_c_dout),
    .if_empty_n(grad_x1_rows_V_c_empty_n),
    .if_read(Duplicate182_U0_src_rows_V_read)
);

fifo_w32_d7_A grad_x1_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_x1_cols_V_out_din),
    .if_full_n(grad_x1_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_x1_cols_V_out_write),
    .if_dout(grad_x1_cols_V_c_dout),
    .if_empty_n(grad_x1_cols_V_c_empty_n),
    .if_read(Duplicate182_U0_src_cols_V_read)
);

fifo_w32_d7_A grad_x2_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_x2_rows_V_out_din),
    .if_full_n(grad_x2_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_x2_rows_V_out_write),
    .if_dout(grad_x2_rows_V_c_dout),
    .if_empty_n(grad_x2_rows_V_c_empty_n),
    .if_read(Mul_U0_src1_rows_V_read)
);

fifo_w32_d7_A grad_x2_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_x2_cols_V_out_din),
    .if_full_n(grad_x2_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_x2_cols_V_out_write),
    .if_dout(grad_x2_cols_V_c_dout),
    .if_empty_n(grad_x2_cols_V_c_empty_n),
    .if_read(Mul_U0_src1_cols_V_read)
);

fifo_w32_d8_A grad_x3_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_x3_rows_V_out_din),
    .if_full_n(grad_x3_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_x3_rows_V_out_write),
    .if_dout(grad_x3_rows_V_c_dout),
    .if_empty_n(grad_x3_rows_V_c_empty_n),
    .if_read(Mul184_U0_src1_rows_V_read)
);

fifo_w32_d8_A grad_x3_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_x3_cols_V_out_din),
    .if_full_n(grad_x3_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_x3_cols_V_out_write),
    .if_dout(grad_x3_cols_V_c_dout),
    .if_empty_n(grad_x3_cols_V_c_empty_n),
    .if_read(Mul184_U0_src1_cols_V_read)
);

fifo_w32_d6_A grad_y_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_y_rows_V_out_din),
    .if_full_n(grad_y_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_y_rows_V_out_write),
    .if_dout(grad_y_rows_V_c_dout),
    .if_empty_n(grad_y_rows_V_c_empty_n),
    .if_read(Duplicate183_U0_src_rows_V_read)
);

fifo_w32_d6_A grad_y_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_y_cols_V_out_din),
    .if_full_n(grad_y_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_y_cols_V_out_write),
    .if_dout(grad_y_cols_V_c_dout),
    .if_empty_n(grad_y_cols_V_c_empty_n),
    .if_read(Duplicate183_U0_src_cols_V_read)
);

fifo_w32_d7_A grad_y1_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_y1_rows_V_out_din),
    .if_full_n(grad_y1_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_y1_rows_V_out_write),
    .if_dout(grad_y1_rows_V_c_dout),
    .if_empty_n(grad_y1_rows_V_c_empty_n),
    .if_read(Duplicate_U0_src_rows_V_read)
);

fifo_w32_d7_A grad_y1_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_y1_cols_V_out_din),
    .if_full_n(grad_y1_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_y1_cols_V_out_write),
    .if_dout(grad_y1_cols_V_c_dout),
    .if_empty_n(grad_y1_cols_V_c_empty_n),
    .if_read(Duplicate_U0_src_cols_V_read)
);

fifo_w32_d8_A grad_y3_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_y3_rows_V_out_din),
    .if_full_n(grad_y3_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_y3_rows_V_out_write),
    .if_dout(grad_y3_rows_V_c_dout),
    .if_empty_n(grad_y3_rows_V_c_empty_n),
    .if_read(Mul185_U0_src1_rows_V_read)
);

fifo_w32_d8_A grad_y3_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_y3_cols_V_out_din),
    .if_full_n(grad_y3_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_y3_cols_V_out_write),
    .if_dout(grad_y3_cols_V_c_dout),
    .if_empty_n(grad_y3_cols_V_c_empty_n),
    .if_read(Mul185_U0_src1_cols_V_read)
);

fifo_w32_d9_A grad_xx_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_xx_rows_V_out_din),
    .if_full_n(grad_xx_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_xx_rows_V_out_write),
    .if_dout(grad_xx_rows_V_c_dout),
    .if_empty_n(grad_xx_rows_V_c_empty_n),
    .if_read(BoxFilter186_U0_p_src_rows_V_read)
);

fifo_w32_d9_A grad_xx_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_xx_cols_V_out_din),
    .if_full_n(grad_xx_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_xx_cols_V_out_write),
    .if_dout(grad_xx_cols_V_c_dout),
    .if_empty_n(grad_xx_cols_V_c_empty_n),
    .if_read(BoxFilter186_U0_p_src_cols_V_read)
);

fifo_w32_d9_A grad_yy_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_yy_rows_V_out_din),
    .if_full_n(grad_yy_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_yy_rows_V_out_write),
    .if_dout(grad_yy_rows_V_c_dout),
    .if_empty_n(grad_yy_rows_V_c_empty_n),
    .if_read(BoxFilter187_U0_p_src_rows_V_read)
);

fifo_w32_d9_A grad_yy_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_yy_cols_V_out_din),
    .if_full_n(grad_yy_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_yy_cols_V_out_write),
    .if_dout(grad_yy_cols_V_c_dout),
    .if_empty_n(grad_yy_cols_V_c_empty_n),
    .if_read(BoxFilter187_U0_p_src_cols_V_read)
);

fifo_w32_d8_A grad_xy_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_xy_rows_V_out_din),
    .if_full_n(grad_xy_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_xy_rows_V_out_write),
    .if_dout(grad_xy_rows_V_c_dout),
    .if_empty_n(grad_xy_rows_V_c_empty_n),
    .if_read(BoxFilter_U0_p_src_rows_V_read)
);

fifo_w32_d8_A grad_xy_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_xy_cols_V_out_din),
    .if_full_n(grad_xy_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_xy_cols_V_out_write),
    .if_dout(grad_xy_cols_V_c_dout),
    .if_empty_n(grad_xy_cols_V_c_empty_n),
    .if_read(BoxFilter_U0_p_src_cols_V_read)
);

fifo_w32_d10_A grad_gy_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_gy_rows_V_out_din),
    .if_full_n(grad_gy_rows_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_gy_rows_V_out_write),
    .if_dout(grad_gy_rows_V_c_dout),
    .if_empty_n(grad_gy_rows_V_c_empty_n),
    .if_read(CalCim188_U0_p_grady_rows_V_read)
);

fifo_w32_d10_A grad_gy_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit4750_p_U0_grad_gy_cols_V_out_din),
    .if_full_n(grad_gy_cols_V_c_full_n),
    .if_write(Block_Mat_exit4750_p_U0_grad_gy_cols_V_out_write),
    .if_dout(grad_gy_cols_V_c_dout),
    .if_empty_n(grad_gy_cols_V_c_empty_n),
    .if_read(CalCim188_U0_p_grady_cols_V_read)
);

fifo_w8_d2_A gray1_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_1_U0_dst1_data_stream_V_din),
    .if_full_n(gray1_data_stream_0_full_n),
    .if_write(Duplicate_1_U0_dst1_data_stream_V_write),
    .if_dout(gray1_data_stream_0_dout),
    .if_empty_n(gray1_data_stream_0_empty_n),
    .if_read(Sobel_U0_p_src_data_stream_V_read)
);

fifo_w8_d2_A gray2_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_1_U0_dst2_data_stream_V_din),
    .if_full_n(gray2_data_stream_0_full_n),
    .if_write(Duplicate_1_U0_dst2_data_stream_V_write),
    .if_dout(gray2_data_stream_0_dout),
    .if_empty_n(gray2_data_stream_0_empty_n),
    .if_read(Sobel_1_U0_p_src_data_stream_V_read)
);

fifo_w15_d2_A grad_x_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Sobel_U0_p_dst_data_stream_V_V_din),
    .if_full_n(grad_x_data_stream_0_full_n),
    .if_write(Sobel_U0_p_dst_data_stream_V_V_write),
    .if_dout(grad_x_data_stream_0_dout),
    .if_empty_n(grad_x_data_stream_0_empty_n),
    .if_read(Duplicate181_U0_src_data_stream_V_V_read)
);

fifo_w15_d2_A grad_x1_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate181_U0_dst1_data_stream_V_V_din),
    .if_full_n(grad_x1_data_stream_s_full_n),
    .if_write(Duplicate181_U0_dst1_data_stream_V_V_write),
    .if_dout(grad_x1_data_stream_s_dout),
    .if_empty_n(grad_x1_data_stream_s_empty_n),
    .if_read(Duplicate182_U0_src_data_stream_V_V_read)
);

fifo_w15_d2_A grad_x2_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate181_U0_dst2_data_stream_V_V_din),
    .if_full_n(grad_x2_data_stream_s_full_n),
    .if_write(Duplicate181_U0_dst2_data_stream_V_V_write),
    .if_dout(grad_x2_data_stream_s_dout),
    .if_empty_n(grad_x2_data_stream_s_empty_n),
    .if_read(Mul_U0_src1_data_stream_V_V_read)
);

fifo_w15_d2_A grad_x3_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate182_U0_dst1_data_stream_V_V_din),
    .if_full_n(grad_x3_data_stream_s_full_n),
    .if_write(Duplicate182_U0_dst1_data_stream_V_V_write),
    .if_dout(grad_x3_data_stream_s_dout),
    .if_empty_n(grad_x3_data_stream_s_empty_n),
    .if_read(Mul184_U0_src1_data_stream_V_V_read)
);

fifo_w15_d2_A grad_x4_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate182_U0_dst2_data_stream_V_V_din),
    .if_full_n(grad_x4_data_stream_s_full_n),
    .if_write(Duplicate182_U0_dst2_data_stream_V_V_write),
    .if_dout(grad_x4_data_stream_s_dout),
    .if_empty_n(grad_x4_data_stream_s_empty_n),
    .if_read(Mul184_U0_src2_data_stream_V_V_read)
);

fifo_w15_d2_A grad_y_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Sobel_1_U0_p_dst_data_stream_V_V_din),
    .if_full_n(grad_y_data_stream_0_full_n),
    .if_write(Sobel_1_U0_p_dst_data_stream_V_V_write),
    .if_dout(grad_y_data_stream_0_dout),
    .if_empty_n(grad_y_data_stream_0_empty_n),
    .if_read(Duplicate183_U0_src_data_stream_V_V_read)
);

fifo_w15_d2_A grad_y1_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate183_U0_dst1_data_stream_V_V_din),
    .if_full_n(grad_y1_data_stream_s_full_n),
    .if_write(Duplicate183_U0_dst1_data_stream_V_V_write),
    .if_dout(grad_y1_data_stream_s_dout),
    .if_empty_n(grad_y1_data_stream_s_empty_n),
    .if_read(Duplicate_U0_src_data_stream_V_V_read)
);

fifo_w15_d2_A grad_y2_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate183_U0_dst2_data_stream_V_V_din),
    .if_full_n(grad_y2_data_stream_s_full_n),
    .if_write(Duplicate183_U0_dst2_data_stream_V_V_write),
    .if_dout(grad_y2_data_stream_s_dout),
    .if_empty_n(grad_y2_data_stream_s_empty_n),
    .if_read(Mul_U0_src2_data_stream_V_V_read)
);

fifo_w15_d2_A grad_y3_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst1_data_stream_V_V_din),
    .if_full_n(grad_y3_data_stream_s_full_n),
    .if_write(Duplicate_U0_dst1_data_stream_V_V_write),
    .if_dout(grad_y3_data_stream_s_dout),
    .if_empty_n(grad_y3_data_stream_s_empty_n),
    .if_read(Mul185_U0_src1_data_stream_V_V_read)
);

fifo_w15_d2_A grad_y4_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst2_data_stream_V_V_din),
    .if_full_n(grad_y4_data_stream_s_full_n),
    .if_write(Duplicate_U0_dst2_data_stream_V_V_write),
    .if_dout(grad_y4_data_stream_s_dout),
    .if_empty_n(grad_y4_data_stream_s_empty_n),
    .if_read(Mul185_U0_src2_data_stream_V_V_read)
);

fifo_w35_d2_A grad_xx_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mul184_U0_dst_data_stream_V_V_din),
    .if_full_n(grad_xx_data_stream_s_full_n),
    .if_write(Mul184_U0_dst_data_stream_V_V_write),
    .if_dout(grad_xx_data_stream_s_dout),
    .if_empty_n(grad_xx_data_stream_s_empty_n),
    .if_read(BoxFilter186_U0_p_src_data_stream_V_V_read)
);

fifo_w35_d2_A grad_yy_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mul185_U0_dst_data_stream_V_V_din),
    .if_full_n(grad_yy_data_stream_s_full_n),
    .if_write(Mul185_U0_dst_data_stream_V_V_write),
    .if_dout(grad_yy_data_stream_s_dout),
    .if_empty_n(grad_yy_data_stream_s_empty_n),
    .if_read(BoxFilter187_U0_p_src_data_stream_V_V_read)
);

fifo_w35_d2_A grad_xy_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mul_U0_dst_data_stream_V_V_din),
    .if_full_n(grad_xy_data_stream_s_full_n),
    .if_write(Mul_U0_dst_data_stream_V_V_write),
    .if_dout(grad_xy_data_stream_s_dout),
    .if_empty_n(grad_xy_data_stream_s_empty_n),
    .if_read(BoxFilter_U0_p_src_data_stream_V_V_read)
);

fifo_w35_d2_A grad_gx_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(BoxFilter186_U0_p_dst_data_stream_V_V_din),
    .if_full_n(grad_gx_data_stream_s_full_n),
    .if_write(BoxFilter186_U0_p_dst_data_stream_V_V_write),
    .if_dout(grad_gx_data_stream_s_dout),
    .if_empty_n(grad_gx_data_stream_s_empty_n),
    .if_read(CalCim188_U0_p_gradx_data_stream_V_V_read)
);

fifo_w35_d2_A grad_gy_data_stream_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(BoxFilter187_U0_p_dst_data_stream_V_V_din),
    .if_full_n(grad_gy_data_stream_s_full_n),
    .if_write(BoxFilter187_U0_p_dst_data_stream_V_V_write),
    .if_dout(grad_gy_data_stream_s_dout),
    .if_empty_n(grad_gy_data_stream_s_empty_n),
    .if_read(CalCim188_U0_p_grady_data_stream_V_V_read)
);

fifo_w35_d2_A grad_gxy_data_stream_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(BoxFilter_U0_p_dst_data_stream_V_V_din),
    .if_full_n(grad_gxy_data_stream_full_n),
    .if_write(BoxFilter_U0_p_dst_data_stream_V_V_write),
    .if_dout(grad_gxy_data_stream_dout),
    .if_empty_n(grad_gxy_data_stream_empty_n),
    .if_read(CalCim188_U0_p_gradxy_data_stream_V_V_read)
);

fifo_w32_d2_A_x res_data_stream_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CalCim188_U0_p_dst_data_stream_V_din),
    .if_full_n(res_data_stream_0_V_full_n),
    .if_write(CalCim188_U0_p_dst_data_stream_V_write),
    .if_dout(res_data_stream_0_V_dout),
    .if_empty_n(res_data_stream_0_V_empty_n),
    .if_read(FindMax_U0_p_src_data_stream_V_read)
);

fifo_w8_d2_A dst0_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FindMax_U0_p_dst_data_stream_V_din),
    .if_full_n(dst0_data_stream_0_s_full_n),
    .if_write(FindMax_U0_p_dst_data_stream_V_write),
    .if_dout(dst0_data_stream_0_s_dout),
    .if_empty_n(dst0_data_stream_0_s_empty_n),
    .if_read(Dilate_U0_p_src_data_stream_V_read)
);

fifo_w8_d2_A dst1_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Dilate_U0_p_dst_data_stream_V_din),
    .if_full_n(dst1_data_stream_0_s_full_n),
    .if_write(Dilate_U0_p_dst_data_stream_V_write),
    .if_dout(dst1_data_stream_0_s_dout),
    .if_empty_n(dst1_data_stream_0_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_V_read)
);

start_for_Block_MVhK start_for_Block_MVhK_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Mat_exit47_pro_U0_din),
    .if_full_n(start_for_Block_Mat_exit47_pro_U0_full_n),
    .if_write(Haaris_Core_entry242_U0_start_write),
    .if_dout(start_for_Block_Mat_exit47_pro_U0_dout),
    .if_empty_n(start_for_Block_Mat_exit47_pro_U0_empty_n),
    .if_read(Block_Mat_exit47_pro_U0_ap_ready)
);

start_for_Block_MWhU start_for_Block_MWhU_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Mat_exit4750_p_U0_din),
    .if_full_n(start_for_Block_Mat_exit4750_p_U0_full_n),
    .if_write(Haaris_Core_entry242_U0_start_write),
    .if_dout(start_for_Block_Mat_exit4750_p_U0_dout),
    .if_empty_n(start_for_Block_Mat_exit4750_p_U0_empty_n),
    .if_read(Block_Mat_exit4750_p_U0_ap_ready)
);

start_for_CalCim1Xh4 start_for_CalCim1Xh4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_CalCim188_U0_din),
    .if_full_n(start_for_CalCim188_U0_full_n),
    .if_write(Haaris_Core_entry242_U0_start_write),
    .if_dout(start_for_CalCim188_U0_dout),
    .if_empty_n(start_for_CalCim188_U0_empty_n),
    .if_read(CalCim188_U0_ap_ready)
);

start_for_FindMaxYie start_for_FindMaxYie_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_FindMax_U0_din),
    .if_full_n(start_for_FindMax_U0_full_n),
    .if_write(Haaris_Core_entry242_U0_start_write),
    .if_dout(start_for_FindMax_U0_dout),
    .if_empty_n(start_for_FindMax_U0_empty_n),
    .if_read(FindMax_U0_ap_ready)
);

start_for_DuplicaZio start_for_DuplicaZio_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Duplicate_1_U0_din),
    .if_full_n(start_for_Duplicate_1_U0_full_n),
    .if_write(Block_Mat_exit47_pro_U0_start_write),
    .if_dout(start_for_Duplicate_1_U0_dout),
    .if_empty_n(start_for_Duplicate_1_U0_empty_n),
    .if_read(Duplicate_1_U0_ap_ready)
);

start_for_Dilate_U0 start_for_Dilate_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Dilate_U0_din),
    .if_full_n(start_for_Dilate_U0_full_n),
    .if_write(Block_Mat_exit47_pro_U0_start_write),
    .if_dout(start_for_Dilate_U0_dout),
    .if_empty_n(start_for_Dilate_U0_empty_n),
    .if_read(Dilate_U0_ap_ready)
);

start_for_Mat2AXI0iy start_for_Mat2AXI0iy_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2AXIvideo_U0_din),
    .if_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .if_write(Block_Mat_exit47_pro_U0_start_write),
    .if_dout(start_for_Mat2AXIvideo_U0_dout),
    .if_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
    .if_read(Mat2AXIvideo_U0_ap_ready)
);

start_for_CvtColo1iI start_for_CvtColo1iI_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_CvtColor_U0_din),
    .if_full_n(start_for_CvtColor_U0_full_n),
    .if_write(AXIvideo2Mat_U0_start_write),
    .if_dout(start_for_CvtColor_U0_dout),
    .if_empty_n(start_for_CvtColor_U0_empty_n),
    .if_read(CvtColor_U0_ap_ready)
);

start_for_Sobel_U0 start_for_Sobel_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Sobel_U0_din),
    .if_full_n(start_for_Sobel_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Sobel_U0_dout),
    .if_empty_n(start_for_Sobel_U0_empty_n),
    .if_read(Sobel_U0_ap_ready)
);

start_for_Duplica2iS start_for_Duplica2iS_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Duplicate181_U0_din),
    .if_full_n(start_for_Duplicate181_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Duplicate181_U0_dout),
    .if_empty_n(start_for_Duplicate181_U0_empty_n),
    .if_read(Duplicate181_U0_ap_ready)
);

start_for_Duplica3i2 start_for_Duplica3i2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Duplicate182_U0_din),
    .if_full_n(start_for_Duplicate182_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Duplicate182_U0_dout),
    .if_empty_n(start_for_Duplicate182_U0_empty_n),
    .if_read(Duplicate182_U0_ap_ready)
);

start_for_Sobel_14jc start_for_Sobel_14jc_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Sobel_1_U0_din),
    .if_full_n(start_for_Sobel_1_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Sobel_1_U0_dout),
    .if_empty_n(start_for_Sobel_1_U0_empty_n),
    .if_read(Sobel_1_U0_ap_ready)
);

start_for_Duplica5jm start_for_Duplica5jm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Duplicate183_U0_din),
    .if_full_n(start_for_Duplicate183_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Duplicate183_U0_dout),
    .if_empty_n(start_for_Duplicate183_U0_empty_n),
    .if_read(Duplicate183_U0_ap_ready)
);

start_for_Duplica6jw start_for_Duplica6jw_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Duplicate_U0_din),
    .if_full_n(start_for_Duplicate_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Duplicate_U0_dout),
    .if_empty_n(start_for_Duplicate_U0_empty_n),
    .if_read(Duplicate_U0_ap_ready)
);

start_for_Mul184_U0 start_for_Mul184_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mul184_U0_din),
    .if_full_n(start_for_Mul184_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Mul184_U0_dout),
    .if_empty_n(start_for_Mul184_U0_empty_n),
    .if_read(Mul184_U0_ap_ready)
);

start_for_Mul185_U0 start_for_Mul185_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mul185_U0_din),
    .if_full_n(start_for_Mul185_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Mul185_U0_dout),
    .if_empty_n(start_for_Mul185_U0_empty_n),
    .if_read(Mul185_U0_ap_ready)
);

start_for_Mul_U0 start_for_Mul_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mul_U0_din),
    .if_full_n(start_for_Mul_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_Mul_U0_dout),
    .if_empty_n(start_for_Mul_U0_empty_n),
    .if_read(Mul_U0_ap_ready)
);

start_for_BoxFilt7jG start_for_BoxFilt7jG_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_BoxFilter186_U0_din),
    .if_full_n(start_for_BoxFilter186_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_BoxFilter186_U0_dout),
    .if_empty_n(start_for_BoxFilter186_U0_empty_n),
    .if_read(BoxFilter186_U0_ap_ready)
);

start_for_BoxFilt8jQ start_for_BoxFilt8jQ_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_BoxFilter187_U0_din),
    .if_full_n(start_for_BoxFilter187_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_BoxFilter187_U0_dout),
    .if_empty_n(start_for_BoxFilter187_U0_empty_n),
    .if_read(BoxFilter187_U0_ap_ready)
);

start_for_BoxFilt9j0 start_for_BoxFilt9j0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_BoxFilter_U0_din),
    .if_full_n(start_for_BoxFilter_U0_full_n),
    .if_write(Block_Mat_exit4750_p_U0_start_write),
    .if_dout(start_for_BoxFilter_U0_dout),
    .if_empty_n(start_for_BoxFilter_U0_empty_n),
    .if_read(BoxFilter_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_sync_AXIvideo2Mat_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Haaris_Core_entry242_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Haaris_Core_entry242_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Haaris_Core_entry242_U0_ap_ready <= ap_sync_Haaris_Core_entry242_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == AXIvideo2Mat_U0_ap_ready))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == AXIvideo2Mat_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Haaris_Core_entry242_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Haaris_Core_entry242_U0_ap_ready_count <= (Haaris_Core_entry242_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Haaris_Core_entry242_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Haaris_Core_entry242_U0_ap_ready_count <= (Haaris_Core_entry242_U0_ap_ready_count + 2'd1);
    end
end

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = ((ap_sync_reg_AXIvideo2Mat_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_Mat_exit4750_p_U0_ap_continue = 1'b1;

assign Block_Mat_exit4750_p_U0_ap_start = start_for_Block_Mat_exit4750_p_U0_empty_n;

assign Block_Mat_exit4750_p_U0_start_full_n = (start_for_Sobel_U0_full_n & start_for_Sobel_1_U0_full_n & start_for_Mul_U0_full_n & start_for_Mul185_U0_full_n & start_for_Mul184_U0_full_n & start_for_Duplicate_U0_full_n & start_for_Duplicate183_U0_full_n & start_for_Duplicate182_U0_full_n & start_for_Duplicate181_U0_full_n & start_for_BoxFilter_U0_full_n & start_for_BoxFilter187_U0_full_n & start_for_BoxFilter186_U0_full_n);

assign Block_Mat_exit47_pro_U0_ap_continue = 1'b1;

assign Block_Mat_exit47_pro_U0_ap_start = start_for_Block_Mat_exit47_pro_U0_empty_n;

assign Block_Mat_exit47_pro_U0_start_full_n = (start_for_Mat2AXIvideo_U0_full_n & start_for_Duplicate_1_U0_full_n & start_for_Dilate_U0_full_n);

assign BoxFilter186_U0_ap_continue = 1'b1;

assign BoxFilter186_U0_ap_start = start_for_BoxFilter186_U0_empty_n;

assign BoxFilter186_U0_start_full_n = 1'b1;

assign BoxFilter186_U0_start_write = 1'b0;

assign BoxFilter187_U0_ap_continue = 1'b1;

assign BoxFilter187_U0_ap_start = start_for_BoxFilter187_U0_empty_n;

assign BoxFilter187_U0_start_full_n = 1'b1;

assign BoxFilter187_U0_start_write = 1'b0;

assign BoxFilter_U0_ap_continue = 1'b1;

assign BoxFilter_U0_ap_start = start_for_BoxFilter_U0_empty_n;

assign BoxFilter_U0_start_full_n = 1'b1;

assign BoxFilter_U0_start_write = 1'b0;

assign CalCim188_U0_ap_continue = 1'b1;

assign CalCim188_U0_ap_start = start_for_CalCim188_U0_empty_n;

assign CalCim188_U0_start_full_n = 1'b1;

assign CalCim188_U0_start_write = 1'b0;

assign CvtColor_U0_ap_continue = 1'b1;

assign CvtColor_U0_ap_start = start_for_CvtColor_U0_empty_n;

assign CvtColor_U0_start_full_n = 1'b1;

assign CvtColor_U0_start_write = 1'b0;

assign Dilate_U0_ap_continue = 1'b1;

assign Dilate_U0_ap_start = start_for_Dilate_U0_empty_n;

assign Dilate_U0_start_full_n = 1'b1;

assign Dilate_U0_start_write = 1'b0;

assign Duplicate181_U0_ap_continue = 1'b1;

assign Duplicate181_U0_ap_start = start_for_Duplicate181_U0_empty_n;

assign Duplicate181_U0_start_full_n = 1'b1;

assign Duplicate181_U0_start_write = 1'b0;

assign Duplicate182_U0_ap_continue = 1'b1;

assign Duplicate182_U0_ap_start = start_for_Duplicate182_U0_empty_n;

assign Duplicate182_U0_start_full_n = 1'b1;

assign Duplicate182_U0_start_write = 1'b0;

assign Duplicate183_U0_ap_continue = 1'b1;

assign Duplicate183_U0_ap_start = start_for_Duplicate183_U0_empty_n;

assign Duplicate183_U0_start_full_n = 1'b1;

assign Duplicate183_U0_start_write = 1'b0;

assign Duplicate_1_U0_ap_continue = 1'b1;

assign Duplicate_1_U0_ap_start = start_for_Duplicate_1_U0_empty_n;

assign Duplicate_1_U0_start_full_n = 1'b1;

assign Duplicate_1_U0_start_write = 1'b0;

assign Duplicate_U0_ap_continue = 1'b1;

assign Duplicate_U0_ap_start = start_for_Duplicate_U0_empty_n;

assign Duplicate_U0_start_full_n = 1'b1;

assign Duplicate_U0_start_write = 1'b0;

assign FindMax_U0_ap_continue = 1'b1;

assign FindMax_U0_ap_start = start_for_FindMax_U0_empty_n;

assign FindMax_U0_start_full_n = 1'b1;

assign FindMax_U0_start_write = 1'b0;

assign Haaris_Core_entry242_U0_ap_continue = 1'b1;

assign Haaris_Core_entry242_U0_ap_start = ((ap_sync_reg_Haaris_Core_entry242_U0_ap_ready ^ 1'b1) & ap_start);

assign Haaris_Core_entry242_U0_start_full_n = (start_for_FindMax_U0_full_n & start_for_CalCim188_U0_full_n & start_for_Block_Mat_exit47_pro_U0_full_n & start_for_Block_Mat_exit4750_p_U0_full_n);

assign Mat2AXIvideo_U0_ap_continue = 1'b1;

assign Mat2AXIvideo_U0_ap_start = start_for_Mat2AXIvideo_U0_empty_n;

assign Mat2AXIvideo_U0_start_full_n = 1'b1;

assign Mat2AXIvideo_U0_start_write = 1'b0;

assign Mul184_U0_ap_continue = 1'b1;

assign Mul184_U0_ap_start = start_for_Mul184_U0_empty_n;

assign Mul184_U0_start_full_n = 1'b1;

assign Mul184_U0_start_write = 1'b0;

assign Mul185_U0_ap_continue = 1'b1;

assign Mul185_U0_ap_start = start_for_Mul185_U0_empty_n;

assign Mul185_U0_start_full_n = 1'b1;

assign Mul185_U0_start_write = 1'b0;

assign Mul_U0_ap_continue = 1'b1;

assign Mul_U0_ap_start = start_for_Mul_U0_empty_n;

assign Mul_U0_start_full_n = 1'b1;

assign Mul_U0_start_write = 1'b0;

assign Sobel_1_U0_ap_continue = 1'b1;

assign Sobel_1_U0_ap_start = start_for_Sobel_1_U0_empty_n;

assign Sobel_1_U0_start_full_n = 1'b1;

assign Sobel_1_U0_start_write = 1'b0;

assign Sobel_U0_ap_continue = 1'b1;

assign Sobel_U0_ap_start = start_for_Sobel_U0_empty_n;

assign Sobel_U0_start_full_n = 1'b1;

assign Sobel_U0_start_write = 1'b0;

assign ap_done = Mat2AXIvideo_U0_ap_done;

assign ap_idle = (Sobel_U0_ap_idle & Sobel_1_U0_ap_idle & Mul_U0_ap_idle & Mul185_U0_ap_idle & Mul184_U0_ap_idle & Mat2AXIvideo_U0_ap_idle & Haaris_Core_entry242_U0_ap_idle & FindMax_U0_ap_idle & Duplicate_U0_ap_idle & Duplicate_1_U0_ap_idle & Duplicate183_U0_ap_idle & Duplicate182_U0_ap_idle & Duplicate181_U0_ap_idle & Dilate_U0_ap_idle & CvtColor_U0_ap_idle & CalCim188_U0_ap_idle & BoxFilter_U0_ap_idle & BoxFilter187_U0_ap_idle & BoxFilter186_U0_ap_idle & Block_Mat_exit47_pro_U0_ap_idle & Block_Mat_exit4750_p_U0_ap_idle & AXIvideo2Mat_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_AXIvideo2Mat_U0_ap_ready = (ap_sync_reg_AXIvideo2Mat_U0_ap_ready | AXIvideo2Mat_U0_ap_ready);

assign ap_sync_Haaris_Core_entry242_U0_ap_ready = (ap_sync_reg_Haaris_Core_entry242_U0_ap_ready | Haaris_Core_entry242_U0_ap_ready);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Mat2AXIvideo_U0_ap_done;

assign ap_sync_ready = (ap_sync_Haaris_Core_entry242_U0_ap_ready & ap_sync_AXIvideo2Mat_U0_ap_ready);

assign dst_axis_TDATA = Mat2AXIvideo_U0_dst_axis_TDATA;

assign dst_axis_TDEST = Mat2AXIvideo_U0_dst_axis_TDEST;

assign dst_axis_TID = Mat2AXIvideo_U0_dst_axis_TID;

assign dst_axis_TKEEP = Mat2AXIvideo_U0_dst_axis_TKEEP;

assign dst_axis_TLAST = Mat2AXIvideo_U0_dst_axis_TLAST;

assign dst_axis_TSTRB = Mat2AXIvideo_U0_dst_axis_TSTRB;

assign dst_axis_TUSER = Mat2AXIvideo_U0_dst_axis_TUSER;

assign dst_axis_TVALID = Mat2AXIvideo_U0_dst_axis_TVALID;

assign src_axis_TREADY = AXIvideo2Mat_U0_src_axis_TREADY;

assign start_for_Block_Mat_exit4750_p_U0_din = 1'b1;

assign start_for_Block_Mat_exit47_pro_U0_din = 1'b1;

assign start_for_BoxFilter186_U0_din = 1'b1;

assign start_for_BoxFilter187_U0_din = 1'b1;

assign start_for_BoxFilter_U0_din = 1'b1;

assign start_for_CalCim188_U0_din = 1'b1;

assign start_for_CvtColor_U0_din = 1'b1;

assign start_for_Dilate_U0_din = 1'b1;

assign start_for_Duplicate181_U0_din = 1'b1;

assign start_for_Duplicate182_U0_din = 1'b1;

assign start_for_Duplicate183_U0_din = 1'b1;

assign start_for_Duplicate_1_U0_din = 1'b1;

assign start_for_Duplicate_U0_din = 1'b1;

assign start_for_FindMax_U0_din = 1'b1;

assign start_for_Mat2AXIvideo_U0_din = 1'b1;

assign start_for_Mul184_U0_din = 1'b1;

assign start_for_Mul185_U0_din = 1'b1;

assign start_for_Mul_U0_din = 1'b1;

assign start_for_Sobel_1_U0_din = 1'b1;

assign start_for_Sobel_U0_din = 1'b1;

endmodule //Haaris_Core
