#ifndef MULTI_PHY_ANA_REG
#define MULTI_PHY_ANA_REG

#define _sgmii_reg_phya_0 0x0
#define _sgmii_reg_phya_1 0x4
#define _sgmii_reg_phya_2 0x8
#define _sgmii_reg_phya_3 0xc
#define _sgmii_reg_phya_4 0x10
#define _sgmii_reg_phya_5 0x14
#define _sgmii_reg_phya_6 0x18
#define _sgmii_reg_phya_7 0x1c
#define _sgmii_reg_phya_8 0x20
#define _sgmii_reg_phya_9 0x24
#define _sgmii_reg_phya_10 0x28
#define _sgmii_reg_phya_11 0x2c
#define _sgmii_reg_phya_12 0x30
#define _sgmii_reg_phya_13 0x34
#define _sgmii_reg_phya_14 0x38
#define _sgmii_reg_phya_15 0x3c
#define _sgmii_reg_phya_16 0x40
#define _sgmii_reg_phya_17 0x44
#define _sgmii_reg_phya_18 0x48
#define _sgmii_reg_phya_19 0x4c
#define _sgmii_reg_phya_20 0x50
#define _sgmii_reg_phya_21 0x54
#define _sgmii_reg_phya_22 0x58
#define _sgmii_reg_phya_23 0x5c
#define _sgmii_reg_phya_24 0x60
#define _sgmii_reg_phya_25 0x64
#define _sgmii_reg_phya_26 0x68
#define _sgmii_reg_phya_27 0x6c
#define _sgmii_reg_phya_28 0x70
#define _sgmii_reg_phya_29 0x74
#define _sgmii_reg_phya_30 0x78
#define _sgmii_reg_phya_31 0x7c
#define _sgmii_reg_phya_32 0x80
#define _sgmii_reg_phya_33 0x84
#define _sgmii_reg_phya_34 0x88
#define _sgmii_reg_phya_35 0x8c
#define _sgmii_reg_phya_36 0x90
#define _sgmii_reg_phya_37 0x94
#define _sgmii_reg_phya_38 0x98
#define _sgmii_reg_phya_39 0x9c
#define _sgmii_reg_phya_40 0xa0
#define _sgmii_reg_phya_41 0xa4
#define _sgmii_reg_phya_42 0xa8
#define _sgmii_reg_phya_43 0xac
#define _sgmii_reg_phya_44 0xb0
#define _sgmii_reg_phya_45 0xb4
#define _sgmii_reg_phya_46 0xb8
#define _sgmii_reg_phya_47 0xbc
#define _sgmii_reg_phya_48 0xc0
#define _sgmii_reg_phya_49 0xc4
#define _sgmii_reg_phya_50 0xc8
#define _sgmii_reg_phya_51 0xcc
#define _sgmii_reg_phya_52 0xd0
#define _sgmii_reg_phya_53 0xd4
#define _sgmii_reg_phya_54 0xd8
#define _sgmii_reg_phya_55 0xdc
#define _sgmii_reg_phya_56 0xe0
#define _sgmii_reg_phya_57 0xe4
#define _sgmii_reg_phya_58 0xe8
#define _sgmii_reg_phya_59 0xec
#define _sgmii_reg_phya_60 0xf0
#define _sgmii_reg_phya_61 0xf4
#define _sgmii_reg_phya_62 0xf8
#define _sgmii_reg_phya_63 0xfc
#define _sgmii_reg_phya_64 0x100
#define _ana_sgmii_reg_phya_65 0x104
#define _sgmii_reg_phya_66 0x108
#define _sgmii_reg_phya_67 0x10c
#define _sgmii_reg_phya_68 0x110
#define _sgmii_reg_phya_69 0x114
#define _sgmii_reg_phya_70 0x118
#define _sgmii_reg_phya_71 0x11c
#define _sgmii_reg_phya_72 0x120
#define _sgmii_reg_phya_73 0x124
#define _sgmii_reg_phya_74 0x128
#define _sgmii_reg_phya_75 0x12c
#define _sgmii_reg_phya_76 0x130
#define _sgmii_reg_phya_77 0x134
#define _sgmii_reg_phya_78 0x138
#define _sgmii_reg_phya_79 0x13c
#define _sgmii_reg_phya_80 0x140
#define _sgmii_reg_phya_81 0x144
#define _sgmii_reg_phya_82 0x148
#define _sgmii_reg_interrupt_sel 0x14c
#define _sgmii_reg_probe_sel 0x150
#define _sgmii_fpga_mode_control 0x154
#define _sgmii_async_fifo_control 0x158
#define _sgmii_reg_dwn_shift_ctrl 0x15c
#define _sgmii_reg_dwn_shift_timer_ctrl 0x160
#define _sgmii_ro_phya_0 0x200
#define _sgmii_ro_phya_1 0x204
#define _sgmii_ro_phya_9 0x224
#define _sgmii_ro_phya_10 0x228
#define _sgmii_ro_phya_11 0x22c
#define _sgmii_ro_phya_12 0x230
#define _sgmii_ro_phya_13 0x234
#define _sgmii_ro_phya_14 0x238
#define _sgmii_ro_phya_15 0x23c
#define _sgmii_ro_phya_16 0x240
#define _sgmii_ro_phya_17 0x244
#define _sgmii_ro_phya_18 0x248
#define _sgmii_ro_phya_19 0x24c
#define _sgmii_ro_phya_20 0x250
#define _sgmii_ro_phya_21 0x254
#define _sgmii_ro_phya_22 0x258
#define _sgmii_ro_phya_23 0x25c
#define _sgmii_ro_phya_24 0x260
#define _sgmii_ro_phya_25 0x264
#define _sgmii_ro_phya_26 0x268
#define _sgmii_ro_phya_afifo 0x26c
#define _sgmii_ro_phya_afifo_cnt_0 0x270
#define _sgmii_ro_phya_afifo_cnt_1 0x274
#define _sgmii_ro_phya_afifo_cnt_2 0x278
#define _sgmii_ro_phya_afifo_cnt_3 0x27c
#define _mode_ctrl_0 0x280
#define _tx_short_ro_phya_afifo 0x284
#define _tx_short_fifo_ctrl 0x288
#define _pbus_int_ctrl_0 0x2a0
#define _pbus_int_ctrl_1 0x2a4
#define _LPBK_FIFO_CTRL 0x2a8
#define _efuse_ctrl_0 0x300
#define _FPGA_CTRL_0 0x400
#endif