Reading OpenROAD database at '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/47-odb-reportdisconnectedpins/asic_top.odb'…
Reading library file at '/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/1shp1i9i4na0sqd794l2lhbyka37r5wh-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
sky130_ef_sc_hd__decap_12 sky130_fd_sc_hd__decap_8 sky130_fd_sc_hd__decap_6 sky130_fd_sc_hd__decap_4 sky130_fd_sc_hd__decap_3 sky130_fd_sc_hd__fill*
[INFO DPL-0001] Placed 41764 filler instances.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                             42354  356871.02
  Tap cell                               9207   11519.80
  Antenna cell                            656    1641.57
  Clock buffer                            441    6257.25
  Timing Repair Buffer                   4259   37534.75
  Inverter                                318    1221.17
  Clock inverter                          295    3867.46
  Sequential cell                        2978   74113.58
  Multi-Input combinational cell        15307  151428.98
  Total                                 75815  644455.58
Writing OpenROAD database to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/51-openroad-fillinsertion/asic_top.odb'…
Writing netlist to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/51-openroad-fillinsertion/asic_top.nl.v'…
Writing powered netlist to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/51-openroad-fillinsertion/asic_top.pnl.v'…
Writing layout to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/51-openroad-fillinsertion/asic_top.def'…
Writing timing constraints to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/51-openroad-fillinsertion/asic_top.sdc'…
