{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561202724061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561202724064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 19:25:23 2019 " "Processing started: Sat Jun 22 19:25:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561202724064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561202724064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Learn_VHDL -c Learn_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Learn_VHDL -c Learn_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561202724065 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561202724498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Learn_VHDL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Learn_VHDL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Learn_VHDL " "Found entity 1: Learn_VHDL" {  } { { "Learn_VHDL.bdf" "" { Schematic "/home/timmy/Git/Learn_VHDL/Learn_VHDL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561202724670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561202724670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Learn_VHDL " "Elaborating entity \"Learn_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561202724780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1561202725873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561202726313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202726313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561202726421 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561202726421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561202726421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561202726421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561202726440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 19:25:26 2019 " "Processing ended: Sat Jun 22 19:25:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561202726440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561202726440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561202726440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561202726440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561202730228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561202730229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 19:25:28 2019 " "Processing started: Sat Jun 22 19:25:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561202730229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561202730229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Learn_VHDL -c Learn_VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Learn_VHDL -c Learn_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561202730230 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561202730305 ""}
{ "Info" "0" "" "Project  = Learn_VHDL" {  } {  } 0 0 "Project  = Learn_VHDL" 0 0 "Fitter" 0 0 1561202730307 ""}
{ "Info" "0" "" "Revision = Learn_VHDL" {  } {  } 0 0 "Revision = Learn_VHDL" 0 0 "Fitter" 0 0 1561202730307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1561202730427 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Learn_VHDL EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Learn_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561202730439 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP3C40F484C6 " "Selected EP3C40F484C6 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Quartus II" 0 -1 1561202730577 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP3C55F484C6 " "Selected EP3C55F484C6 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Quartus II" 0 -1 1561202730577 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP3C80F484C6 " "Selected EP3C80F484C6 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Quartus II" 0 -1 1561202730577 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1561202730577 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "472 " "Selected migration device list is legal with 472 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1561202731084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561202731088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561202731089 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561202731232 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561202731370 ""}
{ "Info" "ICUT_CUT_MIGRATION_PIN_IMPLEMENTED_AS_TRISTATED_INPUT" "35 " "Selected device migration path implemented 35 pin(s) as tristated input(s)" { { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "K8 " "Pin \"K8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "J7 " "Pin \"J7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "L7 " "Pin \"L7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "M8 " "Pin \"M8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N7 " "Pin \"N7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P7 " "Pin \"P7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R6 " "Pin \"R6\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "T7 " "Pin \"T7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R8 " "Pin \"R8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R10 " "Pin \"R10\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "T9 " "Pin \"T9\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "U8 " "Pin \"U8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R12 " "Pin \"R12\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "V7 " "Pin \"V7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "T11 " "Pin \"T11\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R15 " "Pin \"R15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P14 " "Pin \"P14\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N14 " "Pin \"N14\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P15 " "Pin \"P15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "M15 " "Pin \"M15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P17 " "Pin \"P17\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N16 " "Pin \"N16\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "L16 " "Pin \"L16\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "K15 " "Pin \"K15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "J16 " "Pin \"J16\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "K17 " "Pin \"K17\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "J17 " "Pin \"J17\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G16 " "Pin \"G16\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G14 " "Pin \"G14\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H15 " "Pin \"H15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G12 " "Pin \"G12\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H11 " "Pin \"H11\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G10 " "Pin \"G10\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H9 " "Pin \"H9\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G8 " "Pin \"G8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731792 ""}  } {  } 0 15819 "Selected device migration path implemented %1!d! pin(s) as tristated input(s)" 0 0 "Fitter" 0 -1 1561202731792 ""}
{ "Info" "ICUT_CUT_MIGRATION_PIN_IMPLEMENTED_AS_GND" "36 " "Selected device migration path implemented 36 pin(s) as GND" { { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "L8 " "Pin \"L8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "K7 " "Pin \"K7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "M7 " "Pin \"M7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N8 " "Pin \"N8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P6 " "Pin \"P6\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R7 " "Pin \"R7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P8 " "Pin \"P8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R9 " "Pin \"R9\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "T8 " "Pin \"T8\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "V6 " "Pin \"V6\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "U7 " "Pin \"U7\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R11 " "Pin \"R11\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "T10 " "Pin \"T10\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "T12 " "Pin \"T12\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "R13 " "Pin \"R13\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "U13 " "Pin \"U13\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "T14 " "Pin \"T14\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P16 " "Pin \"P16\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N15 " "Pin \"N15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N17 " "Pin \"N17\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "L15 " "Pin \"L15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "J15 " "Pin \"J15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "K16 " "Pin \"K16\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H16 " "Pin \"H16\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G17 " "Pin \"G17\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "F16 " "Pin \"F16\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G15 " "Pin \"G15\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H14 " "Pin \"H14\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G13 " "Pin \"G13\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "F12 " "Pin \"F12\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H13 " "Pin \"H13\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H12 " "Pin \"H12\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "E10 " "Pin \"E10\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G11 " "Pin \"G11\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G9 " "Pin \"G9\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H10 " "Pin \"H10\"" {  } {  } 0 15818 "Pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561202731794 ""}  } {  } 0 15821 "Selected device migration path implemented %1!d! pin(s) as GND" 0 0 "Fitter" 0 -1 1561202731794 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "71 regular " "Selected device migration path cannot use 71 pins as regular I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L8 " "Pin L8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K8 " "Pin K8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "J7 " "Pin J7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K7 " "Pin K7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L7 " "Pin L7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "M7 " "Pin M7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "M8 " "Pin M8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N8 " "Pin N8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N7 " "Pin N7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P7 " "Pin P7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P6 " "Pin P6" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R6 " "Pin R6" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R7 " "Pin R7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T7 " "Pin T7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P8 " "Pin P8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R8 " "Pin R8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R9 " "Pin R9" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T8 " "Pin T8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R10 " "Pin R10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T9 " "Pin T9" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "V6 " "Pin V6" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "U7 " "Pin U7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "U8 " "Pin U8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R11 " "Pin R11" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R12 " "Pin R12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "V7 " "Pin V7" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T10 " "Pin T10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T11 " "Pin T11" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T12 " "Pin T12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R13 " "Pin R13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "U13 " "Pin U13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T14 " "Pin T14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R15 " "Pin R15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P14 " "Pin P14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N14 " "Pin N14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P15 " "Pin P15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P16 " "Pin P16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "M15 " "Pin M15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N15 " "Pin N15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "P17 " "Pin P17" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N16 " "Pin N16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N17 " "Pin N17" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L16 " "Pin L16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "L15 " "Pin L15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K15 " "Pin K15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "J15 " "Pin J15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "J16 " "Pin J16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K16 " "Pin K16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K17 " "Pin K17" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "J17 " "Pin J17" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "H16 " "Pin H16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G17 " "Pin G17" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F16 " "Pin F16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G16 " "Pin G16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G15 " "Pin G15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G14 " "Pin G14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "H15 " "Pin H15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "H14 " "Pin H14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G13 " "Pin G13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F12 " "Pin F12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "H13 " "Pin H13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "H12 " "Pin H12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G12 " "Pin G12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "H11 " "Pin H11" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "E10 " "Pin E10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G11 " "Pin G11" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G10 " "Pin G10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G9 " "Pin G9" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "H10 " "Pin H10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "H9 " "Pin H9" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "G8 " "Pin G8" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731832 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1561202731832 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "22 differential receiver " "Selected device migration path cannot use 22 pins as differential receiver I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N6 " "Pin N6" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T5 " "Pin T5" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "Y3 " "Pin Y3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "W6 " "Pin W6" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "AA4 " "Pin AA4" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "AA5 " "Pin AA5" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "V11 " "Pin V11" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "Y10 " "Pin Y10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "U12 " "Pin U12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "V15 " "Pin V15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "U15 " "Pin U15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R14 " "Pin R14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "W19 " "Pin W19" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N19 " "Pin N19" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N18 " "Pin N18" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K18 " "Pin K18" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "D20 " "Pin D20" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "E16 " "Pin E16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F14 " "Pin F14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "E15 " "Pin E15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F13 " "Pin F13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F10 " "Pin F10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731833 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1561202731833 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "22 differential transmitter " "Selected device migration path cannot use 22 pins as differential transmitter I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N6 " "Pin N6" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "T5 " "Pin T5" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "Y3 " "Pin Y3" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "W6 " "Pin W6" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "AA4 " "Pin AA4" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "AA5 " "Pin AA5" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "V11 " "Pin V11" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "Y10 " "Pin Y10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "U12 " "Pin U12" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "V15 " "Pin V15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "U15 " "Pin U15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "R14 " "Pin R14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "W19 " "Pin W19" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N19 " "Pin N19" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "N18 " "Pin N18" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "K18 " "Pin K18" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "D20 " "Pin D20" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "E16 " "Pin E16" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F14 " "Pin F14" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "E15 " "Pin E15" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F13 " "Pin F13" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "F10 " "Pin F10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Quartus II" 0 -1 1561202731834 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1561202731834 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/timmy/Git/Learn_VHDL/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561202731851 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/timmy/Git/Learn_VHDL/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561202731851 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/timmy/Git/Learn_VHDL/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561202731851 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/timmy/Git/Learn_VHDL/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561202731851 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/timmy/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/timmy/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/timmy/Git/Learn_VHDL/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561202731851 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561202731851 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561202731858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Learn_VHDL.sdc " "Synopsys Design Constraints File file not found: 'Learn_VHDL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561202738670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561202738671 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1561202738673 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1561202738673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561202738675 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1561202738676 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561202738676 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561202738682 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561202738683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561202738683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561202738686 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561202738687 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561202738687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561202738687 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561202738688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561202738688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561202738689 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561202738689 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561202744982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561202746596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561202746707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561202746723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561202747075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561202747075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561202747350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "/home/timmy/Git/Learn_VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561202748211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561202748211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561202748470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561202748470 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1561202748470 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561202748470 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561202748485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561202748563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561202749121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561202749186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561202749786 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561202753462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/timmy/Git/Learn_VHDL/output_files/Learn_VHDL.fit.smsg " "Generated suppressed messages file /home/timmy/Git/Learn_VHDL/output_files/Learn_VHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561202774399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561202774794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 19:26:14 2019 " "Processing ended: Sat Jun 22 19:26:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561202774794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561202774794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561202774794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561202774794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561202779257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561202779260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 19:26:18 2019 " "Processing started: Sat Jun 22 19:26:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561202779260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561202779260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Learn_VHDL -c Learn_VHDL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Learn_VHDL -c Learn_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561202779262 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561202780957 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561202781014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561202781559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 19:26:21 2019 " "Processing ended: Sat Jun 22 19:26:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561202781559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561202781559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561202781559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561202781559 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561202781741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561202785546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561202785548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 19:26:25 2019 " "Processing started: Sat Jun 22 19:26:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561202785548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561202785548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Learn_VHDL -c Learn_VHDL " "Command: quartus_sta Learn_VHDL -c Learn_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561202785549 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1561202785615 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561202785862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561202785995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561202785995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Learn_VHDL.sdc " "Synopsys Design Constraints File file not found: 'Learn_VHDL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1561202786305 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561202786306 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1561202786308 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1561202786308 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1561202786309 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1561202786309 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1561202786311 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1561202786320 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1561202786322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202786323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202786328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202786330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202786331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202786333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202786334 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1561202786348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1561202786404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1561202787384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561202787416 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1561202787416 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1561202787416 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1561202787416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787424 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1561202787432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561202787594 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1561202787595 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1561202787595 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1561202787596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561202787604 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561202787823 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561202787823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561202787874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 19:26:27 2019 " "Processing ended: Sat Jun 22 19:26:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561202787874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561202787874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561202787874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561202787874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561202792729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561202792731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 19:26:32 2019 " "Processing started: Sat Jun 22 19:26:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561202792731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561202792731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Learn_VHDL -c Learn_VHDL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Learn_VHDL -c Learn_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561202792733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Learn_VHDL_6_1200mv_85c_slow.vho /home/timmy/Git/Learn_VHDL/simulation/modelsim/ simulation " "Generated file Learn_VHDL_6_1200mv_85c_slow.vho in folder \"/home/timmy/Git/Learn_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561202793436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Learn_VHDL_6_1200mv_0c_slow.vho /home/timmy/Git/Learn_VHDL/simulation/modelsim/ simulation " "Generated file Learn_VHDL_6_1200mv_0c_slow.vho in folder \"/home/timmy/Git/Learn_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561202793472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Learn_VHDL_min_1200mv_0c_fast.vho /home/timmy/Git/Learn_VHDL/simulation/modelsim/ simulation " "Generated file Learn_VHDL_min_1200mv_0c_fast.vho in folder \"/home/timmy/Git/Learn_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561202793508 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Learn_VHDL.vho /home/timmy/Git/Learn_VHDL/simulation/modelsim/ simulation " "Generated file Learn_VHDL.vho in folder \"/home/timmy/Git/Learn_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561202793545 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Learn_VHDL_6_1200mv_85c_vhd_slow.sdo /home/timmy/Git/Learn_VHDL/simulation/modelsim/ simulation " "Generated file Learn_VHDL_6_1200mv_85c_vhd_slow.sdo in folder \"/home/timmy/Git/Learn_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561202793582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Learn_VHDL_6_1200mv_0c_vhd_slow.sdo /home/timmy/Git/Learn_VHDL/simulation/modelsim/ simulation " "Generated file Learn_VHDL_6_1200mv_0c_vhd_slow.sdo in folder \"/home/timmy/Git/Learn_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561202793614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Learn_VHDL_min_1200mv_0c_vhd_fast.sdo /home/timmy/Git/Learn_VHDL/simulation/modelsim/ simulation " "Generated file Learn_VHDL_min_1200mv_0c_vhd_fast.sdo in folder \"/home/timmy/Git/Learn_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561202793655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Learn_VHDL_vhd.sdo /home/timmy/Git/Learn_VHDL/simulation/modelsim/ simulation " "Generated file Learn_VHDL_vhd.sdo in folder \"/home/timmy/Git/Learn_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561202793686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561202793764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 19:26:33 2019 " "Processing ended: Sat Jun 22 19:26:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561202793764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561202793764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561202793764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561202793764 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561202793958 ""}
