// Seed: 1869625087
module module_0 (
    input wor id_0,
    input uwire id_1
    , id_12,
    output wor id_2,
    output uwire id_3,
    output uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    input wand id_9,
    input wire id_10
);
  assign id_2 = id_1;
  wor id_13 = id_6;
  supply0 id_14 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 module_1,
    input tri0 id_4,
    output wand id_5,
    output uwire id_6,
    input supply1 id_7
);
  nor primCall (id_0, id_2, id_1, id_7);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_0,
      id_6,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_4
  );
endmodule
