
---------- Begin Simulation Statistics ----------
final_tick                               882947062500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118368                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670988                       # Number of bytes of host memory used
host_op_rate                                   218057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   844.82                       # Real time elapsed on the host
host_tick_rate                             1045130815                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.882947                       # Number of seconds simulated
sim_ticks                                882947062500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218798                       # Number of ops (including micro ops) committed
system.cpu.cpi                              17.658941                       # CPI: cycles per instruction
system.cpu.discardedOps                          4287                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      1507116007                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.056629                       # IPC: instructions per cycle
system.cpu.numCycles                       1765894125                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640478     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380898     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218798                       # Class of committed instruction
system.cpu.tickCycles                       258778118                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10493410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21020434                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10524234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          919                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21051373                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            919                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657863                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649799                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1441                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650037                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648856                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988911                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2682                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              160                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     65333758                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65333758                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65333787                       # number of overall hits
system.cpu.dcache.overall_hits::total        65333787                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21047017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21047017                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21047059                       # number of overall misses
system.cpu.dcache.overall_misses::total      21047059                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1675606882999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1675606882999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1675606882999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1675606882999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380775                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380846                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380846                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79612.559015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79612.559015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79612.400146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79612.400146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10523740                       # number of writebacks
system.cpu.dcache.writebacks::total          10523740                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10520853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10520853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10520853                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10520853                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10526164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10526164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10526206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10526206                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 827498818499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 827498818499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 827502579499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 827502579499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121858                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78613.521364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78613.521364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78613.564992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78613.564992                       # average overall mshr miss latency
system.cpu.dcache.replacements               10524159                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     35069500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35069500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77759.423503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77759.423503                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32974500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76329.861111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76329.861111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63290076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63290076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21046566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21046566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1675571813499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1675571813499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79612.598725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79612.598725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10520834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10520834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10525732                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10525732                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 827465843999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 827465843999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78613.615091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78613.615091                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.591549                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.591549                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3761000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3761000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.591549                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.591549                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89547.619048                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89547.619048                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.289323                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75860061                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10526207                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206780                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.289323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1077                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          852                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         183288035                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        183288035                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070007                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086088                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168955                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     42897797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42897797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42897797                       # number of overall hits
system.cpu.icache.overall_hits::total        42897797                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          932                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            932                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          932                       # number of overall misses
system.cpu.icache.overall_misses::total           932                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73300000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73300000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73300000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73300000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42898729                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42898729                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42898729                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42898729                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78648.068670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78648.068670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78648.068670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78648.068670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           75                       # number of writebacks
system.cpu.icache.writebacks::total                75                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77648.068670                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77648.068670                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77648.068670                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77648.068670                       # average overall mshr miss latency
system.cpu.icache.replacements                     75                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42897797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42897797                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          932                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           932                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42898729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42898729                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78648.068670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78648.068670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77648.068670                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77648.068670                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           724.614938                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42898729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          46028.679185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   724.614938                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.353816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.353816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          857                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.418457                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          85798390                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         85798390                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 882947062500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   71                       # number of demand (read+write) hits
system.l2.demand_hits::total                      102                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data                  71                       # number of overall hits
system.l2.overall_hits::total                     102                       # number of overall hits
system.l2.demand_misses::.cpu.inst                901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526135                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527036                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               901                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526135                       # number of overall misses
system.l2.overall_misses::total              10527036                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 811712550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     811783163500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70613500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 811712550000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    811783163500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10526206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10527138                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10526206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10527138                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999990                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999990                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78372.364040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77114.016683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77114.124384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78372.364040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77114.016683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77114.124384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10492989                       # number of writebacks
system.l2.writebacks::total                  10492989                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 706451096500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 706512700000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 706451096500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 706512700000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999990                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999990                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68372.364040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67114.019602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67114.127303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68372.364040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67114.019602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67114.127303                       # average overall mshr miss latency
system.l2.replacements                       10494318                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10523740                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10523740                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10523740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10523740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           72                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               72                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           72                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           72                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 811677056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  811677056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10525731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10525731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77113.714307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77113.714307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 706419896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 706419896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67113.714307                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67113.714307                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70613500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70613500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78372.364040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78372.364040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61603500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61603500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68372.364040                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68372.364040                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     35493500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35493500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.882105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84710.023866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84710.023866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.877895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.877895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74820.143885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74820.143885                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32634.028490                       # Cycle average of tags in use
system.l2.tags.total_refs                    21051307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527086                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999728                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.151723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.033758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32629.843008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995912                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10760                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20812                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178937566                       # Number of tag accesses
system.l2.tags.data_accesses                178937566                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5248127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000612432500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328003                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328003                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31425795                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4939994                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10492989                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527034                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10492989                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5244862                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10492989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10525590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.094234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.997119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.174866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328002    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328003                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.017107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327978     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328003                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336865088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335775648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    381.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    380.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  882947046000                       # Total gap between requests
system.mem_ctrls.avgGap                      42005.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336836256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    167939072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32654.279315867818                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 381490884.681435823441                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 190202877.536613345146                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          901                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10526133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10492989                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24737000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 277343365250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 21579782746000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27455.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26348.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2056590.62                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336836256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336865088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    335775648                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    335775648                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          901                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10526133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10527034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10492989                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10492989                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        32654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    381490885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        381523539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        32654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        32654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    380289671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       380289671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    380289671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        32654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    381490885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       761813210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10527034                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5248096                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       657996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       658117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       658164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       657969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       658024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       658085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       658118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       657850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       657768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       657714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       657768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       657845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       657994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       658001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       658044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       657577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327848                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             79986214750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           52635170000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       277368102250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7598.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26348.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9728294                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4868792                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.77                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1178043                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   857.021348                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   754.572705                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   294.772563                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        18960      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        79988      6.79%      8.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        55680      4.73%     13.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        32729      2.78%     15.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        31778      2.70%     18.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        54600      4.63%     23.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        50771      4.31%     27.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        43191      3.67%     31.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       810346     68.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1178043                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             673730176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335878144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              763.047078                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              380.405755                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4206331080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2235714195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    37587266220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13699869120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 69698946720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 205115271780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 166323022080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  498866421195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   565.001507                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 425491668250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  29483480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 427971914250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4204903080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2234958990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    37575756540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13695192000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 69698946720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 205070715450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 166360543200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  498841015980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   564.972734                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 425599636750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  29483480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 427863945750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10492989                       # Transaction distribution
system.membus.trans_dist::CleanEvict              410                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525716                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1318                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31547468                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31547468                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    672640736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               672640736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527035                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         42030047500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34357123750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21016729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           75                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10525731                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10525731                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          475                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1939                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31576573                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31578512                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673598272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673630496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10494318                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335775648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21021457                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006835                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21020475    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    982      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21021457                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 882947062500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15787594000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            932000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10526207498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
