// Seed: 1089298636
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1
);
  type_5(
      id_0, id_0, id_1, 1
  );
  assign id_0 = id_2 - 1;
  logic id_3 = id_3;
  assign id_2 = id_2;
endmodule
