Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : LFSR_DegNine_One
Version: R-2020.09-SP2
Date   : Sun May 16 00:22:52 2021
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: enclosed

  Startpoint: DFFB/Q_DO_reg[0]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: DFFI/Q_DO_reg[0]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LFSR_DegNine_One   8000                  saed90nm_typ
  FF_DATA_WIDTH1_9   ForQA                 saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DFFB/Q_DO_reg[0]/CLK (DFFARX1)                          0.00       0.00 r
  DFFB/Q_DO_reg[0]/Q (DFFARX1)                            0.21       0.21 r
  DFFB/Q_DO[0] (FF_DATA_WIDTH1_2)                         0.00       0.21 r
  XORA/A_DI[0] (Xor_DATA_WIDTH1_5)                        0.00       0.21 r
  XORA/U1/Q (XOR2X1)                                      0.21       0.42 f
  XORA/Xor_DO[0] (Xor_DATA_WIDTH1_5)                      0.00       0.42 f
  XORB/B_DI[0] (Xor_DATA_WIDTH1_4)                        0.00       0.42 f
  XORB/U1/Q (XOR2X1)                                      0.20       0.62 r
  XORB/Xor_DO[0] (Xor_DATA_WIDTH1_4)                      0.00       0.62 r
  XORC/B_DI[0] (Xor_DATA_WIDTH1_3)                        0.00       0.62 r
  XORC/U1/Q (XOR2X1)                                      0.19       0.81 f
  XORC/Xor_DO[0] (Xor_DATA_WIDTH1_3)                      0.00       0.81 f
  XORD/B_DI[0] (Xor_DATA_WIDTH1_2)                        0.00       0.81 f
  XORD/U1/Q (XOR2X1)                                      0.20       1.01 r
  XORD/Xor_DO[0] (Xor_DATA_WIDTH1_2)                      0.00       1.01 r
  XORE/B_DI[0] (Xor_DATA_WIDTH1_1)                        0.00       1.01 r
  XORE/U1/Q (XOR2X1)                                      0.19       1.20 f
  XORE/Xor_DO[0] (Xor_DATA_WIDTH1_1)                      0.00       1.20 f
  XORF/B_DI[0] (Xor_DATA_WIDTH1_0)                        0.00       1.20 f
  XORF/U1/Q (XOR2X1)                                      0.20       1.41 r
  XORF/Xor_DO[0] (Xor_DATA_WIDTH1_0)                      0.00       1.41 r
  Mux/A_DI[8] (Mux2_1_DATA_WIDTH9)                        0.00       1.41 r
  Mux/U9/Q (MUX21X1)                                      0.14       1.55 r
  Mux/MuxOut_DO[8] (Mux2_1_DATA_WIDTH9)                   0.00       1.55 r
  DFFI/D_DI[0] (FF_DATA_WIDTH1_9)                         0.00       1.55 r
  DFFI/U2/Q (MUX21X1)                                     0.13       1.68 r
  DFFI/Q_DO_reg[0]/D (DFFARX1)                            0.03       1.71 r
  data arrival time                                                  1.71

  clock Clk_CI (rise edge)                                6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  DFFI/Q_DO_reg[0]/CLK (DFFARX1)                          0.00       6.00 r
  library setup time                                     -0.06       5.94
  data required time                                                 5.94
  --------------------------------------------------------------------------
  data required time                                                 5.94
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        4.23


  Startpoint: DFFB/Q_DO_reg[0]
              (rising edge-triggered flip-flop clocked by Clk_CI)
  Endpoint: LFSRReg/Q_DO_reg[0]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LFSR_DegNine_One   8000                  saed90nm_typ
  FF_DATA_WIDTH1_0   ForQA                 saed90nm_typ

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Clk_CI (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DFFB/Q_DO_reg[0]/CLK (DFFARX1)           0.00       0.00 r
  DFFB/Q_DO_reg[0]/Q (DFFARX1)             0.21       0.21 r
  DFFB/Q_DO[0] (FF_DATA_WIDTH1_2)          0.00       0.21 r
  XORA/A_DI[0] (Xor_DATA_WIDTH1_5)         0.00       0.21 r
  XORA/U1/Q (XOR2X1)                       0.21       0.42 f
  XORA/Xor_DO[0] (Xor_DATA_WIDTH1_5)       0.00       0.42 f
  XORB/B_DI[0] (Xor_DATA_WIDTH1_4)         0.00       0.42 f
  XORB/U1/Q (XOR2X1)                       0.20       0.62 r
  XORB/Xor_DO[0] (Xor_DATA_WIDTH1_4)       0.00       0.62 r
  XORC/B_DI[0] (Xor_DATA_WIDTH1_3)         0.00       0.62 r
  XORC/U1/Q (XOR2X1)                       0.19       0.81 f
  XORC/Xor_DO[0] (Xor_DATA_WIDTH1_3)       0.00       0.81 f
  XORD/B_DI[0] (Xor_DATA_WIDTH1_2)         0.00       0.81 f
  XORD/U1/Q (XOR2X1)                       0.20       1.01 r
  XORD/Xor_DO[0] (Xor_DATA_WIDTH1_2)       0.00       1.01 r
  XORE/B_DI[0] (Xor_DATA_WIDTH1_1)         0.00       1.01 r
  XORE/U1/Q (XOR2X1)                       0.19       1.20 f
  XORE/Xor_DO[0] (Xor_DATA_WIDTH1_1)       0.00       1.20 f
  XORF/B_DI[0] (Xor_DATA_WIDTH1_0)         0.00       1.20 f
  XORF/U1/Q (XOR2X1)                       0.20       1.41 r
  XORF/Xor_DO[0] (Xor_DATA_WIDTH1_0)       0.00       1.41 r
  LFSRReg/D_DI[0] (FF_DATA_WIDTH1_0)       0.00       1.41 r
  LFSRReg/U2/Q (MUX21X1)                   0.14       1.55 r
  LFSRReg/Q_DO_reg[0]/D (DFFARX1)          0.03       1.58 r
  data arrival time                                   1.58

  clock Clk_CI (rise edge)                 6.00       6.00
  clock network delay (ideal)              0.00       6.00
  LFSRReg/Q_DO_reg[0]/CLK (DFFARX1)        0.00       6.00 r
  library setup time                      -0.06       5.94
  data required time                                  5.94
  -----------------------------------------------------------
  data required time                                  5.94
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                         4.36


  Startpoint: SeedWr_DI (input port clocked by Clk_CI)
  Endpoint: DFFC/Q_DO_reg[0]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LFSR_DegNine_One   8000                  saed90nm_typ
  FF_DATA_WIDTH1_3   ForQA                 saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  SeedWr_DI (in)                                          0.01       0.21 r
  Mux/Sel_DI (Mux2_1_DATA_WIDTH9)                         0.00       0.21 r
  Mux/U3/Q (MUX21X1)                                      0.23       0.44 r
  Mux/MuxOut_DO[2] (Mux2_1_DATA_WIDTH9)                   0.00       0.44 r
  DFFC/D_DI[0] (FF_DATA_WIDTH1_3)                         0.00       0.44 r
  DFFC/U2/Q (MUX21X1)                                     0.13       0.57 r
  DFFC/Q_DO_reg[0]/D (DFFARX1)                            0.03       0.60 r
  data arrival time                                                  0.60

  clock Clk_CI (rise edge)                                6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  DFFC/Q_DO_reg[0]/CLK (DFFARX1)                          0.00       6.00 r
  library setup time                                     -0.06       5.94
  data required time                                                 5.94
  --------------------------------------------------------------------------
  data required time                                                 5.94
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


  Startpoint: SeedWr_DI (input port clocked by Clk_CI)
  Endpoint: DFFB/Q_DO_reg[0]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LFSR_DegNine_One   8000                  saed90nm_typ
  FF_DATA_WIDTH1_2   ForQA                 saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  SeedWr_DI (in)                                          0.01       0.21 r
  Mux/Sel_DI (Mux2_1_DATA_WIDTH9)                         0.00       0.21 r
  Mux/U2/Q (MUX21X1)                                      0.23       0.44 r
  Mux/MuxOut_DO[1] (Mux2_1_DATA_WIDTH9)                   0.00       0.44 r
  DFFB/D_DI[0] (FF_DATA_WIDTH1_2)                         0.00       0.44 r
  DFFB/U2/Q (MUX21X1)                                     0.13       0.57 r
  DFFB/Q_DO_reg[0]/D (DFFARX1)                            0.03       0.60 r
  data arrival time                                                  0.60

  clock Clk_CI (rise edge)                                6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  DFFB/Q_DO_reg[0]/CLK (DFFARX1)                          0.00       6.00 r
  library setup time                                     -0.06       5.94
  data required time                                                 5.94
  --------------------------------------------------------------------------
  data required time                                                 5.94
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


  Startpoint: SeedWr_DI (input port clocked by Clk_CI)
  Endpoint: DFFA/Q_DO_reg[0]
            (rising edge-triggered flip-flop clocked by Clk_CI)
  Path Group: Clk_CI
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LFSR_DegNine_One   8000                  saed90nm_typ
  FF_DATA_WIDTH1_1   ForQA                 saed90nm_typ

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk_CI (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 r
  SeedWr_DI (in)                                          0.01       0.21 r
  Mux/Sel_DI (Mux2_1_DATA_WIDTH9)                         0.00       0.21 r
  Mux/U1/Q (MUX21X1)                                      0.23       0.44 r
  Mux/MuxOut_DO[0] (Mux2_1_DATA_WIDTH9)                   0.00       0.44 r
  DFFA/D_DI[0] (FF_DATA_WIDTH1_1)                         0.00       0.44 r
  DFFA/U2/Q (MUX21X1)                                     0.13       0.57 r
  DFFA/Q_DO_reg[0]/D (DFFARX1)                            0.03       0.60 r
  data arrival time                                                  0.60

  clock Clk_CI (rise edge)                                6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  DFFA/Q_DO_reg[0]/CLK (DFFARX1)                          0.00       6.00 r
  library setup time                                     -0.06       5.94
  data required time                                                 5.94
  --------------------------------------------------------------------------
  data required time                                                 5.94
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


1
