<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › mm › sc-mips.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sc-mips.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2006 Chris Dearman (chris@mips.com),</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>

<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/bcache.h&gt;</span>
<span class="cp">#include &lt;asm/cacheops.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/r4kcache.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * MIPS32/MIPS64 L2 cache handling</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Writeback and invalidate the secondary cache before DMA.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mips_sc_wback_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">blast_scache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Invalidate the secondary cache before DMA.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mips_sc_inv</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lsize</span> <span class="o">=</span> <span class="n">cpu_scache_line_size</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">almask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">lsize</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">cache_op</span><span class="p">(</span><span class="n">Hit_Writeback_Inv_SD</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="n">almask</span><span class="p">);</span>
	<span class="n">cache_op</span><span class="p">(</span><span class="n">Hit_Writeback_Inv_SD</span><span class="p">,</span> <span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">almask</span><span class="p">);</span>
	<span class="n">blast_inv_scache_range</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mips_sc_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* L2 cache is permanently enabled */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mips_sc_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* L2 cache is permanently enabled */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bcache_ops</span> <span class="n">mips_sc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bc_enable</span> <span class="o">=</span> <span class="n">mips_sc_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_disable</span> <span class="o">=</span> <span class="n">mips_sc_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_wback_inv</span> <span class="o">=</span> <span class="n">mips_sc_wback_inv</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bc_inv</span> <span class="o">=</span> <span class="n">mips_sc_inv</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Check if the L2 cache controller is activated on a particular platform.</span>
<span class="cm"> * MTI&#39;s L2 controller and the L2 cache controller of Broadcom&#39;s BMIPS</span>
<span class="cm"> * cores both use c0_config2&#39;s bit 12 as &quot;L2 Bypass&quot; bit, that is the</span>
<span class="cm"> * cache being disabled.  However there is no guarantee for this to be</span>
<span class="cm"> * true on all platforms.  In an act of stupidity the spec defined bits</span>
<span class="cm"> * 12..15 as implementation defined so below function will eventually have</span>
<span class="cm"> * to be replaced by a platform specific probe.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mips_sc_is_activated</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">config2</span> <span class="o">=</span> <span class="n">read_c0_config2</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Check the bypass bit (L2B) */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_34K</span>:
	<span class="k">case</span> <span class="n">CPU_74K</span>:
	<span class="k">case</span> <span class="n">CPU_1004K</span>:
	<span class="k">case</span> <span class="n">CPU_BMIPS5000</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">config2</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">config2</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;</span> <span class="n">tmp</span> <span class="o">&amp;&amp;</span> <span class="n">tmp</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">)</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">mips_sc_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">config1</span><span class="p">,</span> <span class="n">config2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Mark as not present until probe completed */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">MIPS_CACHE_NOT_PRESENT</span><span class="p">;</span>

	<span class="cm">/* Ignore anything but MIPSxx processors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">isa_level</span> <span class="o">!=</span> <span class="n">MIPS_CPU_ISA_M32R1</span> <span class="o">&amp;&amp;</span>
	    <span class="n">c</span><span class="o">-&gt;</span><span class="n">isa_level</span> <span class="o">!=</span> <span class="n">MIPS_CPU_ISA_M32R2</span> <span class="o">&amp;&amp;</span>
	    <span class="n">c</span><span class="o">-&gt;</span><span class="n">isa_level</span> <span class="o">!=</span> <span class="n">MIPS_CPU_ISA_M64R1</span> <span class="o">&amp;&amp;</span>
	    <span class="n">c</span><span class="o">-&gt;</span><span class="n">isa_level</span> <span class="o">!=</span> <span class="n">MIPS_CPU_ISA_M64R2</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Does this MIPS32/MIPS64 CPU have a config2 register? */</span>
	<span class="n">config1</span> <span class="o">=</span> <span class="n">read_c0_config1</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">config1</span> <span class="o">&amp;</span> <span class="n">MIPS_CONF_M</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">config2</span> <span class="o">=</span> <span class="n">read_c0_config2</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mips_sc_is_activated</span><span class="p">(</span><span class="n">c</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">config2</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;=</span> <span class="n">tmp</span> <span class="o">&amp;&amp;</span> <span class="n">tmp</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">)</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">sets</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">&lt;&lt;</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">config2</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;=</span> <span class="n">tmp</span> <span class="o">&amp;&amp;</span> <span class="n">tmp</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">)</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">ways</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waysize</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">sets</span> <span class="o">*</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">linesz</span><span class="p">;</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waybit</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">waysize</span><span class="p">);</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">scache</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MIPS_CACHE_NOT_PRESENT</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">mips_sc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">found</span> <span class="o">=</span> <span class="n">mips_sc_probe</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">found</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mips_sc_enable</span><span class="p">();</span>
		<span class="n">bcops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mips_sc_ops</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">found</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
