0.4
2016.2
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/coshsinh_cordic.autotb.v,1519183430,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/coshsinh_cordic.v,1519183392,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/coshsinh_cordic_angles_neg.v,1519183393,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/coshsinh_cordic_angles_pos.v,1519183393,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/coshsinh_cordic_dadd_64ns_64ns_64_5_full_dsp.v,1519183392,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/coshsinh_cordic_dadddsub_64ns_64ns_64_5_full_dsp.v,1519183392,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/coshsinh_cordic_dcmp_64ns_64ns_1_1.v,1519183393,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/coshsinh_cordic_dmul_64ns_64ns_64_6_max_dsp.v,1519183393,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/ip/xil_defaultlib/coshsinh_cordic_ap_dadd_3_full_dsp_64.vhd,1519183443,vhdl,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/ip/xil_defaultlib/coshsinh_cordic_ap_dadddsub_3_full_dsp_64.vhd,1519183441,vhdl,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/ip/xil_defaultlib/coshsinh_cordic_ap_dcmp_0_no_dsp_64.vhd,1519183444,vhdl,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/Stavros/Imperial/2ndTerm/ADSD/Part2/git_files/CORDIC_design/cordic_hls/solution1/sim/verilog/ip/xil_defaultlib/coshsinh_cordic_ap_dmul_4_max_dsp_64.vhd,1519183447,vhdl,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
