// Seed: 1875530610
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    output wor id_4,
    output tri id_5,
    input tri id_6,
    input tri id_7,
    output supply1 id_8,
    output tri id_9
);
  assign id_9 = id_6;
  tri1 id_11;
  wire id_12, id_13, id_14;
  assign id_11 = -1;
  wire id_15;
  id_16(
      id_2
  );
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1
);
  wire id_3, id_4;
  assign id_3 = id_3;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
