# Verification documents for the CV32E40P RISC-V core
The directories below this point primily contain the "Verification Plans", also
known as "Testplans" for the CV32E40P.  The top-level directories are:
* **SimulationVerificationPlan**: Feature-by-feature description of what is to be verified in simulation.
* **FormalVerificationPlan**: Feature-by-feature description of what is to be verified in using formal verification methods.
