INFO:sim:172 - Generating IP...
Resolving generics for 'a'...
Applying external generics to 'a'...
Delivering associated files for 'a'...
Delivering EJava files for 'a'...
Generating implementation netlist for 'a'...
INFO:sim - Pre-processing HDL files for 'a'...
Running synthesis for 'a'
Running ngcbuild...
Writing VEO instantiation template for 'a'...
Writing Verilog behavioral simulation model for 'a'...
WARNING:sim - Overwriting existing file
   Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/t
   mp/_cg/a/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/tmp/
_cg/a
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'a'...
Generating metadata file...
Generating ISE project file for 'a'...
Generating ISE project...
XCO file found: a.xco
XMDF file found: a_xmdf.tcl
Adding
Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/tmp/
_cg/a.asy -view all -origin_type imported
Adding
Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/tmp/
_cg/a.ngc -view all -origin_type created
Checking file
"Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/tmp
/_cg/a.ngc" for project device match ...
File
"Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/tmp
/_cg/a.ngc" device information matches project device.
Adding
Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/tmp/
_cg/a.sym -view all -origin_type imported
Adding
Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/tmp/
_cg/a.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/
   tmp/_cg/a.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
Z:/Desktop/LabDigitales/Experiencia_3/Modulos_Waissbluth/modulos/ipcore_dir/tmp/
_cg/a.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/a"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'a'.
