

================================================================
== Vivado HLS Report for 'qrf_givens_float_s'
================================================================
* Date:           Thu Jul 30 19:06:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.877|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|   46|    7|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 
2 --> 3 5 
3 --> 4 5 
4 --> 5 
5 --> 6 19 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 
20 --> 21 
21 --> 22 36 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.20>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 37 'read' 'b_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_real)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 38 'read' 'b_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 39 'read' 'a_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_real)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 40 'read' 'a_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%extra_pass_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %extra_pass)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271]   --->   Operation 41 'read' 'extra_pass_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %extra_pass_read, label %7, label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:279]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (7.20ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 43 'call' 'sqrt_mag_a_mag_b' <Predicate = (!extra_pass_read)> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_41 = bitcast float %a_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 44 'bitcast' 'p_Val2_41' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln368_4 = trunc i32 %p_Val2_41 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 45 'trunc' 'trunc_ln368_4' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln284 = trunc i32 %p_Val2_41 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 46 'trunc' 'trunc_ln284' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 47 'bitconcatenate' 'p_Result_s' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_s to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 48 'bitcast' 'bitcast_ln348' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_41, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 49 'partselect' 'tmp_17' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln284 = icmp ne i8 %tmp_17, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 50 'icmp' 'icmp_ln284' <Predicate = (!extra_pass_read)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.44ns)   --->   "%icmp_ln284_1 = icmp eq i23 %trunc_ln284, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 51 'icmp' 'icmp_ln284_1' <Predicate = (!extra_pass_read)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp oeq float %bitcast_ln348, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 52 'fcmp' 'tmp_18' <Predicate = (!extra_pass_read)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [2/2] (7.20ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 53 'call' 'sqrt_mag_a_mag_b_1' <Predicate = (extra_pass_read)> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %b_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 54 'bitcast' 'p_Val2_s' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 55 'trunc' 'trunc_ln368' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i32 %p_Val2_s to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 56 'trunc' 'trunc_ln306' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_36 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 57 'bitconcatenate' 'p_Result_36' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln348_1 = bitcast i32 %p_Result_36 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 58 'bitcast' 'bitcast_ln348_1' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = (extra_pass_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln306 = icmp ne i8 %tmp_s, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 60 'icmp' 'icmp_ln306' <Predicate = (extra_pass_read)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.44ns)   --->   "%icmp_ln306_1 = icmp eq i23 %trunc_ln306, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 61 'icmp' 'icmp_ln306_1' <Predicate = (extra_pass_read)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp oeq float %bitcast_ln348_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 62 'fcmp' 'tmp_16' <Predicate = (extra_pass_read)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 14.1>
ST_2 : Operation 63 [1/2] (14.1ns)   --->   "%sqrt_mag_a_mag_b = call fastcc float @"qrf_magnitude<float>"(float %a_M_real_read, float %a_M_imag_read, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282]   --->   Operation 63 'call' 'sqrt_mag_a_mag_b' <Predicate = true> <Delay = 14.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%or_ln284 = or i1 %icmp_ln284_1, %icmp_ln284" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 64 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp oeq float %bitcast_ln348, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 65 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %or_ln284, %tmp_18" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 66 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %and_ln284, label %2, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_38 = bitcast float %a_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 68 'bitcast' 'p_Val2_38' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln368_6 = trunc i32 %p_Val2_38 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 69 'trunc' 'trunc_ln368_6' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln284_1 = trunc i32 %p_Val2_38 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 70 'trunc' 'trunc_ln284_1' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_31 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_6)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 71 'bitconcatenate' 'p_Result_31' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln348_2 = bitcast i32 %p_Result_31 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 72 'bitcast' 'bitcast_ln348_2' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_38, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 73 'partselect' 'tmp_21' <Predicate = (and_ln284)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.55ns)   --->   "%icmp_ln284_2 = icmp ne i8 %tmp_21, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 74 'icmp' 'icmp_ln284_2' <Predicate = (and_ln284)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.44ns)   --->   "%icmp_ln284_3 = icmp eq i23 %trunc_ln284_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 75 'icmp' 'icmp_ln284_3' <Predicate = (and_ln284)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp oeq float %bitcast_ln348_2, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 76 'fcmp' 'tmp_22' <Predicate = (and_ln284)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%or_ln284_1 = or i1 %icmp_ln284_3, %icmp_ln284_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 77 'or' 'or_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp oeq float %bitcast_ln348_2, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 78 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %or_ln284_1, %tmp_22" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 79 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %and_ln284_1, label %3, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_39 = bitcast float %b_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 81 'bitcast' 'p_Val2_39' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln368_7 = trunc i32 %p_Val2_39 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 82 'trunc' 'trunc_ln368_7' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln284_2 = trunc i32 %p_Val2_39 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 83 'trunc' 'trunc_ln284_2' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_32 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_7)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 84 'bitconcatenate' 'p_Result_32' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln348_4 = bitcast i32 %p_Result_32 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 85 'bitcast' 'bitcast_ln348_4' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_39, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 86 'partselect' 'tmp_23' <Predicate = (and_ln284_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.55ns)   --->   "%icmp_ln284_4 = icmp ne i8 %tmp_23, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 87 'icmp' 'icmp_ln284_4' <Predicate = (and_ln284_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (2.44ns)   --->   "%icmp_ln284_5 = icmp eq i23 %trunc_ln284_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 88 'icmp' 'icmp_ln284_5' <Predicate = (and_ln284_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp oeq float %bitcast_ln348_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 89 'fcmp' 'tmp_24' <Predicate = (and_ln284_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%or_ln284_2 = or i1 %icmp_ln284_5, %icmp_ln284_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 90 'or' 'or_ln284_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp oeq float %bitcast_ln348_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 91 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %or_ln284_2, %tmp_24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 92 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %and_ln284_2, label %4, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_Val2_40 = bitcast float %b_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 94 'bitcast' 'p_Val2_40' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln368_8 = trunc i32 %p_Val2_40 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 95 'trunc' 'trunc_ln368_8' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln284_3 = trunc i32 %p_Val2_40 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 96 'trunc' 'trunc_ln284_3' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 97 'bitconcatenate' 'p_Result_33' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln348_5 = bitcast i32 %p_Result_33 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 98 'bitcast' 'bitcast_ln348_5' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_40, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 99 'partselect' 'tmp_25' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln284_6 = icmp ne i8 %tmp_25, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 100 'icmp' 'icmp_ln284_6' <Predicate = (and_ln284_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.44ns)   --->   "%icmp_ln284_7 = icmp eq i23 %trunc_ln284_3, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 101 'icmp' 'icmp_ln284_7' <Predicate = (and_ln284_2)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [2/2] (5.43ns)   --->   "%tmp_26 = fcmp oeq float %bitcast_ln348_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 102 'fcmp' 'tmp_26' <Predicate = (and_ln284_2)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_3)   --->   "%or_ln284_3 = or i1 %icmp_ln284_7, %icmp_ln284_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 103 'or' 'or_ln284_3' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/2] (5.43ns)   --->   "%tmp_26 = fcmp oeq float %bitcast_ln348_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 104 'fcmp' 'tmp_26' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_3 = and i1 %or_ln284_3, %tmp_26" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 105 'and' 'and_ln284_3' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %and_ln284_3, label %5, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284]   --->   Operation 106 'br' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (12.3ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 107 'fmul' 'tmp_i_i' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [2/2] (12.3ns)   --->   "%tmp_i_i_58 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 108 'fmul' 'tmp_i_i_58' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [2/2] (12.3ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 109 'fmul' 'tmp_3_i_i' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [2/2] (12.3ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 110 'fmul' 'tmp_5_i_i' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [2/2] (12.3ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 111 'fmul' 'tmp_6_i_i' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [2/2] (12.3ns)   --->   "%tmp_i_i5 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 112 'fmul' 'tmp_i_i5' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [2/2] (12.3ns)   --->   "%tmp_i_i1 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 113 'fmul' 'tmp_i_i1' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [2/2] (12.3ns)   --->   "%tmp_5_i_i4 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 114 'fmul' 'tmp_5_i_i4' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [2/2] (12.3ns)   --->   "%tmp_6_i_i4 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 115 'fmul' 'tmp_6_i_i4' <Predicate = (!and_ln284_3) | (!and_ln284_2) | (!and_ln284_1) | (!and_ln284)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_41, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 116 'bitselect' 'p_Result_34' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_35 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_34, i31 1065353216)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 117 'bitconcatenate' 'p_Result_35' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%c_tmp_M_real_1 = bitcast i32 %p_Result_35 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285]   --->   Operation 118 'bitcast' 'c_tmp_M_real_1' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.76ns)   --->   "br label %6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:287]   --->   Operation 119 'br' <Predicate = (and_ln284 & and_ln284_1 & and_ln284_2 & and_ln284_3)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 120 [1/2] (12.3ns)   --->   "%tmp_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 120 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/2] (12.3ns)   --->   "%tmp_i_i_58 = fmul float %a_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 121 'fmul' 'tmp_i_i_58' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/2] (12.3ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 122 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/2] (12.3ns)   --->   "%tmp_5_i_i = fmul float %sqrt_mag_a_mag_b, %a_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 123 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/2] (12.3ns)   --->   "%tmp_6_i_i = fmul float %a_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 124 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/2] (12.3ns)   --->   "%tmp_i_i5 = fmul float %sqrt_mag_a_mag_b, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 125 'fmul' 'tmp_i_i5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/2] (12.3ns)   --->   "%tmp_i_i1 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 126 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/2] (12.3ns)   --->   "%tmp_5_i_i4 = fmul float %sqrt_mag_a_mag_b, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 127 'fmul' 'tmp_5_i_i4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/2] (12.3ns)   --->   "%tmp_6_i_i4 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 128 'fmul' 'tmp_6_i_i4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 129 [4/4] (10.5ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 129 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [4/4] (10.5ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 130 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [4/4] (10.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 131 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [4/4] (10.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 132 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [4/4] (10.5ns)   --->   "%tmp_7_i_i4 = fsub float %tmp_5_i_i4, %tmp_6_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 133 'fsub' 'tmp_7_i_i4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 134 [3/4] (10.5ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 134 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [3/4] (10.5ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 135 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [3/4] (10.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 136 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [3/4] (10.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 137 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [3/4] (10.5ns)   --->   "%tmp_7_i_i4 = fsub float %tmp_5_i_i4, %tmp_6_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 138 'fsub' 'tmp_7_i_i4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 139 [2/4] (10.5ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 139 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [2/4] (10.5ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 140 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [2/4] (10.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 141 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [2/4] (10.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 142 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [2/4] (10.5ns)   --->   "%tmp_7_i_i4 = fsub float %tmp_5_i_i4, %tmp_6_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 143 'fsub' 'tmp_7_i_i4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 144 [1/4] (10.5ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i, %tmp_i_i_58" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 144 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/4] (10.5ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 145 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/4] (10.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 146 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/4] (10.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i5, %tmp_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 147 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/4] (10.5ns)   --->   "%tmp_7_i_i4 = fsub float %tmp_5_i_i4, %tmp_6_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 148 'fsub' 'tmp_7_i_i4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 16.6>
ST_11 : Operation 149 [8/8] (16.6ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 149 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [8/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 150 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [8/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 151 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [8/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i4, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 152 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 16.6>
ST_12 : Operation 153 [7/8] (16.6ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 153 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [7/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 154 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [7/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 155 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [7/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i4, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 156 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 16.6>
ST_13 : Operation 157 [6/8] (16.6ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 157 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [6/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 158 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [6/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 159 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [6/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i4, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 160 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 16.6>
ST_14 : Operation 161 [5/8] (16.6ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 161 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [5/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 162 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [5/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 163 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [5/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i4, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 164 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 16.6>
ST_15 : Operation 165 [4/8] (16.6ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 165 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [4/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 166 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [4/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 167 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [4/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i4, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 168 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 16.6>
ST_16 : Operation 169 [3/8] (16.6ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 169 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [3/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 170 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [3/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 171 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [3/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i4, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 172 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 16.6>
ST_17 : Operation 173 [2/8] (16.6ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 173 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [2/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 174 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [2/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 175 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [2/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i4, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 176 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 16.6>
ST_18 : Operation 177 [1/8] (16.6ns)   --->   "%c_tmp_M_real = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 177 'fdiv' 'c_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288]   --->   Operation 178 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 179 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i4, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 180 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.53>
ST_19 : Operation 181 [1/1] (1.76ns)   --->   "br label %6"   --->   Operation 181 'br' <Predicate = (!extra_pass_read & !and_ln284_3) | (!extra_pass_read & !and_ln284_2) | (!extra_pass_read & !and_ln284_1) | (!extra_pass_read & !and_ln284)> <Delay = 1.76>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_M_real_2 = phi float [ 0.000000e+00, %5 ], [ %s_tmp_M_real_1, %._crit_edge ]"   --->   Operation 182 'phi' 'tmp_M_real_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_M_imag_2 = phi float [ 0.000000e+00, %5 ], [ %c_tmp_M_imag, %._crit_edge ]"   --->   Operation 183 'phi' 'tmp_M_imag_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_M_real_1 = phi float [ %c_tmp_M_real_1, %5 ], [ %c_tmp_M_real, %._crit_edge ]"   --->   Operation 184 'phi' 'tmp_M_real_1' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%s_tmp_M_imag = phi float [ 0.000000e+00, %5 ], [ %complex_M_imag_writ, %._crit_edge ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:289]   --->   Operation 185 'phi' 's_tmp_M_imag' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln155_2 = bitcast float %tmp_M_imag_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 186 'bitcast' 'bitcast_ln155_2' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.99ns)   --->   "%xor_ln155_1 = xor i32 %bitcast_ln155_2, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 187 'xor' 'xor_ln155_1' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_M_imag_3 = bitcast i32 %xor_ln155_1 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291]   --->   Operation 188 'bitcast' 'tmp_M_imag_3' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%bitcast_ln155_4 = bitcast float %s_tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 189 'bitcast' 'bitcast_ln155_4' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155_2 = xor i32 %bitcast_ln155_4, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 190 'xor' 'xor_ln155_2' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_M_imag_5 = bitcast i32 %xor_ln155_2 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:293]   --->   Operation 191 'bitcast' 'tmp_M_imag_5' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln444 = bitcast float %tmp_M_real_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 192 'bitcast' 'bitcast_ln444' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.99ns)   --->   "%xor_ln444 = xor i32 %bitcast_ln444, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 193 'xor' 'xor_ln444' <Predicate = (!extra_pass_read)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln444_1 = bitcast i32 %xor_ln444 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 194 'bitcast' 'bitcast_ln444_1' <Predicate = (!extra_pass_read)> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (1.76ns)   --->   "br label %10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:299]   --->   Operation 195 'br' <Predicate = (!extra_pass_read)> <Delay = 1.76>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%c_M_real_write_assi = phi float [ %tmp_M_real_1, %6 ], [ 1.000000e+00, %9 ]"   --->   Operation 196 'phi' 'c_M_real_write_assi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%c_M_imag_write_assi = phi float [ %tmp_M_imag_3, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 197 'phi' 'c_M_imag_write_assi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%s_M_real_write_assi = phi float [ %tmp_M_real_2, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 198 'phi' 's_M_real_write_assi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%s_M_imag_write_assi = phi float [ %tmp_M_imag_5, %6 ], [ 0.000000e+00, %9 ]"   --->   Operation 199 'phi' 's_M_imag_write_assi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%ss_M_real_write_ass = phi float [ %bitcast_ln444_1, %6 ], [ 0.000000e+00, %9 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:294]   --->   Operation 200 'phi' 'ss_M_real_write_ass' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%cc_M_real_write_ass = phi float [ %tmp_M_real_1, %6 ], [ %tmp_M_real, %9 ]"   --->   Operation 201 'phi' 'cc_M_real_write_ass' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%cc_M_imag_write_ass = phi float [ %tmp_M_imag_2, %6 ], [ %tmp_M_imag_1, %9 ]"   --->   Operation 202 'phi' 'cc_M_imag_write_ass' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%r_M_real_write_assi = phi float [ %sqrt_mag_a_mag_b, %6 ], [ %sqrt_mag_a_mag_b_1, %9 ]"   --->   Operation 203 'phi' 'r_M_real_write_assi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { float, float, float, float, float, float, float, float, float } undef, float %c_M_real_write_assi, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 204 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_s, float %c_M_imag_write_assi, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 205 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_1, float %s_M_real_write_assi, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 206 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_2, float %s_M_imag_write_assi, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 207 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_3, float %ss_M_real_write_ass, 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 208 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_4, float %s_M_imag_write_assi, 5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 209 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_5, float %cc_M_real_write_ass, 6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 210 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_6, float %cc_M_imag_write_ass, 7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 211 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float } %mrv_7, float %r_M_real_write_assi, 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 212 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float } %mrv_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:321]   --->   Operation 213 'ret' <Predicate = true> <Delay = 0.00>

State 20 <SV = 1> <Delay = 14.1>
ST_20 : Operation 214 [1/2] (14.1ns)   --->   "%sqrt_mag_a_mag_b_1 = call fastcc float @"qrf_magnitude<float>"(float 0.000000e+00, float 0.000000e+00, float %b_M_real_read, float %b_M_imag_read)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302]   --->   Operation 214 'call' 'sqrt_mag_a_mag_b_1' <Predicate = true> <Delay = 14.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%or_ln306 = or i1 %icmp_ln306_1, %icmp_ln306" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 215 'or' 'or_ln306' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp oeq float %bitcast_ln348_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 216 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln306 = and i1 %or_ln306, %tmp_16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 217 'and' 'and_ln306' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %and_ln306, label %8, label %._crit_edge4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%p_Val2_37 = bitcast float %b_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 219 'bitcast' 'p_Val2_37' <Predicate = (and_ln306)> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln368_5 = trunc i32 %p_Val2_37 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 220 'trunc' 'trunc_ln368_5' <Predicate = (and_ln306)> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln306_1 = trunc i32 %p_Val2_37 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 221 'trunc' 'trunc_ln306_1' <Predicate = (and_ln306)> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_37 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 222 'bitconcatenate' 'p_Result_37' <Predicate = (and_ln306)> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln348_3 = bitcast i32 %p_Result_37 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 223 'bitcast' 'bitcast_ln348_3' <Predicate = (and_ln306)> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_37, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 224 'partselect' 'tmp_19' <Predicate = (and_ln306)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (1.55ns)   --->   "%icmp_ln306_2 = icmp ne i8 %tmp_19, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 225 'icmp' 'icmp_ln306_2' <Predicate = (and_ln306)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (2.44ns)   --->   "%icmp_ln306_3 = icmp eq i23 %trunc_ln306_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 226 'icmp' 'icmp_ln306_3' <Predicate = (and_ln306)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp oeq float %bitcast_ln348_3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 227 'fcmp' 'tmp_20' <Predicate = (and_ln306)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 2> <Delay = 12.3>
ST_21 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln306_1)   --->   "%or_ln306_1 = or i1 %icmp_ln306_3, %icmp_ln306_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 228 'or' 'or_ln306_1' <Predicate = (and_ln306)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 229 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp oeq float %bitcast_ln348_3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 229 'fcmp' 'tmp_20' <Predicate = (and_ln306)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln306_1 = and i1 %or_ln306_1, %tmp_20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 230 'and' 'and_ln306_1' <Predicate = (and_ln306)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 231 [1/1] (1.76ns)   --->   "br i1 %and_ln306_1, label %9, label %._crit_edge4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:306]   --->   Operation 231 'br' <Predicate = (and_ln306)> <Delay = 1.76>
ST_21 : Operation 232 [2/2] (12.3ns)   --->   "%tmp_i_i4 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 232 'fmul' 'tmp_i_i4' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [2/2] (12.3ns)   --->   "%tmp_i_i9 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 233 'fmul' 'tmp_i_i9' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [2/2] (12.3ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 234 'fmul' 'tmp_3_i_i1' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [2/2] (12.3ns)   --->   "%tmp_5_i_i3 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 235 'fmul' 'tmp_5_i_i3' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [2/2] (12.3ns)   --->   "%tmp_6_i_i3 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 236 'fmul' 'tmp_6_i_i3' <Predicate = (!and_ln306_1) | (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 3> <Delay = 12.3>
ST_22 : Operation 237 [1/2] (12.3ns)   --->   "%tmp_i_i4 = fmul float %sqrt_mag_a_mag_b_1, %b_M_real_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 237 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/2] (12.3ns)   --->   "%tmp_i_i9 = fmul float %b_M_imag_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 238 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [1/2] (12.3ns)   --->   "%tmp_3_i_i1 = fmul float %sqrt_mag_a_mag_b_1, %sqrt_mag_a_mag_b_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 239 'fmul' 'tmp_3_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 240 [1/2] (12.3ns)   --->   "%tmp_5_i_i3 = fmul float %sqrt_mag_a_mag_b_1, %b_M_imag_read" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 240 'fmul' 'tmp_5_i_i3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/2] (12.3ns)   --->   "%tmp_6_i_i3 = fmul float %b_M_real_read, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 241 'fmul' 'tmp_6_i_i3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 4> <Delay = 10.5>
ST_23 : Operation 242 [4/4] (10.5ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i4, %tmp_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 242 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [4/4] (10.5ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 243 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [4/4] (10.5ns)   --->   "%tmp_7_i_i3 = fsub float %tmp_5_i_i3, %tmp_6_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 244 'fsub' 'tmp_7_i_i3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 5> <Delay = 10.5>
ST_24 : Operation 245 [3/4] (10.5ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i4, %tmp_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 245 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [3/4] (10.5ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 246 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 247 [3/4] (10.5ns)   --->   "%tmp_7_i_i3 = fsub float %tmp_5_i_i3, %tmp_6_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 247 'fsub' 'tmp_7_i_i3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 6> <Delay = 10.5>
ST_25 : Operation 248 [2/4] (10.5ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i4, %tmp_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 248 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [2/4] (10.5ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 249 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [2/4] (10.5ns)   --->   "%tmp_7_i_i3 = fsub float %tmp_5_i_i3, %tmp_6_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 250 'fsub' 'tmp_7_i_i3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 7> <Delay = 10.5>
ST_26 : Operation 251 [1/4] (10.5ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i4, %tmp_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 251 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 252 [1/4] (10.5ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 252 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 253 [1/4] (10.5ns)   --->   "%tmp_7_i_i3 = fsub float %tmp_5_i_i3, %tmp_6_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 253 'fsub' 'tmp_7_i_i3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 8> <Delay = 16.6>
ST_27 : Operation 254 [8/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 254 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 255 [8/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i3, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 255 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 9> <Delay = 16.6>
ST_28 : Operation 256 [7/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 256 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 257 [7/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i3, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 257 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 10> <Delay = 16.6>
ST_29 : Operation 258 [6/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 258 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [6/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i3, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 259 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 11> <Delay = 16.6>
ST_30 : Operation 260 [5/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 260 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 261 [5/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i3, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 261 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 16.6>
ST_31 : Operation 262 [4/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 262 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 263 [4/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i3, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 263 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 16.6>
ST_32 : Operation 264 [3/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 264 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 265 [3/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i3, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 265 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 16.6>
ST_33 : Operation 266 [2/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 266 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 267 [2/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i3, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 267 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 16.6>
ST_34 : Operation 268 [1/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 268 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 269 [1/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i3, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 269 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 16> <Delay = 1.76>
ST_35 : Operation 270 [1/1] (1.76ns)   --->   "br label %9"   --->   Operation 270 'br' <Predicate = true> <Delay = 1.76>

State 36 <SV = 17> <Delay = 1.76>
ST_36 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_M_real = phi float [ %s_tmp_M_real, %._crit_edge4 ], [ 1.000000e+00, %8 ]"   --->   Operation 271 'phi' 'tmp_M_real' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%s_tmp_M_imag_2 = phi float [ %complex_M_imag_writ_1, %._crit_edge4 ], [ 0.000000e+00, %8 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309]   --->   Operation 272 'phi' 's_tmp_M_imag_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%bitcast_ln155 = bitcast float %s_tmp_M_imag_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 273 'bitcast' 'bitcast_ln155' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 274 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 274 'xor' 'xor_ln155' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_M_imag_1 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:313]   --->   Operation 275 'bitcast' 'tmp_M_imag_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 276 [1/1] (1.76ns)   --->   "br label %10"   --->   Operation 276 'br' <Predicate = true> <Delay = 1.76>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 7.2ns
The critical path consists of the following:
	wire read on port 'b_M_imag' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:271) [6]  (0 ns)
	'call' operation ('sqrt_mag_a_mag_b', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282) to 'qrf_magnitude<float>' [13]  (7.2 ns)

 <State 2>: 14.2ns
The critical path consists of the following:
	'call' operation ('sqrt_mag_a_mag_b', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:282) to 'qrf_magnitude<float>' [13]  (14.2 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [36]  (5.43 ns)
	'and' operation ('and_ln284_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [37]  (0.978 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [49]  (5.43 ns)
	'and' operation ('and_ln284_2', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:284) [50]  (0.978 ns)

 <State 5>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [66]  (12.4 ns)

 <State 6>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [66]  (12.4 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (10.5 ns)

 <State 8>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (10.5 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [68]  (10.5 ns)

 <State 11>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (16.6 ns)

 <State 12>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (16.6 ns)

 <State 13>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (16.6 ns)

 <State 14>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (16.6 ns)

 <State 15>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (16.6 ns)

 <State 16>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (16.6 ns)

 <State 17>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (16.6 ns)

 <State 18>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [74]  (16.6 ns)

 <State 19>: 4.53ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_tmp._M_imag') with incoming values : ('complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [92]  (1.77 ns)
	'phi' operation ('c_tmp._M_imag') with incoming values : ('complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) [92]  (0 ns)
	'xor' operation ('xor_ln155_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291) [96]  (0.993 ns)
	multiplexor before 'phi' operation ('tmp._M_imag') with incoming values : ('__val', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291) [153]  (1.77 ns)
	'phi' operation ('tmp._M_imag') with incoming values : ('__val', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:291) [153]  (0 ns)

 <State 20>: 14.2ns
The critical path consists of the following:
	'call' operation ('sqrt_mag_a_mag_b', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:302) to 'qrf_magnitude<float>' [106]  (14.2 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i4', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [133]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i4', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [133]  (12.4 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [135]  (10.5 ns)

 <State 27>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (16.6 ns)

 <State 28>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (16.6 ns)

 <State 29>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (16.6 ns)

 <State 30>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (16.6 ns)

 <State 31>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (16.6 ns)

 <State 32>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (16.6 ns)

 <State 33>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (16.6 ns)

 <State 34>: 16.6ns
The critical path consists of the following:
	'fdiv' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [141]  (16.6 ns)

 <State 35>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('s_tmp._M_real') with incoming values : ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:309) [145]  (1.77 ns)

 <State 36>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp._M_real') with incoming values : ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:288) ('__f', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:285) [152]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
