K_input_inc
{
  STRUCT inc_spec_IOCK_input
  {
      int tx;
      int ty;
      string port_name;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_IOCK_input inc_IOCK_input_spec[] = 
  {
//tx   ty           port_name        port_name_con   device_name_con      tx_con  ty_con
     {1,    21,    "CLKOP_PLL0",    "CLKOP",    "PLL_TILE",    1,    2},
     {1,    21,    "CLKOS_PLL0",    "CLKOS",    "PLL_TILE",    1,    2},
     {1,    21,    "CLKOP_PLL1",    "CLKOP",    "PLL_TILE",    1,    38},
     {1,    21,    "CLKOS_PLL1",    "CLKOS",    "PLL_TILE",    1,    38},
     {1,    21,    "PCLKLR_0",    "CLK_OUT[0]",    "IOCK_7K_TILE",    1,    21},
     {1,    21,    "PCLKLR_1",    "CLK_OUT[1]",    "IOCK_7K_TILE",    1,    21},
     {1,    21,    "PCLKTB_0",    "TIEH",    "IOCK_7K_TILE",    1,    21},
     {1,    21,    "PCLKTB_1",    "CLK_P_TM_BUF",    "USCM_TILE",    13,    23},
     {1,    21,    "PCLKTB_2",    "TIEH",    "IOCK_7K_TILE",    1,    21},
     {1,    21,    "DLL_STEP",    "CTRL_CODE_B",    "DLL_TILE",    1,    36},
     {1,    21,    "PCLK[1]",    "DIN[31]",    "IOB0_7K_TILE",    0,    1},
     {1,    21,    "PCLK[0]",    "DIN[25]",    "IOB0_7K_TILE",    0,    1},
     {1,    21,    "CLK_FR_IOCKBRG[1]",    "CLK_BRG_L1",    "USCM_TILE",    13,    23},
     {1,    21,    "CLK_FR_IOCKBRG[0]",    "CLK_BRG_L0",    "USCM_TILE",    13,    23},
     {1,    21,    "CLKOP_PLLD",    "CLKOP",    "PLL_TILE",    1,    2},
     {1,    21,    "CLKOS_PLLD",    "CLKOS",    "PLL_TILE",    1,    2},
     {1,    21,    "CLKOS2_PLLD",    "CLKOS2",    "PLL_TILE",    1,    2},
     {1,    21,    "CLKOS3_PLLD",    "CLKOS3",    "PLL_TILE",    1,    2},
     {1,    21,    "CLKOP_PLLU",     "TIEH",    "PLL_TILE",    1,    38},
     {1,    21,    "CLKOS_PLLU",     "TIEH",    "PLL_TILE",    1,    38},
     {1,    21,    "CLKOS2_PLLU",    "TIEH",    "PLL_TILE",    1,    38},
     {1,    21,    "CLKOS3_PLLU",    "TIEH",    "PLL_TILE",    1,    38},
     {1,    21,    "CLK_PIO2PLL_R",    "CLK_PIO2PLL_R",    "USCM_TILE",    13,    23},
     {1,    21,    "CLK_CFGS",    "CLK_USER_O",    "ANALOG_7K_TILE",    1,    20},
     {1,    21,    "CLK_GLOBAL",    "CLK_GLOBAL_L[7]",    "USCM_TILE",    13,    23},
     {1,    21,    "CLK_IOMUX2PLL_R",    "CLK_IOMUX2PLL_R_BUF",    "USCM_TILE",    13,    23},


     {25,    21,    "CLKOP_PLL0",    "CLKOP_PLL_D_BUF",    "USCM_TILE",    13,    23},
     {25,    21,    "CLKOS_PLL0",    "CLKOS_PLL_D_BUF",    "USCM_TILE",    13,    23},
     {25,    21,    "CLKOP_PLL1",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLKOS_PLL1",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "PCLKLR_0",    "CLK_OUT[0]",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "PCLKLR_1",    "CLK_OUT[1]",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "PCLKTB_0",    "CLK_P_BL_BUF",    "USCM_TILE",    13,    23},
     {25,    21,    "PCLKTB_1",    "CLK_P_BM_BUF",    "USCM_TILE",    13,    23},
     {25,    21,    "PCLKTB_2",    "CLK_P_BR_BUF",    "USCM_TILE",    13,    23},
     {25,    21,    "DLL_STEP",    "CTRL_CODE_T",    "DLL_TILE",    25,    2},
     {25,    21,    "PCLK[1]",    "DIN[27]",    "IOB2_7K_TILE",    26,    1},
     {25,    21,    "PCLK[0]",    "DIN[35]",    "IOB2_7K_TILE",    26,    1},
     {25,    21,    "CLK_FR_IOCKBRG[1]",    "CLK_BRG_R1",    "USCM_TILE",    13,    23},
     {25,    21,    "CLK_FR_IOCKBRG[0]",    "CLK_BRG_R0",    "USCM_TILE",    13,    23},
     {25,    21,    "CLKOP_PLLD",     "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLKOS_PLLD",     "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLKOS2_PLLD",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLKOS3_PLLD",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLKOP_PLLU",     "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLKOS_PLLU",     "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLKOS2_PLLU",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLKOS3_PLLU",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLK_PIO2PLL_R[1]",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLK_PIO2PLL_R[0]",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLK_CFGS",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLK_GLOBAL",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLK_IOMUX2PLL_R[1]",    "TIEH",    "IOCK_7K_TILE",    25,    21},
     {25,    21,    "CLK_IOMUX2PLL_R[0]",    "TIEH",    "IOCK_7K_TILE",    25,    21}
  };
}
