# Verilog

1.  [Getting started](getting-started.md)
1.  Theory
    1. [Standards](standards.md)
    1. [Vs VHDL](vs-vhdl.md)
    1.  Simulators
        1. [Verilator](verilator.md)
        1. [Icarus](icarus.md)
    1.  [Synthesis](synthesis.md)
    1.  [Versions](versions.md)
1.  Examples
    1.  Negator
        1.  [src](negator.v)
        1.  [tb](negator_tb.v)
        1.  [tb verilator](negator.cpp)
    1.  Two modules
        1.  [src](two_modules.v)
        1.  [tb](two_modules_tb.v)
    1.  Counter
        1.  [src](counter.v)
        1.  [tb](counter_tb.v)
        1.  [tb verilator](counter.cpp)
    1.  Stdout
        1.  [display](display_tb.v)
        1.  [monitor](monitor_tb.v)
    1.  RAM
        1.  [src](ram.v)
        1.  [tb](ram_tb.v)
1.  [Bibliography](bibliography.md)
