{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 5.9,
          "width": 5.9
        },
        "silk_line_width": 0.127,
        "silk_text_italic": false,
        "silk_text_size_h": 0.7,
        "silk_text_size_v": 0.7,
        "silk_text_thickness": 0.127,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.15
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        "silk_over_copper|60100000|58900000|00000000-0000-0000-0000-00005fd8b2e7|00000000-0000-0000-0000-00006039e988",
        "silk_over_copper|60100000|58900000|00000000-0000-0000-0000-00005fd8b2e7|fc4497d0-4edf-41d1-9eb5-82194c3d5cc5",
        "silk_over_copper|60100000|72700000|00000000-0000-0000-0000-00005fd8b2e7|d2bb0e1a-5d6e-49b2-8f0d-97ba16b013df",
        "silk_over_copper|63000000|58900000|00000000-0000-0000-0000-00005ff190cc|a0111bc2-b224-4ca3-acb3-d6085cd4af15",
        "silk_over_copper|65330000|58900000|00000000-0000-0000-0000-00005ff190cc|4a4cfe1a-08b5-454c-a21b-ec28eda2406d",
        "silk_over_copper|72263333|91803333|41b42309-1825-49f3-a2e8-08292ca7cbf3|abc15917-dd9a-4ad7-b40f-44e29cf2f781",
        "silk_over_copper|91615000|72870000|1d8d34e0-ec20-4221-b29f-4599b7b78884|0097cd85-7a7d-4839-a963-ecc82a35d192",
        "silk_over_copper|91615000|75610000|6fa01dcd-699f-4547-8358-59f64021658f|0097cd85-7a7d-4839-a963-ecc82a35d192",
        "silk_over_copper|98050000|138132500|00000000-0000-0000-0000-0000600a3c69|08cb5434-edf1-41ba-833f-c73335c9803a",
        "silk_over_copper|98050000|139102500|00000000-0000-0000-0000-0000600a3c69|07a882fc-a806-46d2-a307-2cb56e0a2395",
        "silk_overlap|78787843|116778039|8723b48b-63a5-4d7e-ba34-f6b4504f8fc8|cb433820-11de-4fca-9e54-ea13dfea4579",
        "silk_overlap|78806666|116853333|8723b48b-63a5-4d7e-ba34-f6b4504f8fc8|111155b4-064b-4493-a659-ce9dde350935",
        "silk_overlap|78806666|118286666|45934c23-2fa0-4e5b-be6a-8abd499226eb|111155b4-064b-4493-a659-ce9dde350935",
        "silk_overlap|94066666|80800000|1f6e93d0-2f81-4799-95e8-a1f3a00e78ca|7d18a774-347b-4dc8-bac9-241cc04ca275",
        "silk_overlap|95950000|80723333|7d18a774-347b-4dc8-bac9-241cc04ca275|9196b775-2c14-4193-a0fc-a7813c2e5fe0",
        "silk_overlap|96650000|80456666|7d18a774-347b-4dc8-bac9-241cc04ca275|194db963-2f77-4f30-8b5a-14b8887f44a7",
        "silk_overlap|96760000|80456666|194db963-2f77-4f30-8b5a-14b8887f44a7|7d18a774-347b-4dc8-bac9-241cc04ca275"
      ],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": true,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09999999999999999,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.44999999999999996,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.1,
        0.127,
        0.15,
        0.2,
        0.3,
        0.5
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "ecp5-dc-scm.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.11,
        "diff_pair_gap": 0.11,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.11,
        "line_style": 0,
        "microvia_diameter": 0.5,
        "microvia_drill": 0.2,
        "name": "Ethernet",
        "nets": [
          "/Ethernet/ETH1_N",
          "/Ethernet/ETH1_P",
          "/Ethernet/ETH2_N",
          "/Ethernet/ETH2_P",
          "/Ethernet/ETH3_N",
          "/Ethernet/ETH3_P",
          "/Ethernet/ETH4_N",
          "/Ethernet/ETH4_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.123,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.127,
        "line_style": 0,
        "microvia_diameter": 0.5,
        "microvia_drill": 0.1,
        "name": "PCIe",
        "nets": [
          "/FPGA banks/PCIE_BMC_TX_C_DN",
          "/FPGA banks/PCIE_BMC_TX_C_DP",
          "CLK_100M_PCIE_DN",
          "CLK_100M_PCIE_DP",
          "CLK_PCIE_x4_DN",
          "CLK_PCIE_x4_DP",
          "PCIE_BMC_RX_DN",
          "PCIE_BMC_RX_DP",
          "PCIE_BMC_TX_DN",
          "PCIE_BMC_TX_DP",
          "PCIE_HPM_RX0_N",
          "PCIE_HPM_RX0_P",
          "PCIE_HPM_RX1_N",
          "PCIE_HPM_RX1_P",
          "PCIE_HPM_RX2_N",
          "PCIE_HPM_RX2_P",
          "PCIE_HPM_RX3_N",
          "PCIE_HPM_RX3_P",
          "PCIE_HPM_TX0_N",
          "PCIE_HPM_TX0_P",
          "PCIE_HPM_TX1_N",
          "PCIE_HPM_TX1_P",
          "PCIE_HPM_TX2_N",
          "PCIE_HPM_TX2_P",
          "PCIE_HPM_TX3_N",
          "PCIE_HPM_TX3_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.16,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "ULPI",
        "nets": [
          "ULPI1_CLKO",
          "ULPI1_D0",
          "ULPI1_D1",
          "ULPI1_D2",
          "ULPI1_D3",
          "ULPI1_D4",
          "ULPI1_D5",
          "ULPI1_D6",
          "ULPI1_D7",
          "ULPI1_DIR",
          "ULPI1_NXT",
          "ULPI1_RESET",
          "ULPI1_STP",
          "ULPI2_CLKO",
          "ULPI2_D0",
          "ULPI2_D1",
          "ULPI2_D2",
          "ULPI2_D3",
          "ULPI2_D4",
          "ULPI2_D5",
          "ULPI2_D6",
          "ULPI2_D7",
          "ULPI2_NXT",
          "ULPI2_RESET",
          "ULPI2_STP",
          "ULPI_DIR"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.15,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.16,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB",
        "nets": [
          "USB1_DN",
          "USB1_DP",
          "USB2_DN",
          "USB2_DP"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.16,
        "via_diameter": 0.5,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "./doc",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "809f9032-4d0f-476d-a3f0-9455af02883a",
      ""
    ],
    [
      "00000000-0000-0000-0000-000060570c04",
      "Ethernet"
    ],
    [
      "00000000-0000-0000-0000-00005fd86c51",
      "FPGA power supply"
    ],
    [
      "00000000-0000-0000-0000-00005fd17ef1",
      "PCIe-connector"
    ],
    [
      "00000000-0000-0000-0000-00005fd86ce4",
      "FPGA banks"
    ],
    [
      "00000000-0000-0000-0000-0000624c566f",
      "RoT"
    ],
    [
      "00000000-0000-0000-0000-0000625aec25",
      "Edge connector"
    ],
    [
      "00000000-0000-0000-0000-0000614223a1",
      "Interfaces"
    ],
    [
      "00000000-0000-0000-0000-00005fd8ebc2",
      "DDR3"
    ],
    [
      "00000000-0000-0000-0000-00005fd86beb",
      "Power supply"
    ]
  ],
  "text_variables": {}
}
