# //  ModelSim SE-64 10.5 Feb 12 2016 Linux 3.10.0-1062.9.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim glitchless_tb -novopt -do "Glitchless.do" -quiet 
# Start time: 12:52:34 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.glitchless_tb
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.no_glitch
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.DFFARX1
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.AND3X1
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.NAND2X0
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.AO21X1
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.INVX0
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.AOI21X1
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.NAND3X0
# ** Warning: (vsim-3017) glitchless.gate.v(14): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /glitchless_tb/TestGlitchy/\no_glitch_ps_reg[0]  File: /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
# ** Warning: (vsim-3722) glitchless.gate.v(14): [TFMPC] - Missing connection for port 'Q'.
# Refreshing /nfs/stak/users/garciafv/ECE_474_VLSI/HW3/no_glitch/work.s_dffarx1_Q
# ** Warning: (vsim-3017) glitchless.gate.v(18): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /glitchless_tb/TestGlitchy/\no_glitch_ps_reg[1]  File: /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
# ** Warning: (vsim-3722) glitchless.gate.v(18): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) glitchless.gate.v(20): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /glitchless_tb/TestGlitchy/\no_glitch_ps_reg[3]  File: /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
# ** Warning: (vsim-3722) glitchless.gate.v(20): [TFMPC] - Missing connection for port 'QN'.
# do Glitchless.do
# End time: 12:53:56 on Apr 24,2020, Elapsed time: 0:01:22
# Errors: 0, Warnings: 7
