// Seed: 584633994
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout uwire id_1;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  input wire _id_7;
  inout supply1 id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_9;
  assign id_6 = 1'h0 ? id_8 : -1;
  wire id_10;
  wire [id_7 : 1] id_11;
  parameter id_12 = 1;
  assign id_2 = id_12;
  wire id_13;
  assign id_6 = -1 == id_4;
  initial $clog2(71);
  ;
  assign id_6 = id_5;
  assign id_9[1] = ~id_4;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
