<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p61" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_61{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2_61{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_61{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_61{left:83px;bottom:942px;letter-spacing:0.17px;}
#t5_61{left:123px;bottom:942px;letter-spacing:0.16px;word-spacing:0.05px;}
#t6_61{left:138px;bottom:900px;letter-spacing:0.1px;word-spacing:0.01px;}
#t7_61{left:138px;bottom:863px;}
#t8_61{left:165px;bottom:863px;letter-spacing:0.11px;word-spacing:0.02px;}
#t9_61{left:138px;bottom:826px;}
#ta_61{left:165px;bottom:826px;letter-spacing:0.12px;}
#tb_61{left:137px;bottom:790px;}
#tc_61{left:165px;bottom:790px;letter-spacing:0.11px;word-spacing:-0.04px;}
#td_61{left:110px;bottom:750px;letter-spacing:0.14px;}
#te_61{left:160px;bottom:750px;letter-spacing:0.11px;word-spacing:0.09px;}
#tf_61{left:138px;bottom:710px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tg_61{left:138px;bottom:673px;}
#th_61{left:165px;bottom:673px;letter-spacing:0.09px;word-spacing:0.05px;}
#ti_61{left:138px;bottom:637px;}
#tj_61{left:165px;bottom:637px;letter-spacing:0.1px;word-spacing:0.04px;}
#tk_61{left:138px;bottom:600px;}
#tl_61{left:165px;bottom:600px;letter-spacing:0.08px;}
#tm_61{left:165px;bottom:563px;}
#tn_61{left:192px;bottom:563px;letter-spacing:0.1px;}
#to_61{left:138px;bottom:527px;}
#tp_61{left:165px;bottom:527px;letter-spacing:0.1px;word-spacing:0.03px;}
#tq_61{left:165px;bottom:490px;}
#tr_61{left:192px;bottom:490px;letter-spacing:0.09px;word-spacing:-0.05px;}
#ts_61{left:165px;bottom:453px;}
#tt_61{left:193px;bottom:453px;letter-spacing:0.1px;word-spacing:-0.06px;}
#tu_61{left:138px;bottom:417px;}
#tv_61{left:165px;bottom:417px;letter-spacing:0.12px;}
#tw_61{left:165px;bottom:380px;}
#tx_61{left:193px;bottom:380px;letter-spacing:0.09px;word-spacing:0.01px;}
#ty_61{left:165px;bottom:343px;}
#tz_61{left:192px;bottom:343px;letter-spacing:0.09px;word-spacing:-0.07px;}
#t10_61{left:192px;bottom:325px;letter-spacing:0.08px;word-spacing:0.02px;}
#t11_61{left:110px;bottom:285px;letter-spacing:0.14px;}
#t12_61{left:160px;bottom:285px;letter-spacing:0.14px;word-spacing:0.04px;}
#t13_61{left:162px;bottom:264px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t14_61{left:138px;bottom:224px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t15_61{left:138px;bottom:206px;letter-spacing:0.1px;}
#t16_61{left:138px;bottom:188px;letter-spacing:0.09px;word-spacing:0.03px;}
#t17_61{left:138px;bottom:169px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t18_61{left:165px;bottom:1027px;letter-spacing:-0.2px;}
#t19_61{left:263px;bottom:1027px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1a_61{left:652px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1b_61{left:242px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1c_61{left:157px;bottom:1054px;letter-spacing:-0.17px;}
#t1d_61{left:391px;bottom:1054px;letter-spacing:-0.14px;}
#t1e_61{left:638px;bottom:1054px;letter-spacing:-0.12px;word-spacing:-0.03px;}

.s1_61{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_61{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_61{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
.s4_61{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s5_61{font-size:15px;font-family:Times-Roman_az;color:#00F;}
.s6_61{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s7_61{font-size:14px;font-family:Times-Roman_az;color:#000;}
.s8_61{font-size:15px;font-family:Helvetica-Bold_7hj;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts61" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg61Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg61" style="-webkit-user-select: none;"><object width="935" height="1210" data="61/61.svg" type="image/svg+xml" id="pdf61" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_61" class="t s1_61">CPU Instruction Set </span>
<span id="t2_61" class="t s2_61">61 </span><span id="t3_61" class="t s2_61">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span>
<span id="t4_61" class="t s3_61">5.3 </span><span id="t5_61" class="t s3_61">Jump and Branch Instructions </span>
<span id="t6_61" class="t s4_61">This section describes the following: </span>
<span id="t7_61" class="t s4_61">• </span><span id="t8_61" class="t s5_61">Types of Jump and Branch Instructions </span>
<span id="t9_61" class="t s4_61">• </span><span id="ta_61" class="t s5_61">Branch Delay Slots and Branch Likely versus Compact Branches and Forbidden Slots </span>
<span id="tb_61" class="t s4_61">• </span><span id="tc_61" class="t s5_61">Jump and Branch Instructions </span>
<span id="td_61" class="t s6_61">5.3.1 </span><span id="te_61" class="t s6_61">Types of Jump and Branch Instructions </span>
<span id="tf_61" class="t s4_61">The architecture defines the following jump and branch instructions: </span>
<span id="tg_61" class="t s4_61">• </span><span id="th_61" class="t s4_61">PC-relative conditional branch </span>
<span id="ti_61" class="t s4_61">• </span><span id="tj_61" class="t s4_61">PC-region unconditional jump </span>
<span id="tk_61" class="t s4_61">• </span><span id="tl_61" class="t s4_61">PC-relative unconditional branch </span>
<span id="tm_61" class="t s4_61">• </span><span id="tn_61" class="t s4_61">Release 6 introduces unconditional branches with 26-bit offsets. </span>
<span id="to_61" class="t s4_61">• </span><span id="tp_61" class="t s4_61">Absolute (register) unconditional jumps </span>
<span id="tq_61" class="t s4_61">• </span><span id="tr_61" class="t s4_61">Register-indirect jumps </span>
<span id="ts_61" class="t s4_61">• </span><span id="tt_61" class="t s4_61">Register indexed jumps (Release 6) </span>
<span id="tu_61" class="t s4_61">• </span><span id="tv_61" class="t s4_61">Procedures </span>
<span id="tw_61" class="t s4_61">• </span><span id="tx_61" class="t s4_61">A set of procedure calls that record a return link address in a general register. </span>
<span id="ty_61" class="t s4_61">• </span><span id="tz_61" class="t s4_61">Procedure return is performed by register indirect jumps that use the contents of the link register, r31, as the </span>
<span id="t10_61" class="t s4_61">branch target. This provides a hint to the hardware to adjust the call/return predictor appropriately. </span>
<span id="t11_61" class="t s6_61">5.3.2 </span><span id="t12_61" class="t s6_61">Branch Delay Slots and Branch Likely versus Compact Branches and </span>
<span id="t13_61" class="t s6_61">Forbidden Slots </span>
<span id="t14_61" class="t s4_61">The original MIPS architecture supports, indeed requires, delayed branches: the instruction after the branch may be </span>
<span id="t15_61" class="t s4_61">executed before the branch is taken (since typically the instruction after the branch has already been fetched). Code </span>
<span id="t16_61" class="t s4_61">optimization can place instructions into this branch delay slot for improved performance. Typical delayed branches </span>
<span id="t17_61" class="t s4_61">execute the delay-slot instruction, whether or not the branch was taken. </span>
<span id="t18_61" class="t s7_61">DMODU </span><span id="t19_61" class="t s7_61">Modulus remainder doubleword division, Unsigned </span><span id="t1a_61" class="t s7_61">MIPS64 Release 6 </span>
<span id="t1b_61" class="t s8_61">Table 5.13 Same-width Multiply/Divide Instructions (Release 6) </span>
<span id="t1c_61" class="t s1_61">Mnemonic </span><span id="t1d_61" class="t s1_61">Instruction </span><span id="t1e_61" class="t s1_61">Defined in MIPS ISA </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
