INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module Signext
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ananr/Documents/PSU/Spring 2021/CMPEN 331/Labs/Laboratory_4/Laboratory_4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
