// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_HH_
#define _softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.h"

namespace ap_rtl {

struct softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s : public sc_module {
    // Port declarations 86
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<16> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<16> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_TDATA;
    sc_out< sc_logic > res_V_data_0_V_TVALID;
    sc_in< sc_logic > res_V_data_0_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_1_V_TDATA;
    sc_out< sc_logic > res_V_data_1_V_TVALID;
    sc_in< sc_logic > res_V_data_1_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_2_V_TDATA;
    sc_out< sc_logic > res_V_data_2_V_TVALID;
    sc_in< sc_logic > res_V_data_2_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_3_V_TDATA;
    sc_out< sc_logic > res_V_data_3_V_TVALID;
    sc_in< sc_logic > res_V_data_3_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_4_V_TDATA;
    sc_out< sc_logic > res_V_data_4_V_TVALID;
    sc_in< sc_logic > res_V_data_4_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_5_V_TDATA;
    sc_out< sc_logic > res_V_data_5_V_TVALID;
    sc_in< sc_logic > res_V_data_5_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_6_V_TDATA;
    sc_out< sc_logic > res_V_data_6_V_TVALID;
    sc_in< sc_logic > res_V_data_6_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_7_V_TDATA;
    sc_out< sc_logic > res_V_data_7_V_TVALID;
    sc_in< sc_logic > res_V_data_7_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_8_V_TDATA;
    sc_out< sc_logic > res_V_data_8_V_TVALID;
    sc_in< sc_logic > res_V_data_8_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_9_V_TDATA;
    sc_out< sc_logic > res_V_data_9_V_TVALID;
    sc_in< sc_logic > res_V_data_9_V_TREADY;
    sc_out< sc_logic > data_V_data_0_V_blk_n;
    sc_out< sc_logic > data_V_data_1_V_blk_n;
    sc_out< sc_logic > data_V_data_2_V_blk_n;
    sc_out< sc_logic > data_V_data_3_V_blk_n;
    sc_out< sc_logic > data_V_data_4_V_blk_n;
    sc_out< sc_logic > data_V_data_5_V_blk_n;
    sc_out< sc_logic > data_V_data_6_V_blk_n;
    sc_out< sc_logic > data_V_data_7_V_blk_n;
    sc_out< sc_logic > data_V_data_8_V_blk_n;
    sc_out< sc_logic > data_V_data_9_V_blk_n;
    sc_out< sc_logic > res_V_data_0_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_1_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_2_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_3_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_4_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_5_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_6_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_7_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_8_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_9_V_TDATA_blk_n;


    // Module declarations
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s);

    ~softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s();

    sc_trace_file* mVcdFile;

    softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa* exp_table1_U;
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk* invert_table2_U;
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s* grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage9_iter1;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_logic > io_acc_block_signal_op36;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > y_V_fu_1268_p3;
    sc_signal< sc_lv<10> > y_V_reg_2002;
    sc_signal< sc_lv<10> > y_V_1_fu_1302_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_2007;
    sc_signal< sc_lv<10> > y_V_2_fu_1336_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_2012;
    sc_signal< sc_lv<10> > y_V_3_fu_1370_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_2017;
    sc_signal< sc_lv<10> > y_V_4_fu_1404_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_2022;
    sc_signal< sc_lv<10> > y_V_5_fu_1438_p3;
    sc_signal< sc_lv<10> > y_V_5_reg_2027;
    sc_signal< sc_lv<10> > y_V_6_fu_1472_p3;
    sc_signal< sc_lv<10> > y_V_6_reg_2032;
    sc_signal< sc_lv<10> > y_V_7_fu_1506_p3;
    sc_signal< sc_lv<10> > y_V_7_reg_2037;
    sc_signal< sc_lv<10> > y_V_8_fu_1540_p3;
    sc_signal< sc_lv<10> > y_V_8_reg_2042;
    sc_signal< sc_lv<10> > y_V_9_fu_1574_p3;
    sc_signal< sc_lv<10> > y_V_9_reg_2047;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_2057;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state23_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<17> > exp_res_0_V_1_reg_2057_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_2068;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state24_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<17> > exp_res_1_V_1_reg_2068_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_2079;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<17> > exp_res_2_V_1_reg_2079_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_2089;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<17> > exp_res_3_V_1_reg_2089_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_2099;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<17> > exp_res_4_V_1_reg_2099_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_2109;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<17> > exp_res_5_V_1_reg_2109_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_2119;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<17> > exp_res_6_V_1_reg_2119_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_2129;
    sc_signal< sc_lv<17> > exp_res_7_V_1_reg_2129_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_8_V_1_reg_2139;
    sc_signal< sc_lv<17> > exp_res_8_V_1_reg_2139_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_9_V_1_reg_2151;
    sc_signal< sc_lv<17> > exp_res_9_V_1_reg_2151_pp0_iter2_reg;
    sc_signal< sc_lv<18> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_return;
    sc_signal< sc_lv<18> > p_Val2_19_reg_2158;
    sc_signal< sc_lv<18> > p_Val2_1_reg_2164;
    sc_signal< sc_lv<26> > sext_ln241_fu_1897_p1;
    sc_signal< sc_lv<26> > sext_ln241_reg_2175;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_2180;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_2185;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_2190;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_2195;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_2200;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_2205;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_2210;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_2215;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_2220;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_ap_ready;
    sc_signal< sc_lv<5> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset;
    sc_signal< sc_lv<17> > exp_res_0_V_fu_250;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<17> > exp_res_1_V_fu_254;
    sc_signal< sc_lv<17> > exp_res_2_V_fu_258;
    sc_signal< sc_lv<17> > exp_res_3_V_fu_262;
    sc_signal< sc_lv<17> > exp_res_4_V_fu_266;
    sc_signal< sc_lv<17> > exp_res_5_V_fu_270;
    sc_signal< sc_lv<17> > exp_res_6_V_fu_274;
    sc_signal< sc_lv<17> > exp_res_7_V_fu_278;
    sc_signal< sc_lv<17> > exp_res_8_V_fu_282;
    sc_signal< sc_lv<17> > exp_res_9_V_fu_286;
    sc_signal< sc_lv<64> > zext_ln225_fu_1582_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln225_1_fu_1586_p1;
    sc_signal< sc_lv<64> > zext_ln225_2_fu_1590_p1;
    sc_signal< sc_lv<64> > zext_ln225_3_fu_1607_p1;
    sc_signal< sc_lv<64> > zext_ln225_4_fu_1616_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln225_5_fu_1625_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > zext_ln225_6_fu_1634_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln225_7_fu_1643_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > zext_ln225_8_fu_1652_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<64> > zext_ln225_9_fu_1661_p1;
    sc_signal< sc_lv<64> > zext_ln235_fu_1892_p1;
    sc_signal< bool > ap_block_pp0_stage4_01001;
    sc_signal< sc_lv<17> > grp_fu_446_p0;
    sc_signal< sc_lv<26> > zext_ln1118_fu_1902_p1;
    sc_signal< sc_lv<26> > zext_ln1118_1_fu_1906_p1;
    sc_signal< sc_lv<26> > zext_ln1118_2_fu_1910_p1;
    sc_signal< sc_lv<26> > zext_ln1118_3_fu_1914_p1;
    sc_signal< sc_lv<26> > zext_ln1118_4_fu_1918_p1;
    sc_signal< sc_lv<26> > zext_ln1118_5_fu_1922_p1;
    sc_signal< sc_lv<26> > zext_ln1118_6_fu_1926_p1;
    sc_signal< sc_lv<26> > zext_ln1118_7_fu_1930_p1;
    sc_signal< sc_lv<26> > zext_ln1118_8_fu_1934_p1;
    sc_signal< sc_lv<26> > zext_ln1118_9_fu_1938_p1;
    sc_signal< sc_lv<18> > grp_fu_446_p1;
    sc_signal< sc_lv<26> > grp_fu_446_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_552_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_552_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_552_p2;
    sc_signal< sc_lv<16> > select_ln65_fu_558_p1;
    sc_signal< sc_lv<16> > select_ln65_fu_558_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_566_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_566_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_566_p2;
    sc_signal< sc_lv<16> > select_ln65_1_fu_572_p1;
    sc_signal< sc_lv<16> > select_ln65_1_fu_572_p2;
    sc_signal< sc_lv<16> > select_ln65_fu_558_p3;
    sc_signal< sc_lv<16> > select_ln65_1_fu_572_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_580_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_594_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_594_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_594_p2;
    sc_signal< sc_lv<16> > select_ln65_3_fu_600_p1;
    sc_signal< sc_lv<16> > select_ln65_3_fu_600_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_608_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_608_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_608_p2;
    sc_signal< sc_lv<16> > select_ln65_4_fu_614_p1;
    sc_signal< sc_lv<16> > select_ln65_4_fu_614_p2;
    sc_signal< sc_lv<16> > select_ln65_3_fu_600_p3;
    sc_signal< sc_lv<16> > select_ln65_4_fu_614_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_622_p2;
    sc_signal< sc_lv<16> > select_ln65_2_fu_586_p3;
    sc_signal< sc_lv<16> > select_ln65_5_fu_628_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_636_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_7_fu_650_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_7_fu_650_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_650_p2;
    sc_signal< sc_lv<16> > select_ln65_7_fu_656_p1;
    sc_signal< sc_lv<16> > select_ln65_7_fu_656_p2;
    sc_signal< sc_lv<16> > select_ln65_6_fu_642_p3;
    sc_signal< sc_lv<16> > select_ln65_7_fu_656_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_664_p2;
    sc_signal< sc_lv<16> > sext_ln703_fu_678_p0;
    sc_signal< sc_lv<16> > x_max_V_fu_670_p3;
    sc_signal< sc_lv<17> > sext_ln703_fu_678_p1;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_682_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_686_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_700_p3;
    sc_signal< sc_lv<1> > tmp_21_fu_692_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_708_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_726_p2;
    sc_signal< sc_lv<16> > sext_ln703_2_fu_738_p0;
    sc_signal< sc_lv<17> > sext_ln703_2_fu_738_p1;
    sc_signal< sc_lv<17> > sub_ln1193_1_fu_742_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_756_p3;
    sc_signal< sc_lv<1> > tmp_23_fu_748_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_764_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_782_p2;
    sc_signal< sc_lv<16> > sext_ln703_3_fu_794_p0;
    sc_signal< sc_lv<17> > sext_ln703_3_fu_794_p1;
    sc_signal< sc_lv<17> > sub_ln1193_2_fu_798_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_812_p3;
    sc_signal< sc_lv<1> > tmp_25_fu_804_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_820_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_838_p2;
    sc_signal< sc_lv<16> > sext_ln703_4_fu_850_p0;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_850_p1;
    sc_signal< sc_lv<17> > sub_ln1193_3_fu_854_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_868_p3;
    sc_signal< sc_lv<1> > tmp_27_fu_860_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_876_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_894_p2;
    sc_signal< sc_lv<16> > sext_ln703_5_fu_906_p0;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_906_p1;
    sc_signal< sc_lv<17> > sub_ln1193_4_fu_910_p2;
    sc_signal< sc_lv<1> > tmp_30_fu_924_p3;
    sc_signal< sc_lv<1> > tmp_29_fu_916_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_932_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_950_p2;
    sc_signal< sc_lv<16> > sext_ln703_6_fu_962_p0;
    sc_signal< sc_lv<17> > sext_ln703_6_fu_962_p1;
    sc_signal< sc_lv<17> > sub_ln1193_5_fu_966_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_980_p3;
    sc_signal< sc_lv<1> > tmp_31_fu_972_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_988_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_1006_p2;
    sc_signal< sc_lv<16> > sext_ln703_7_fu_1018_p0;
    sc_signal< sc_lv<17> > sext_ln703_7_fu_1018_p1;
    sc_signal< sc_lv<17> > sub_ln1193_6_fu_1022_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_1036_p3;
    sc_signal< sc_lv<1> > tmp_33_fu_1028_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_1044_p2;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_1062_p2;
    sc_signal< sc_lv<16> > sext_ln703_8_fu_1074_p0;
    sc_signal< sc_lv<17> > sext_ln703_8_fu_1074_p1;
    sc_signal< sc_lv<17> > sub_ln1193_7_fu_1078_p2;
    sc_signal< sc_lv<1> > tmp_36_fu_1092_p3;
    sc_signal< sc_lv<1> > tmp_35_fu_1084_p3;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_1100_p2;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_1118_p2;
    sc_signal< sc_lv<16> > sext_ln703_9_fu_1130_p0;
    sc_signal< sc_lv<17> > sext_ln703_9_fu_1130_p1;
    sc_signal< sc_lv<17> > sub_ln1193_8_fu_1134_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_1148_p3;
    sc_signal< sc_lv<1> > tmp_37_fu_1140_p3;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1156_p2;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_1174_p2;
    sc_signal< sc_lv<16> > sext_ln703_10_fu_1186_p0;
    sc_signal< sc_lv<17> > sext_ln703_10_fu_1186_p1;
    sc_signal< sc_lv<17> > sub_ln1193_9_fu_1190_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_1204_p3;
    sc_signal< sc_lv<1> > tmp_39_fu_1196_p3;
    sc_signal< sc_lv<1> > xor_ln786_9_fu_1212_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_1230_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_720_p2;
    sc_signal< sc_lv<10> > tmp_fu_1242_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_714_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_732_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_1252_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_1260_p3;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_776_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_1276_p4;
    sc_signal< sc_lv<1> > and_ln786_1_fu_770_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_788_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_1286_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_1294_p3;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_832_p2;
    sc_signal< sc_lv<10> > tmp_12_fu_1310_p4;
    sc_signal< sc_lv<1> > and_ln786_2_fu_826_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_844_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_1320_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_1328_p3;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_888_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_1344_p4;
    sc_signal< sc_lv<1> > and_ln786_3_fu_882_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_900_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_1354_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_1362_p3;
    sc_signal< sc_lv<1> > xor_ln340_14_fu_944_p2;
    sc_signal< sc_lv<10> > tmp_14_fu_1378_p4;
    sc_signal< sc_lv<1> > and_ln786_4_fu_938_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_956_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_1388_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_1396_p3;
    sc_signal< sc_lv<1> > xor_ln340_15_fu_1000_p2;
    sc_signal< sc_lv<10> > tmp_15_fu_1412_p4;
    sc_signal< sc_lv<1> > and_ln786_5_fu_994_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_1012_p2;
    sc_signal< sc_lv<10> > select_ln340_10_fu_1422_p3;
    sc_signal< sc_lv<10> > select_ln388_5_fu_1430_p3;
    sc_signal< sc_lv<1> > xor_ln340_16_fu_1056_p2;
    sc_signal< sc_lv<10> > tmp_16_fu_1446_p4;
    sc_signal< sc_lv<1> > and_ln786_6_fu_1050_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_1068_p2;
    sc_signal< sc_lv<10> > select_ln340_12_fu_1456_p3;
    sc_signal< sc_lv<10> > select_ln388_6_fu_1464_p3;
    sc_signal< sc_lv<1> > xor_ln340_17_fu_1112_p2;
    sc_signal< sc_lv<10> > tmp_17_fu_1480_p4;
    sc_signal< sc_lv<1> > and_ln786_7_fu_1106_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_1124_p2;
    sc_signal< sc_lv<10> > select_ln340_14_fu_1490_p3;
    sc_signal< sc_lv<10> > select_ln388_7_fu_1498_p3;
    sc_signal< sc_lv<1> > xor_ln340_18_fu_1168_p2;
    sc_signal< sc_lv<10> > tmp_18_fu_1514_p4;
    sc_signal< sc_lv<1> > and_ln786_8_fu_1162_p2;
    sc_signal< sc_lv<1> > or_ln340_8_fu_1180_p2;
    sc_signal< sc_lv<10> > select_ln340_16_fu_1524_p3;
    sc_signal< sc_lv<10> > select_ln388_8_fu_1532_p3;
    sc_signal< sc_lv<1> > xor_ln340_19_fu_1224_p2;
    sc_signal< sc_lv<10> > tmp_19_fu_1548_p4;
    sc_signal< sc_lv<1> > and_ln786_9_fu_1218_p2;
    sc_signal< sc_lv<1> > or_ln340_9_fu_1236_p2;
    sc_signal< sc_lv<10> > select_ln340_18_fu_1558_p3;
    sc_signal< sc_lv<10> > select_ln388_9_fu_1566_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_1670_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_1673_p1;
    sc_signal< sc_lv<19> > ret_V_fu_1676_p2;
    sc_signal< sc_lv<18> > p_Val2_22_fu_1690_p2;
    sc_signal< sc_lv<1> > p_Result_18_fu_1694_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_1682_p3;
    sc_signal< sc_lv<1> > xor_ln786_10_fu_1702_p2;
    sc_signal< sc_lv<1> > xor_ln340_21_fu_1720_p2;
    sc_signal< sc_lv<1> > xor_ln340_20_fu_1714_p2;
    sc_signal< sc_lv<1> > underflow_fu_1708_p2;
    sc_signal< sc_lv<1> > or_ln340_10_fu_1726_p2;
    sc_signal< sc_lv<18> > select_ln340_20_fu_1732_p3;
    sc_signal< sc_lv<18> > select_ln388_10_fu_1740_p3;
    sc_signal< sc_lv<18> > p_Val2_24_fu_1759_p1;
    sc_signal< sc_lv<18> > p_Val2_23_fu_1756_p1;
    sc_signal< sc_lv<18> > p_Val2_25_fu_1762_p2;
    sc_signal< sc_lv<1> > p_Result_19_fu_1772_p3;
    sc_signal< sc_lv<17> > add_ln746_fu_1768_p2;
    sc_signal< sc_lv<17> > p_Val2_27_fu_1780_p3;
    sc_signal< sc_lv<18> > p_Val2_26_fu_1748_p3;
    sc_signal< sc_lv<19> > lhs_V_1_fu_1792_p1;
    sc_signal< sc_lv<19> > rhs_V_1_fu_1796_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_1800_p2;
    sc_signal< sc_lv<18> > zext_ln746_fu_1788_p1;
    sc_signal< sc_lv<18> > p_Val2_29_fu_1814_p2;
    sc_signal< sc_lv<1> > p_Result_21_fu_1820_p3;
    sc_signal< sc_lv<1> > p_Result_20_fu_1806_p3;
    sc_signal< sc_lv<1> > xor_ln786_11_fu_1828_p2;
    sc_signal< sc_lv<1> > xor_ln340_23_fu_1846_p2;
    sc_signal< sc_lv<1> > xor_ln340_22_fu_1840_p2;
    sc_signal< sc_lv<10> > tmp_20_fu_1858_p4;
    sc_signal< sc_lv<1> > underflow_1_fu_1834_p2;
    sc_signal< sc_lv<1> > or_ln340_11_fu_1852_p2;
    sc_signal< sc_lv<10> > select_ln340_22_fu_1868_p3;
    sc_signal< sc_lv<10> > select_ln388_11_fu_1876_p3;
    sc_signal< sc_lv<10> > y_V_10_fu_1884_p3;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_pp0_stage8;
    static const sc_lv<10> ap_ST_fsm_pp0_stage9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln746_fu_1768_p2();
    void thread_and_ln786_1_fu_770_p2();
    void thread_and_ln786_2_fu_826_p2();
    void thread_and_ln786_3_fu_882_p2();
    void thread_and_ln786_4_fu_938_p2();
    void thread_and_ln786_5_fu_994_p2();
    void thread_and_ln786_6_fu_1050_p2();
    void thread_and_ln786_7_fu_1106_p2();
    void thread_and_ln786_8_fu_1162_p2();
    void thread_and_ln786_9_fu_1218_p2();
    void thread_and_ln786_fu_714_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_01001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage9_iter0();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state12_pp0_stage1_iter1();
    void thread_ap_block_state13_pp0_stage2_iter1();
    void thread_ap_block_state14_pp0_stage3_iter1();
    void thread_ap_block_state15_pp0_stage4_iter1();
    void thread_ap_block_state16_pp0_stage5_iter1();
    void thread_ap_block_state17_pp0_stage6_iter1();
    void thread_ap_block_state18_pp0_stage7_iter1();
    void thread_ap_block_state19_pp0_stage8_iter1();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage9_iter1();
    void thread_ap_block_state21_pp0_stage0_iter2();
    void thread_ap_block_state22_pp0_stage1_iter2();
    void thread_ap_block_state23_pp0_stage2_iter2();
    void thread_ap_block_state24_pp0_stage3_iter2();
    void thread_ap_block_state25_pp0_stage4_iter2();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_idle_pp0_1to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_exp_table1_address0();
    void thread_exp_table1_ce0();
    void thread_grp_fu_446_p0();
    void thread_grp_fu_446_p1();
    void thread_grp_fu_446_p2();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_484_x_V_offset();
    void thread_icmp_ln1496_1_fu_566_p0();
    void thread_icmp_ln1496_1_fu_566_p1();
    void thread_icmp_ln1496_1_fu_566_p2();
    void thread_icmp_ln1496_2_fu_580_p2();
    void thread_icmp_ln1496_3_fu_594_p0();
    void thread_icmp_ln1496_3_fu_594_p1();
    void thread_icmp_ln1496_3_fu_594_p2();
    void thread_icmp_ln1496_4_fu_608_p0();
    void thread_icmp_ln1496_4_fu_608_p1();
    void thread_icmp_ln1496_4_fu_608_p2();
    void thread_icmp_ln1496_5_fu_622_p2();
    void thread_icmp_ln1496_6_fu_636_p2();
    void thread_icmp_ln1496_7_fu_650_p0();
    void thread_icmp_ln1496_7_fu_650_p1();
    void thread_icmp_ln1496_7_fu_650_p2();
    void thread_icmp_ln1496_8_fu_664_p2();
    void thread_icmp_ln1496_fu_552_p0();
    void thread_icmp_ln1496_fu_552_p1();
    void thread_icmp_ln1496_fu_552_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_io_acc_block_signal_op36();
    void thread_lhs_V_1_fu_1792_p1();
    void thread_lhs_V_fu_1670_p1();
    void thread_or_ln340_10_fu_1726_p2();
    void thread_or_ln340_11_fu_1852_p2();
    void thread_or_ln340_1_fu_788_p2();
    void thread_or_ln340_2_fu_844_p2();
    void thread_or_ln340_3_fu_900_p2();
    void thread_or_ln340_4_fu_956_p2();
    void thread_or_ln340_5_fu_1012_p2();
    void thread_or_ln340_6_fu_1068_p2();
    void thread_or_ln340_7_fu_1124_p2();
    void thread_or_ln340_8_fu_1180_p2();
    void thread_or_ln340_9_fu_1236_p2();
    void thread_or_ln340_fu_732_p2();
    void thread_p_Result_18_fu_1694_p3();
    void thread_p_Result_19_fu_1772_p3();
    void thread_p_Result_20_fu_1806_p3();
    void thread_p_Result_21_fu_1820_p3();
    void thread_p_Result_s_fu_1682_p3();
    void thread_p_Val2_22_fu_1690_p2();
    void thread_p_Val2_23_fu_1756_p1();
    void thread_p_Val2_24_fu_1759_p1();
    void thread_p_Val2_25_fu_1762_p2();
    void thread_p_Val2_26_fu_1748_p3();
    void thread_p_Val2_27_fu_1780_p3();
    void thread_p_Val2_29_fu_1814_p2();
    void thread_res_V_data_0_V_TDATA();
    void thread_res_V_data_0_V_TDATA_blk_n();
    void thread_res_V_data_0_V_TVALID();
    void thread_res_V_data_1_V_TDATA();
    void thread_res_V_data_1_V_TDATA_blk_n();
    void thread_res_V_data_1_V_TVALID();
    void thread_res_V_data_2_V_TDATA();
    void thread_res_V_data_2_V_TDATA_blk_n();
    void thread_res_V_data_2_V_TVALID();
    void thread_res_V_data_3_V_TDATA();
    void thread_res_V_data_3_V_TDATA_blk_n();
    void thread_res_V_data_3_V_TVALID();
    void thread_res_V_data_4_V_TDATA();
    void thread_res_V_data_4_V_TDATA_blk_n();
    void thread_res_V_data_4_V_TVALID();
    void thread_res_V_data_5_V_TDATA();
    void thread_res_V_data_5_V_TDATA_blk_n();
    void thread_res_V_data_5_V_TVALID();
    void thread_res_V_data_6_V_TDATA();
    void thread_res_V_data_6_V_TDATA_blk_n();
    void thread_res_V_data_6_V_TVALID();
    void thread_res_V_data_7_V_TDATA();
    void thread_res_V_data_7_V_TDATA_blk_n();
    void thread_res_V_data_7_V_TVALID();
    void thread_res_V_data_8_V_TDATA();
    void thread_res_V_data_8_V_TDATA_blk_n();
    void thread_res_V_data_8_V_TVALID();
    void thread_res_V_data_9_V_TDATA();
    void thread_res_V_data_9_V_TDATA_blk_n();
    void thread_res_V_data_9_V_TVALID();
    void thread_ret_V_1_fu_1800_p2();
    void thread_ret_V_fu_1676_p2();
    void thread_rhs_V_1_fu_1796_p1();
    void thread_rhs_V_fu_1673_p1();
    void thread_select_ln340_10_fu_1422_p3();
    void thread_select_ln340_12_fu_1456_p3();
    void thread_select_ln340_14_fu_1490_p3();
    void thread_select_ln340_16_fu_1524_p3();
    void thread_select_ln340_18_fu_1558_p3();
    void thread_select_ln340_20_fu_1732_p3();
    void thread_select_ln340_22_fu_1868_p3();
    void thread_select_ln340_2_fu_1286_p3();
    void thread_select_ln340_4_fu_1320_p3();
    void thread_select_ln340_6_fu_1354_p3();
    void thread_select_ln340_8_fu_1388_p3();
    void thread_select_ln340_fu_1252_p3();
    void thread_select_ln388_10_fu_1740_p3();
    void thread_select_ln388_11_fu_1876_p3();
    void thread_select_ln388_1_fu_1294_p3();
    void thread_select_ln388_2_fu_1328_p3();
    void thread_select_ln388_3_fu_1362_p3();
    void thread_select_ln388_4_fu_1396_p3();
    void thread_select_ln388_5_fu_1430_p3();
    void thread_select_ln388_6_fu_1464_p3();
    void thread_select_ln388_7_fu_1498_p3();
    void thread_select_ln388_8_fu_1532_p3();
    void thread_select_ln388_9_fu_1566_p3();
    void thread_select_ln388_fu_1260_p3();
    void thread_select_ln65_1_fu_572_p1();
    void thread_select_ln65_1_fu_572_p2();
    void thread_select_ln65_1_fu_572_p3();
    void thread_select_ln65_2_fu_586_p3();
    void thread_select_ln65_3_fu_600_p1();
    void thread_select_ln65_3_fu_600_p2();
    void thread_select_ln65_3_fu_600_p3();
    void thread_select_ln65_4_fu_614_p1();
    void thread_select_ln65_4_fu_614_p2();
    void thread_select_ln65_4_fu_614_p3();
    void thread_select_ln65_5_fu_628_p3();
    void thread_select_ln65_6_fu_642_p3();
    void thread_select_ln65_7_fu_656_p1();
    void thread_select_ln65_7_fu_656_p2();
    void thread_select_ln65_7_fu_656_p3();
    void thread_select_ln65_fu_558_p1();
    void thread_select_ln65_fu_558_p2();
    void thread_select_ln65_fu_558_p3();
    void thread_sext_ln241_fu_1897_p1();
    void thread_sext_ln703_10_fu_1186_p0();
    void thread_sext_ln703_10_fu_1186_p1();
    void thread_sext_ln703_1_fu_682_p1();
    void thread_sext_ln703_2_fu_738_p0();
    void thread_sext_ln703_2_fu_738_p1();
    void thread_sext_ln703_3_fu_794_p0();
    void thread_sext_ln703_3_fu_794_p1();
    void thread_sext_ln703_4_fu_850_p0();
    void thread_sext_ln703_4_fu_850_p1();
    void thread_sext_ln703_5_fu_906_p0();
    void thread_sext_ln703_5_fu_906_p1();
    void thread_sext_ln703_6_fu_962_p0();
    void thread_sext_ln703_6_fu_962_p1();
    void thread_sext_ln703_7_fu_1018_p0();
    void thread_sext_ln703_7_fu_1018_p1();
    void thread_sext_ln703_8_fu_1074_p0();
    void thread_sext_ln703_8_fu_1074_p1();
    void thread_sext_ln703_9_fu_1130_p0();
    void thread_sext_ln703_9_fu_1130_p1();
    void thread_sext_ln703_fu_678_p0();
    void thread_sext_ln703_fu_678_p1();
    void thread_sub_ln1193_1_fu_742_p2();
    void thread_sub_ln1193_2_fu_798_p2();
    void thread_sub_ln1193_3_fu_854_p2();
    void thread_sub_ln1193_4_fu_910_p2();
    void thread_sub_ln1193_5_fu_966_p2();
    void thread_sub_ln1193_6_fu_1022_p2();
    void thread_sub_ln1193_7_fu_1078_p2();
    void thread_sub_ln1193_8_fu_1134_p2();
    void thread_sub_ln1193_9_fu_1190_p2();
    void thread_sub_ln1193_fu_686_p2();
    void thread_tmp_11_fu_1276_p4();
    void thread_tmp_12_fu_1310_p4();
    void thread_tmp_13_fu_1344_p4();
    void thread_tmp_14_fu_1378_p4();
    void thread_tmp_15_fu_1412_p4();
    void thread_tmp_16_fu_1446_p4();
    void thread_tmp_17_fu_1480_p4();
    void thread_tmp_18_fu_1514_p4();
    void thread_tmp_19_fu_1548_p4();
    void thread_tmp_20_fu_1858_p4();
    void thread_tmp_21_fu_692_p3();
    void thread_tmp_22_fu_700_p3();
    void thread_tmp_23_fu_748_p3();
    void thread_tmp_24_fu_756_p3();
    void thread_tmp_25_fu_804_p3();
    void thread_tmp_26_fu_812_p3();
    void thread_tmp_27_fu_860_p3();
    void thread_tmp_28_fu_868_p3();
    void thread_tmp_29_fu_916_p3();
    void thread_tmp_30_fu_924_p3();
    void thread_tmp_31_fu_972_p3();
    void thread_tmp_32_fu_980_p3();
    void thread_tmp_33_fu_1028_p3();
    void thread_tmp_34_fu_1036_p3();
    void thread_tmp_35_fu_1084_p3();
    void thread_tmp_36_fu_1092_p3();
    void thread_tmp_37_fu_1140_p3();
    void thread_tmp_38_fu_1148_p3();
    void thread_tmp_39_fu_1196_p3();
    void thread_tmp_40_fu_1204_p3();
    void thread_tmp_fu_1242_p4();
    void thread_underflow_1_fu_1834_p2();
    void thread_underflow_fu_1708_p2();
    void thread_x_max_V_fu_670_p3();
    void thread_xor_ln340_10_fu_720_p2();
    void thread_xor_ln340_11_fu_776_p2();
    void thread_xor_ln340_12_fu_832_p2();
    void thread_xor_ln340_13_fu_888_p2();
    void thread_xor_ln340_14_fu_944_p2();
    void thread_xor_ln340_15_fu_1000_p2();
    void thread_xor_ln340_16_fu_1056_p2();
    void thread_xor_ln340_17_fu_1112_p2();
    void thread_xor_ln340_18_fu_1168_p2();
    void thread_xor_ln340_19_fu_1224_p2();
    void thread_xor_ln340_1_fu_782_p2();
    void thread_xor_ln340_20_fu_1714_p2();
    void thread_xor_ln340_21_fu_1720_p2();
    void thread_xor_ln340_22_fu_1840_p2();
    void thread_xor_ln340_23_fu_1846_p2();
    void thread_xor_ln340_2_fu_838_p2();
    void thread_xor_ln340_3_fu_894_p2();
    void thread_xor_ln340_4_fu_950_p2();
    void thread_xor_ln340_5_fu_1006_p2();
    void thread_xor_ln340_6_fu_1062_p2();
    void thread_xor_ln340_7_fu_1118_p2();
    void thread_xor_ln340_8_fu_1174_p2();
    void thread_xor_ln340_9_fu_1230_p2();
    void thread_xor_ln340_fu_726_p2();
    void thread_xor_ln786_10_fu_1702_p2();
    void thread_xor_ln786_11_fu_1828_p2();
    void thread_xor_ln786_1_fu_764_p2();
    void thread_xor_ln786_2_fu_820_p2();
    void thread_xor_ln786_3_fu_876_p2();
    void thread_xor_ln786_4_fu_932_p2();
    void thread_xor_ln786_5_fu_988_p2();
    void thread_xor_ln786_6_fu_1044_p2();
    void thread_xor_ln786_7_fu_1100_p2();
    void thread_xor_ln786_8_fu_1156_p2();
    void thread_xor_ln786_9_fu_1212_p2();
    void thread_xor_ln786_fu_708_p2();
    void thread_y_V_10_fu_1884_p3();
    void thread_y_V_1_fu_1302_p3();
    void thread_y_V_2_fu_1336_p3();
    void thread_y_V_3_fu_1370_p3();
    void thread_y_V_4_fu_1404_p3();
    void thread_y_V_5_fu_1438_p3();
    void thread_y_V_6_fu_1472_p3();
    void thread_y_V_7_fu_1506_p3();
    void thread_y_V_8_fu_1540_p3();
    void thread_y_V_9_fu_1574_p3();
    void thread_y_V_fu_1268_p3();
    void thread_zext_ln1118_1_fu_1906_p1();
    void thread_zext_ln1118_2_fu_1910_p1();
    void thread_zext_ln1118_3_fu_1914_p1();
    void thread_zext_ln1118_4_fu_1918_p1();
    void thread_zext_ln1118_5_fu_1922_p1();
    void thread_zext_ln1118_6_fu_1926_p1();
    void thread_zext_ln1118_7_fu_1930_p1();
    void thread_zext_ln1118_8_fu_1934_p1();
    void thread_zext_ln1118_9_fu_1938_p1();
    void thread_zext_ln1118_fu_1902_p1();
    void thread_zext_ln225_1_fu_1586_p1();
    void thread_zext_ln225_2_fu_1590_p1();
    void thread_zext_ln225_3_fu_1607_p1();
    void thread_zext_ln225_4_fu_1616_p1();
    void thread_zext_ln225_5_fu_1625_p1();
    void thread_zext_ln225_6_fu_1634_p1();
    void thread_zext_ln225_7_fu_1643_p1();
    void thread_zext_ln225_8_fu_1652_p1();
    void thread_zext_ln225_9_fu_1661_p1();
    void thread_zext_ln225_fu_1582_p1();
    void thread_zext_ln235_fu_1892_p1();
    void thread_zext_ln746_fu_1788_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
