
UART_console.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004228  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404228  00404228  00014228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  00404230  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000100  200009c0  00404bf0  000209c0  2**2
                  ALLOC
  4 .stack        00003000  20000ac0  00404cf0  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000ef8a  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000022d3  00000000  00000000  0002f9cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000037f9  00000000  00000000  00031ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000880  00000000  00000000  00035499  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000007e0  00000000  00000000  00035d19  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001284c  00000000  00000000  000364f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000099ce  00000000  00000000  00048d45  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000530df  00000000  00000000  00052713  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001f70  00000000  00000000  000a57f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 3a 00 20 d9 08 40 00 d5 08 40 00 d5 08 40 00     .:. ..@...@...@.
  400010:	d5 08 40 00 d5 08 40 00 d5 08 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d5 08 40 00 d5 08 40 00 00 00 00 00 d5 08 40 00     ..@...@.......@.
  40003c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  40004c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  40005c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 00 00 00 00     ..@...@...@.....
  40006c:	5d 07 40 00 71 07 40 00 85 07 40 00 d5 08 40 00     ].@.q.@...@...@.
  40007c:	d5 08 40 00 00 00 00 00 00 00 00 00 d5 08 40 00     ..@...........@.
  40008c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  40009c:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  4000ac:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.
  4000bc:	d5 08 40 00 d5 08 40 00 d5 08 40 00 d5 08 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c0 	.word	0x200009c0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00404230 	.word	0x00404230

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00404230 	.word	0x00404230
  40012c:	200009c4 	.word	0x200009c4
  400130:	00404230 	.word	0x00404230
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000a90 	.word	0x20000a90
  400170:	20000a88 	.word	0x20000a88

00400174 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400174:	3801      	subs	r0, #1
  400176:	2802      	cmp	r0, #2
  400178:	d815      	bhi.n	4001a6 <_write+0x32>
{
  40017a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40017e:	460e      	mov	r6, r1
  400180:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400182:	b19a      	cbz	r2, 4001ac <_write+0x38>
  400184:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400186:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001c0 <_write+0x4c>
  40018a:	4f0c      	ldr	r7, [pc, #48]	; (4001bc <_write+0x48>)
  40018c:	f8d8 0000 	ldr.w	r0, [r8]
  400190:	f815 1b01 	ldrb.w	r1, [r5], #1
  400194:	683b      	ldr	r3, [r7, #0]
  400196:	4798      	blx	r3
  400198:	2800      	cmp	r0, #0
  40019a:	db0a      	blt.n	4001b2 <_write+0x3e>
  40019c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40019e:	3c01      	subs	r4, #1
  4001a0:	d1f4      	bne.n	40018c <_write+0x18>
  4001a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001a6:	f04f 30ff 	mov.w	r0, #4294967295
  4001aa:	4770      	bx	lr
	for (; len != 0; --len) {
  4001ac:	4610      	mov	r0, r2
  4001ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4001b2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ba:	bf00      	nop
  4001bc:	20000a8c 	.word	0x20000a8c
  4001c0:	20000a90 	.word	0x20000a90

004001c4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4001c4:	6943      	ldr	r3, [r0, #20]
  4001c6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4001ca:	bf1d      	ittte	ne
  4001cc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4001d0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4001d2:	2000      	movne	r0, #0
		return 1;
  4001d4:	2001      	moveq	r0, #1
}
  4001d6:	4770      	bx	lr

004001d8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4001d8:	6943      	ldr	r3, [r0, #20]
  4001da:	f013 0f01 	tst.w	r3, #1
  4001de:	d005      	beq.n	4001ec <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4001e0:	6983      	ldr	r3, [r0, #24]
  4001e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4001e6:	600b      	str	r3, [r1, #0]

	return 0;
  4001e8:	2000      	movs	r0, #0
  4001ea:	4770      	bx	lr
		return 1;
  4001ec:	2001      	movs	r0, #1
}
  4001ee:	4770      	bx	lr

004001f0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4001f0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4001f2:	23ac      	movs	r3, #172	; 0xac
  4001f4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4001f6:	680b      	ldr	r3, [r1, #0]
  4001f8:	684a      	ldr	r2, [r1, #4]
  4001fa:	fbb3 f3f2 	udiv	r3, r3, r2
  4001fe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400200:	1e5c      	subs	r4, r3, #1
  400202:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400206:	4294      	cmp	r4, r2
  400208:	d80b      	bhi.n	400222 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  40020a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40020c:	688b      	ldr	r3, [r1, #8]
  40020e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400210:	f240 2302 	movw	r3, #514	; 0x202
  400214:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400218:	2350      	movs	r3, #80	; 0x50
  40021a:	6003      	str	r3, [r0, #0]

	return 0;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc10      	pop	{r4}
  400220:	4770      	bx	lr
		return 1;
  400222:	2001      	movs	r0, #1
  400224:	e7fb      	b.n	40021e <uart_init+0x2e>

00400226 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400226:	6943      	ldr	r3, [r0, #20]
  400228:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40022c:	bf1a      	itte	ne
  40022e:	61c1      	strne	r1, [r0, #28]
	return 0;
  400230:	2000      	movne	r0, #0
		return 1;
  400232:	2001      	moveq	r0, #1
}
  400234:	4770      	bx	lr

00400236 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400236:	6943      	ldr	r3, [r0, #20]
  400238:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40023c:	bf1d      	ittte	ne
  40023e:	6983      	ldrne	r3, [r0, #24]
  400240:	700b      	strbne	r3, [r1, #0]
	return 0;
  400242:	2000      	movne	r0, #0
		return 1;
  400244:	2001      	moveq	r0, #1
}
  400246:	4770      	bx	lr

00400248 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400248:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40024a:	480e      	ldr	r0, [pc, #56]	; (400284 <sysclk_init+0x3c>)
  40024c:	4b0e      	ldr	r3, [pc, #56]	; (400288 <sysclk_init+0x40>)
  40024e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400250:	213e      	movs	r1, #62	; 0x3e
  400252:	2000      	movs	r0, #0
  400254:	4b0d      	ldr	r3, [pc, #52]	; (40028c <sysclk_init+0x44>)
  400256:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400258:	4c0d      	ldr	r4, [pc, #52]	; (400290 <sysclk_init+0x48>)
  40025a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40025c:	2800      	cmp	r0, #0
  40025e:	d0fc      	beq.n	40025a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400260:	4b0c      	ldr	r3, [pc, #48]	; (400294 <sysclk_init+0x4c>)
  400262:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400264:	4a0c      	ldr	r2, [pc, #48]	; (400298 <sysclk_init+0x50>)
  400266:	4b0d      	ldr	r3, [pc, #52]	; (40029c <sysclk_init+0x54>)
  400268:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40026a:	4c0d      	ldr	r4, [pc, #52]	; (4002a0 <sysclk_init+0x58>)
  40026c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40026e:	2800      	cmp	r0, #0
  400270:	d0fc      	beq.n	40026c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400272:	2010      	movs	r0, #16
  400274:	4b0b      	ldr	r3, [pc, #44]	; (4002a4 <sysclk_init+0x5c>)
  400276:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400278:	4b0b      	ldr	r3, [pc, #44]	; (4002a8 <sysclk_init+0x60>)
  40027a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40027c:	4801      	ldr	r0, [pc, #4]	; (400284 <sysclk_init+0x3c>)
  40027e:	4b02      	ldr	r3, [pc, #8]	; (400288 <sysclk_init+0x40>)
  400280:	4798      	blx	r3
  400282:	bd10      	pop	{r4, pc}
  400284:	07270e00 	.word	0x07270e00
  400288:	00400a95 	.word	0x00400a95
  40028c:	004007fd 	.word	0x004007fd
  400290:	00400851 	.word	0x00400851
  400294:	00400861 	.word	0x00400861
  400298:	20133f01 	.word	0x20133f01
  40029c:	400e0400 	.word	0x400e0400
  4002a0:	00400871 	.word	0x00400871
  4002a4:	00400799 	.word	0x00400799
  4002a8:	00400985 	.word	0x00400985

004002ac <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4002ac:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002b2:	4b46      	ldr	r3, [pc, #280]	; (4003cc <board_init+0x120>)
  4002b4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002b6:	200b      	movs	r0, #11
  4002b8:	4c45      	ldr	r4, [pc, #276]	; (4003d0 <board_init+0x124>)
  4002ba:	47a0      	blx	r4
  4002bc:	200c      	movs	r0, #12
  4002be:	47a0      	blx	r4
  4002c0:	200d      	movs	r0, #13
  4002c2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4002c4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4002c8:	2013      	movs	r0, #19
  4002ca:	4c42      	ldr	r4, [pc, #264]	; (4003d4 <board_init+0x128>)
  4002cc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4002ce:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4002d2:	2014      	movs	r0, #20
  4002d4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4002d6:	4940      	ldr	r1, [pc, #256]	; (4003d8 <board_init+0x12c>)
  4002d8:	2023      	movs	r0, #35	; 0x23
  4002da:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4002dc:	493f      	ldr	r1, [pc, #252]	; (4003dc <board_init+0x130>)
  4002de:	204c      	movs	r0, #76	; 0x4c
  4002e0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4002e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4002e6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4002ea:	483d      	ldr	r0, [pc, #244]	; (4003e0 <board_init+0x134>)
  4002ec:	4b3d      	ldr	r3, [pc, #244]	; (4003e4 <board_init+0x138>)
  4002ee:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4002f0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002f4:	2000      	movs	r0, #0
  4002f6:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4002f8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002fc:	2008      	movs	r0, #8
  4002fe:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400300:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400304:	2052      	movs	r0, #82	; 0x52
  400306:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400308:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40030c:	200c      	movs	r0, #12
  40030e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400310:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400314:	200d      	movs	r0, #13
  400316:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400318:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40031c:	200e      	movs	r0, #14
  40031e:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400320:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400324:	200b      	movs	r0, #11
  400326:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400328:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40032c:	2015      	movs	r0, #21
  40032e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400330:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400334:	2016      	movs	r0, #22
  400336:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400338:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40033c:	2017      	movs	r0, #23
  40033e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400340:	2017      	movs	r0, #23
  400342:	4b29      	ldr	r3, [pc, #164]	; (4003e8 <board_init+0x13c>)
  400344:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400346:	4d29      	ldr	r5, [pc, #164]	; (4003ec <board_init+0x140>)
  400348:	4629      	mov	r1, r5
  40034a:	2040      	movs	r0, #64	; 0x40
  40034c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40034e:	4629      	mov	r1, r5
  400350:	2041      	movs	r0, #65	; 0x41
  400352:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400354:	4629      	mov	r1, r5
  400356:	2042      	movs	r0, #66	; 0x42
  400358:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  40035a:	4629      	mov	r1, r5
  40035c:	2043      	movs	r0, #67	; 0x43
  40035e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400360:	4629      	mov	r1, r5
  400362:	2044      	movs	r0, #68	; 0x44
  400364:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400366:	4629      	mov	r1, r5
  400368:	2045      	movs	r0, #69	; 0x45
  40036a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40036c:	4629      	mov	r1, r5
  40036e:	2046      	movs	r0, #70	; 0x46
  400370:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400372:	4629      	mov	r1, r5
  400374:	2047      	movs	r0, #71	; 0x47
  400376:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400378:	4629      	mov	r1, r5
  40037a:	204b      	movs	r0, #75	; 0x4b
  40037c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  40037e:	4629      	mov	r1, r5
  400380:	2048      	movs	r0, #72	; 0x48
  400382:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400384:	4629      	mov	r1, r5
  400386:	204f      	movs	r0, #79	; 0x4f
  400388:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  40038a:	4629      	mov	r1, r5
  40038c:	2053      	movs	r0, #83	; 0x53
  40038e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400390:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400394:	204d      	movs	r0, #77	; 0x4d
  400396:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400398:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  40039c:	4629      	mov	r1, r5
  40039e:	2010      	movs	r0, #16
  4003a0:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  4003a2:	4629      	mov	r1, r5
  4003a4:	2011      	movs	r0, #17
  4003a6:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4003a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003ac:	200c      	movs	r0, #12
  4003ae:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4003b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003b4:	200d      	movs	r0, #13
  4003b6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4003b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003bc:	200e      	movs	r0, #14
  4003be:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4003c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003c4:	200b      	movs	r0, #11
  4003c6:	47a0      	blx	r4
  4003c8:	bd38      	pop	{r3, r4, r5, pc}
  4003ca:	bf00      	nop
  4003cc:	400e1450 	.word	0x400e1450
  4003d0:	00400881 	.word	0x00400881
  4003d4:	004004fd 	.word	0x004004fd
  4003d8:	28000079 	.word	0x28000079
  4003dc:	28000059 	.word	0x28000059
  4003e0:	400e0e00 	.word	0x400e0e00
  4003e4:	0040061d 	.word	0x0040061d
  4003e8:	004004e1 	.word	0x004004e1
  4003ec:	08000001 	.word	0x08000001

004003f0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4003f0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4003f2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4003f6:	d039      	beq.n	40046c <pio_set_peripheral+0x7c>
  4003f8:	d813      	bhi.n	400422 <pio_set_peripheral+0x32>
  4003fa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4003fe:	d025      	beq.n	40044c <pio_set_peripheral+0x5c>
  400400:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400404:	d10a      	bne.n	40041c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400406:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400408:	4313      	orrs	r3, r2
  40040a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40040c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40040e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400410:	400b      	ands	r3, r1
  400412:	ea23 0302 	bic.w	r3, r3, r2
  400416:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400418:	6042      	str	r2, [r0, #4]
  40041a:	4770      	bx	lr
	switch (ul_type) {
  40041c:	2900      	cmp	r1, #0
  40041e:	d1fb      	bne.n	400418 <pio_set_peripheral+0x28>
  400420:	4770      	bx	lr
  400422:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400426:	d020      	beq.n	40046a <pio_set_peripheral+0x7a>
  400428:	d809      	bhi.n	40043e <pio_set_peripheral+0x4e>
  40042a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40042e:	d1f3      	bne.n	400418 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400430:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400432:	4313      	orrs	r3, r2
  400434:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400436:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400438:	4313      	orrs	r3, r2
  40043a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40043c:	e7ec      	b.n	400418 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40043e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400442:	d012      	beq.n	40046a <pio_set_peripheral+0x7a>
  400444:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400448:	d00f      	beq.n	40046a <pio_set_peripheral+0x7a>
  40044a:	e7e5      	b.n	400418 <pio_set_peripheral+0x28>
{
  40044c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40044e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400450:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400452:	43d3      	mvns	r3, r2
  400454:	4021      	ands	r1, r4
  400456:	461c      	mov	r4, r3
  400458:	4019      	ands	r1, r3
  40045a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40045c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40045e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400460:	400b      	ands	r3, r1
  400462:	4023      	ands	r3, r4
  400464:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400466:	6042      	str	r2, [r0, #4]
}
  400468:	bc10      	pop	{r4}
  40046a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40046c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40046e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400470:	400b      	ands	r3, r1
  400472:	ea23 0302 	bic.w	r3, r3, r2
  400476:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400478:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40047a:	4313      	orrs	r3, r2
  40047c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40047e:	e7cb      	b.n	400418 <pio_set_peripheral+0x28>

00400480 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400480:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400482:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400486:	bf14      	ite	ne
  400488:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40048a:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40048c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400490:	bf14      	ite	ne
  400492:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400494:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400496:	f012 0f02 	tst.w	r2, #2
  40049a:	d107      	bne.n	4004ac <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40049c:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4004a0:	bf18      	it	ne
  4004a2:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  4004a6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4004a8:	6001      	str	r1, [r0, #0]
  4004aa:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4004ac:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4004b0:	e7f9      	b.n	4004a6 <pio_set_input+0x26>

004004b2 <pio_set_output>:
{
  4004b2:	b410      	push	{r4}
  4004b4:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4004b6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4004b8:	b944      	cbnz	r4, 4004cc <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4004ba:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4004bc:	b143      	cbz	r3, 4004d0 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4004be:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4004c0:	b942      	cbnz	r2, 4004d4 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4004c2:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4004c4:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4004c6:	6001      	str	r1, [r0, #0]
}
  4004c8:	bc10      	pop	{r4}
  4004ca:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4004cc:	6641      	str	r1, [r0, #100]	; 0x64
  4004ce:	e7f5      	b.n	4004bc <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4004d0:	6541      	str	r1, [r0, #84]	; 0x54
  4004d2:	e7f5      	b.n	4004c0 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4004d4:	6301      	str	r1, [r0, #48]	; 0x30
  4004d6:	e7f5      	b.n	4004c4 <pio_set_output+0x12>

004004d8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4004d8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4004da:	4770      	bx	lr

004004dc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4004dc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4004de:	4770      	bx	lr

004004e0 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4004e0:	0943      	lsrs	r3, r0, #5
  4004e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4004e6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4004ea:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4004ec:	f000 001f 	and.w	r0, r0, #31
  4004f0:	2201      	movs	r2, #1
  4004f2:	fa02 f000 	lsl.w	r0, r2, r0
  4004f6:	6358      	str	r0, [r3, #52]	; 0x34
  4004f8:	4770      	bx	lr
	...

004004fc <pio_configure_pin>:
{
  4004fc:	b570      	push	{r4, r5, r6, lr}
  4004fe:	b082      	sub	sp, #8
  400500:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400502:	0943      	lsrs	r3, r0, #5
  400504:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400508:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40050c:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40050e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400512:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400516:	d053      	beq.n	4005c0 <pio_configure_pin+0xc4>
  400518:	d80a      	bhi.n	400530 <pio_configure_pin+0x34>
  40051a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40051e:	d02d      	beq.n	40057c <pio_configure_pin+0x80>
  400520:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400524:	d03b      	beq.n	40059e <pio_configure_pin+0xa2>
  400526:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40052a:	d015      	beq.n	400558 <pio_configure_pin+0x5c>
		return 0;
  40052c:	2000      	movs	r0, #0
  40052e:	e023      	b.n	400578 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400530:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400534:	d055      	beq.n	4005e2 <pio_configure_pin+0xe6>
  400536:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40053a:	d052      	beq.n	4005e2 <pio_configure_pin+0xe6>
  40053c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400540:	d1f4      	bne.n	40052c <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400542:	f000 011f 	and.w	r1, r0, #31
  400546:	2601      	movs	r6, #1
  400548:	462a      	mov	r2, r5
  40054a:	fa06 f101 	lsl.w	r1, r6, r1
  40054e:	4620      	mov	r0, r4
  400550:	4b2f      	ldr	r3, [pc, #188]	; (400610 <pio_configure_pin+0x114>)
  400552:	4798      	blx	r3
	return 1;
  400554:	4630      	mov	r0, r6
		break;
  400556:	e00f      	b.n	400578 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400558:	f000 001f 	and.w	r0, r0, #31
  40055c:	2601      	movs	r6, #1
  40055e:	4086      	lsls	r6, r0
  400560:	4632      	mov	r2, r6
  400562:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400566:	4620      	mov	r0, r4
  400568:	4b2a      	ldr	r3, [pc, #168]	; (400614 <pio_configure_pin+0x118>)
  40056a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40056c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400570:	bf14      	ite	ne
  400572:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400574:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400576:	2001      	movs	r0, #1
}
  400578:	b002      	add	sp, #8
  40057a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40057c:	f000 001f 	and.w	r0, r0, #31
  400580:	2601      	movs	r6, #1
  400582:	4086      	lsls	r6, r0
  400584:	4632      	mov	r2, r6
  400586:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40058a:	4620      	mov	r0, r4
  40058c:	4b21      	ldr	r3, [pc, #132]	; (400614 <pio_configure_pin+0x118>)
  40058e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400590:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400594:	bf14      	ite	ne
  400596:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400598:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40059a:	2001      	movs	r0, #1
  40059c:	e7ec      	b.n	400578 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40059e:	f000 001f 	and.w	r0, r0, #31
  4005a2:	2601      	movs	r6, #1
  4005a4:	4086      	lsls	r6, r0
  4005a6:	4632      	mov	r2, r6
  4005a8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4005ac:	4620      	mov	r0, r4
  4005ae:	4b19      	ldr	r3, [pc, #100]	; (400614 <pio_configure_pin+0x118>)
  4005b0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005b2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4005b6:	bf14      	ite	ne
  4005b8:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005ba:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4005bc:	2001      	movs	r0, #1
  4005be:	e7db      	b.n	400578 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4005c0:	f000 001f 	and.w	r0, r0, #31
  4005c4:	2601      	movs	r6, #1
  4005c6:	4086      	lsls	r6, r0
  4005c8:	4632      	mov	r2, r6
  4005ca:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4005ce:	4620      	mov	r0, r4
  4005d0:	4b10      	ldr	r3, [pc, #64]	; (400614 <pio_configure_pin+0x118>)
  4005d2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005d4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4005d8:	bf14      	ite	ne
  4005da:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005dc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4005de:	2001      	movs	r0, #1
  4005e0:	e7ca      	b.n	400578 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4005e2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4005e6:	f000 011f 	and.w	r1, r0, #31
  4005ea:	2601      	movs	r6, #1
  4005ec:	ea05 0306 	and.w	r3, r5, r6
  4005f0:	9300      	str	r3, [sp, #0]
  4005f2:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4005f6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4005fa:	bf14      	ite	ne
  4005fc:	2200      	movne	r2, #0
  4005fe:	2201      	moveq	r2, #1
  400600:	fa06 f101 	lsl.w	r1, r6, r1
  400604:	4620      	mov	r0, r4
  400606:	4c04      	ldr	r4, [pc, #16]	; (400618 <pio_configure_pin+0x11c>)
  400608:	47a0      	blx	r4
	return 1;
  40060a:	4630      	mov	r0, r6
		break;
  40060c:	e7b4      	b.n	400578 <pio_configure_pin+0x7c>
  40060e:	bf00      	nop
  400610:	00400481 	.word	0x00400481
  400614:	004003f1 	.word	0x004003f1
  400618:	004004b3 	.word	0x004004b3

0040061c <pio_configure_pin_group>:
{
  40061c:	b570      	push	{r4, r5, r6, lr}
  40061e:	b082      	sub	sp, #8
  400620:	4605      	mov	r5, r0
  400622:	460e      	mov	r6, r1
  400624:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400626:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  40062a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40062e:	d03d      	beq.n	4006ac <pio_configure_pin_group+0x90>
  400630:	d80a      	bhi.n	400648 <pio_configure_pin_group+0x2c>
  400632:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400636:	d021      	beq.n	40067c <pio_configure_pin_group+0x60>
  400638:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40063c:	d02a      	beq.n	400694 <pio_configure_pin_group+0x78>
  40063e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400642:	d00e      	beq.n	400662 <pio_configure_pin_group+0x46>
		return 0;
  400644:	2000      	movs	r0, #0
  400646:	e017      	b.n	400678 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400648:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40064c:	d03a      	beq.n	4006c4 <pio_configure_pin_group+0xa8>
  40064e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400652:	d037      	beq.n	4006c4 <pio_configure_pin_group+0xa8>
  400654:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400658:	d1f4      	bne.n	400644 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  40065a:	4b23      	ldr	r3, [pc, #140]	; (4006e8 <pio_configure_pin_group+0xcc>)
  40065c:	4798      	blx	r3
	return 1;
  40065e:	2001      	movs	r0, #1
		break;
  400660:	e00a      	b.n	400678 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400662:	460a      	mov	r2, r1
  400664:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400668:	4b20      	ldr	r3, [pc, #128]	; (4006ec <pio_configure_pin_group+0xd0>)
  40066a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40066c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400670:	bf14      	ite	ne
  400672:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400674:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400676:	2001      	movs	r0, #1
}
  400678:	b002      	add	sp, #8
  40067a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40067c:	460a      	mov	r2, r1
  40067e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400682:	4b1a      	ldr	r3, [pc, #104]	; (4006ec <pio_configure_pin_group+0xd0>)
  400684:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400686:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40068a:	bf14      	ite	ne
  40068c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40068e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400690:	2001      	movs	r0, #1
  400692:	e7f1      	b.n	400678 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400694:	460a      	mov	r2, r1
  400696:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40069a:	4b14      	ldr	r3, [pc, #80]	; (4006ec <pio_configure_pin_group+0xd0>)
  40069c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40069e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4006a2:	bf14      	ite	ne
  4006a4:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4006a6:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4006a8:	2001      	movs	r0, #1
  4006aa:	e7e5      	b.n	400678 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4006ac:	460a      	mov	r2, r1
  4006ae:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4006b2:	4b0e      	ldr	r3, [pc, #56]	; (4006ec <pio_configure_pin_group+0xd0>)
  4006b4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4006b6:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4006ba:	bf14      	ite	ne
  4006bc:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4006be:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4006c0:	2001      	movs	r0, #1
  4006c2:	e7d9      	b.n	400678 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4006c4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4006c8:	f004 0301 	and.w	r3, r4, #1
  4006cc:	9300      	str	r3, [sp, #0]
  4006ce:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4006d2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4006d6:	bf14      	ite	ne
  4006d8:	2200      	movne	r2, #0
  4006da:	2201      	moveq	r2, #1
  4006dc:	4631      	mov	r1, r6
  4006de:	4628      	mov	r0, r5
  4006e0:	4c03      	ldr	r4, [pc, #12]	; (4006f0 <pio_configure_pin_group+0xd4>)
  4006e2:	47a0      	blx	r4
	return 1;
  4006e4:	2001      	movs	r0, #1
		break;
  4006e6:	e7c7      	b.n	400678 <pio_configure_pin_group+0x5c>
  4006e8:	00400481 	.word	0x00400481
  4006ec:	004003f1 	.word	0x004003f1
  4006f0:	004004b3 	.word	0x004004b3

004006f4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4006f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006f8:	4681      	mov	r9, r0
  4006fa:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4006fc:	4b12      	ldr	r3, [pc, #72]	; (400748 <pio_handler_process+0x54>)
  4006fe:	4798      	blx	r3
  400700:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400702:	4648      	mov	r0, r9
  400704:	4b11      	ldr	r3, [pc, #68]	; (40074c <pio_handler_process+0x58>)
  400706:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400708:	4005      	ands	r5, r0
  40070a:	d013      	beq.n	400734 <pio_handler_process+0x40>
  40070c:	4c10      	ldr	r4, [pc, #64]	; (400750 <pio_handler_process+0x5c>)
  40070e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400712:	e003      	b.n	40071c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400714:	42b4      	cmp	r4, r6
  400716:	d00d      	beq.n	400734 <pio_handler_process+0x40>
  400718:	3410      	adds	r4, #16
		while (status != 0) {
  40071a:	b15d      	cbz	r5, 400734 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40071c:	6820      	ldr	r0, [r4, #0]
  40071e:	42b8      	cmp	r0, r7
  400720:	d1f8      	bne.n	400714 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400722:	6861      	ldr	r1, [r4, #4]
  400724:	4229      	tst	r1, r5
  400726:	d0f5      	beq.n	400714 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400728:	68e3      	ldr	r3, [r4, #12]
  40072a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40072c:	6863      	ldr	r3, [r4, #4]
  40072e:	ea25 0503 	bic.w	r5, r5, r3
  400732:	e7ef      	b.n	400714 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400734:	4b07      	ldr	r3, [pc, #28]	; (400754 <pio_handler_process+0x60>)
  400736:	681b      	ldr	r3, [r3, #0]
  400738:	b123      	cbz	r3, 400744 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40073a:	4b07      	ldr	r3, [pc, #28]	; (400758 <pio_handler_process+0x64>)
  40073c:	681b      	ldr	r3, [r3, #0]
  40073e:	b10b      	cbz	r3, 400744 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400740:	4648      	mov	r0, r9
  400742:	4798      	blx	r3
  400744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400748:	004004d9 	.word	0x004004d9
  40074c:	004004dd 	.word	0x004004dd
  400750:	200009dc 	.word	0x200009dc
  400754:	20000a94 	.word	0x20000a94
  400758:	20000a4c 	.word	0x20000a4c

0040075c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40075c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40075e:	210b      	movs	r1, #11
  400760:	4801      	ldr	r0, [pc, #4]	; (400768 <PIOA_Handler+0xc>)
  400762:	4b02      	ldr	r3, [pc, #8]	; (40076c <PIOA_Handler+0x10>)
  400764:	4798      	blx	r3
  400766:	bd08      	pop	{r3, pc}
  400768:	400e0e00 	.word	0x400e0e00
  40076c:	004006f5 	.word	0x004006f5

00400770 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400770:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400772:	210c      	movs	r1, #12
  400774:	4801      	ldr	r0, [pc, #4]	; (40077c <PIOB_Handler+0xc>)
  400776:	4b02      	ldr	r3, [pc, #8]	; (400780 <PIOB_Handler+0x10>)
  400778:	4798      	blx	r3
  40077a:	bd08      	pop	{r3, pc}
  40077c:	400e1000 	.word	0x400e1000
  400780:	004006f5 	.word	0x004006f5

00400784 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400784:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400786:	210d      	movs	r1, #13
  400788:	4801      	ldr	r0, [pc, #4]	; (400790 <PIOC_Handler+0xc>)
  40078a:	4b02      	ldr	r3, [pc, #8]	; (400794 <PIOC_Handler+0x10>)
  40078c:	4798      	blx	r3
  40078e:	bd08      	pop	{r3, pc}
  400790:	400e1200 	.word	0x400e1200
  400794:	004006f5 	.word	0x004006f5

00400798 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400798:	4a17      	ldr	r2, [pc, #92]	; (4007f8 <pmc_switch_mck_to_pllack+0x60>)
  40079a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40079c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4007a0:	4318      	orrs	r0, r3
  4007a2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007a6:	f013 0f08 	tst.w	r3, #8
  4007aa:	d10a      	bne.n	4007c2 <pmc_switch_mck_to_pllack+0x2a>
  4007ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007b0:	4911      	ldr	r1, [pc, #68]	; (4007f8 <pmc_switch_mck_to_pllack+0x60>)
  4007b2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007b4:	f012 0f08 	tst.w	r2, #8
  4007b8:	d103      	bne.n	4007c2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007ba:	3b01      	subs	r3, #1
  4007bc:	d1f9      	bne.n	4007b2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4007be:	2001      	movs	r0, #1
  4007c0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4007c2:	4a0d      	ldr	r2, [pc, #52]	; (4007f8 <pmc_switch_mck_to_pllack+0x60>)
  4007c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007c6:	f023 0303 	bic.w	r3, r3, #3
  4007ca:	f043 0302 	orr.w	r3, r3, #2
  4007ce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007d0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007d2:	f013 0f08 	tst.w	r3, #8
  4007d6:	d10a      	bne.n	4007ee <pmc_switch_mck_to_pllack+0x56>
  4007d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007dc:	4906      	ldr	r1, [pc, #24]	; (4007f8 <pmc_switch_mck_to_pllack+0x60>)
  4007de:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007e0:	f012 0f08 	tst.w	r2, #8
  4007e4:	d105      	bne.n	4007f2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007e6:	3b01      	subs	r3, #1
  4007e8:	d1f9      	bne.n	4007de <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4007ea:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4007ec:	4770      	bx	lr
	return 0;
  4007ee:	2000      	movs	r0, #0
  4007f0:	4770      	bx	lr
  4007f2:	2000      	movs	r0, #0
  4007f4:	4770      	bx	lr
  4007f6:	bf00      	nop
  4007f8:	400e0400 	.word	0x400e0400

004007fc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4007fc:	b9c8      	cbnz	r0, 400832 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4007fe:	4a11      	ldr	r2, [pc, #68]	; (400844 <pmc_switch_mainck_to_xtal+0x48>)
  400800:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400802:	0209      	lsls	r1, r1, #8
  400804:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400806:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40080a:	f023 0303 	bic.w	r3, r3, #3
  40080e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400812:	f043 0301 	orr.w	r3, r3, #1
  400816:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400818:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40081a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40081c:	f013 0f01 	tst.w	r3, #1
  400820:	d0fb      	beq.n	40081a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400822:	4a08      	ldr	r2, [pc, #32]	; (400844 <pmc_switch_mainck_to_xtal+0x48>)
  400824:	6a13      	ldr	r3, [r2, #32]
  400826:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40082a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40082e:	6213      	str	r3, [r2, #32]
  400830:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400832:	4904      	ldr	r1, [pc, #16]	; (400844 <pmc_switch_mainck_to_xtal+0x48>)
  400834:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400836:	4a04      	ldr	r2, [pc, #16]	; (400848 <pmc_switch_mainck_to_xtal+0x4c>)
  400838:	401a      	ands	r2, r3
  40083a:	4b04      	ldr	r3, [pc, #16]	; (40084c <pmc_switch_mainck_to_xtal+0x50>)
  40083c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40083e:	620b      	str	r3, [r1, #32]
  400840:	4770      	bx	lr
  400842:	bf00      	nop
  400844:	400e0400 	.word	0x400e0400
  400848:	fec8fffc 	.word	0xfec8fffc
  40084c:	01370002 	.word	0x01370002

00400850 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400850:	4b02      	ldr	r3, [pc, #8]	; (40085c <pmc_osc_is_ready_mainck+0xc>)
  400852:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400854:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400858:	4770      	bx	lr
  40085a:	bf00      	nop
  40085c:	400e0400 	.word	0x400e0400

00400860 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400860:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400864:	4b01      	ldr	r3, [pc, #4]	; (40086c <pmc_disable_pllack+0xc>)
  400866:	629a      	str	r2, [r3, #40]	; 0x28
  400868:	4770      	bx	lr
  40086a:	bf00      	nop
  40086c:	400e0400 	.word	0x400e0400

00400870 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400870:	4b02      	ldr	r3, [pc, #8]	; (40087c <pmc_is_locked_pllack+0xc>)
  400872:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400874:	f000 0002 	and.w	r0, r0, #2
  400878:	4770      	bx	lr
  40087a:	bf00      	nop
  40087c:	400e0400 	.word	0x400e0400

00400880 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400880:	2822      	cmp	r0, #34	; 0x22
  400882:	d81e      	bhi.n	4008c2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400884:	281f      	cmp	r0, #31
  400886:	d80c      	bhi.n	4008a2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400888:	4b11      	ldr	r3, [pc, #68]	; (4008d0 <pmc_enable_periph_clk+0x50>)
  40088a:	699a      	ldr	r2, [r3, #24]
  40088c:	2301      	movs	r3, #1
  40088e:	4083      	lsls	r3, r0
  400890:	4393      	bics	r3, r2
  400892:	d018      	beq.n	4008c6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400894:	2301      	movs	r3, #1
  400896:	fa03 f000 	lsl.w	r0, r3, r0
  40089a:	4b0d      	ldr	r3, [pc, #52]	; (4008d0 <pmc_enable_periph_clk+0x50>)
  40089c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40089e:	2000      	movs	r0, #0
  4008a0:	4770      	bx	lr
		ul_id -= 32;
  4008a2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4008a4:	4b0a      	ldr	r3, [pc, #40]	; (4008d0 <pmc_enable_periph_clk+0x50>)
  4008a6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4008aa:	2301      	movs	r3, #1
  4008ac:	4083      	lsls	r3, r0
  4008ae:	4393      	bics	r3, r2
  4008b0:	d00b      	beq.n	4008ca <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4008b2:	2301      	movs	r3, #1
  4008b4:	fa03 f000 	lsl.w	r0, r3, r0
  4008b8:	4b05      	ldr	r3, [pc, #20]	; (4008d0 <pmc_enable_periph_clk+0x50>)
  4008ba:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4008be:	2000      	movs	r0, #0
  4008c0:	4770      	bx	lr
		return 1;
  4008c2:	2001      	movs	r0, #1
  4008c4:	4770      	bx	lr
	return 0;
  4008c6:	2000      	movs	r0, #0
  4008c8:	4770      	bx	lr
  4008ca:	2000      	movs	r0, #0
}
  4008cc:	4770      	bx	lr
  4008ce:	bf00      	nop
  4008d0:	400e0400 	.word	0x400e0400

004008d4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4008d4:	e7fe      	b.n	4008d4 <Dummy_Handler>
	...

004008d8 <Reset_Handler>:
{
  4008d8:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4008da:	4b21      	ldr	r3, [pc, #132]	; (400960 <Reset_Handler+0x88>)
  4008dc:	4a21      	ldr	r2, [pc, #132]	; (400964 <Reset_Handler+0x8c>)
  4008de:	429a      	cmp	r2, r3
  4008e0:	d928      	bls.n	400934 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4008e2:	4b21      	ldr	r3, [pc, #132]	; (400968 <Reset_Handler+0x90>)
  4008e4:	4a1e      	ldr	r2, [pc, #120]	; (400960 <Reset_Handler+0x88>)
  4008e6:	429a      	cmp	r2, r3
  4008e8:	d20c      	bcs.n	400904 <Reset_Handler+0x2c>
  4008ea:	3b01      	subs	r3, #1
  4008ec:	1a9b      	subs	r3, r3, r2
  4008ee:	f023 0303 	bic.w	r3, r3, #3
  4008f2:	3304      	adds	r3, #4
  4008f4:	4413      	add	r3, r2
  4008f6:	491b      	ldr	r1, [pc, #108]	; (400964 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4008f8:	f851 0b04 	ldr.w	r0, [r1], #4
  4008fc:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400900:	429a      	cmp	r2, r3
  400902:	d1f9      	bne.n	4008f8 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400904:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  400906:	4b19      	ldr	r3, [pc, #100]	; (40096c <Reset_Handler+0x94>)
  400908:	4a19      	ldr	r2, [pc, #100]	; (400970 <Reset_Handler+0x98>)
  40090a:	429a      	cmp	r2, r3
  40090c:	d20a      	bcs.n	400924 <Reset_Handler+0x4c>
  40090e:	3b01      	subs	r3, #1
  400910:	1a9b      	subs	r3, r3, r2
  400912:	f023 0303 	bic.w	r3, r3, #3
  400916:	3304      	adds	r3, #4
  400918:	4413      	add	r3, r2
		*pDest++ = 0;
  40091a:	2100      	movs	r1, #0
  40091c:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400920:	429a      	cmp	r2, r3
  400922:	d1fb      	bne.n	40091c <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400924:	4b13      	ldr	r3, [pc, #76]	; (400974 <Reset_Handler+0x9c>)
  400926:	4a14      	ldr	r2, [pc, #80]	; (400978 <Reset_Handler+0xa0>)
  400928:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  40092a:	4b14      	ldr	r3, [pc, #80]	; (40097c <Reset_Handler+0xa4>)
  40092c:	4798      	blx	r3
	main();
  40092e:	4b14      	ldr	r3, [pc, #80]	; (400980 <Reset_Handler+0xa8>)
  400930:	4798      	blx	r3
  400932:	e7fe      	b.n	400932 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400934:	4b0a      	ldr	r3, [pc, #40]	; (400960 <Reset_Handler+0x88>)
  400936:	4a0b      	ldr	r2, [pc, #44]	; (400964 <Reset_Handler+0x8c>)
  400938:	429a      	cmp	r2, r3
  40093a:	d2e3      	bcs.n	400904 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40093c:	4b0a      	ldr	r3, [pc, #40]	; (400968 <Reset_Handler+0x90>)
  40093e:	4808      	ldr	r0, [pc, #32]	; (400960 <Reset_Handler+0x88>)
  400940:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400942:	4611      	mov	r1, r2
  400944:	3a04      	subs	r2, #4
  400946:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400948:	2800      	cmp	r0, #0
  40094a:	d0db      	beq.n	400904 <Reset_Handler+0x2c>
  40094c:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400950:	f852 0904 	ldr.w	r0, [r2], #-4
  400954:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400958:	42ca      	cmn	r2, r1
  40095a:	d1f9      	bne.n	400950 <Reset_Handler+0x78>
  40095c:	e7d2      	b.n	400904 <Reset_Handler+0x2c>
  40095e:	bf00      	nop
  400960:	20000000 	.word	0x20000000
  400964:	00404230 	.word	0x00404230
  400968:	200009c0 	.word	0x200009c0
  40096c:	20000ac0 	.word	0x20000ac0
  400970:	200009c0 	.word	0x200009c0
  400974:	e000ed00 	.word	0xe000ed00
  400978:	00400000 	.word	0x00400000
  40097c:	00400dc9 	.word	0x00400dc9
  400980:	00400d19 	.word	0x00400d19

00400984 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400984:	4b3c      	ldr	r3, [pc, #240]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400988:	f003 0303 	and.w	r3, r3, #3
  40098c:	2b03      	cmp	r3, #3
  40098e:	d80e      	bhi.n	4009ae <SystemCoreClockUpdate+0x2a>
  400990:	e8df f003 	tbb	[pc, r3]
  400994:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400998:	4b38      	ldr	r3, [pc, #224]	; (400a7c <SystemCoreClockUpdate+0xf8>)
  40099a:	695b      	ldr	r3, [r3, #20]
  40099c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4009a0:	bf14      	ite	ne
  4009a2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4009a6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4009aa:	4b35      	ldr	r3, [pc, #212]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  4009ac:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4009ae:	4b32      	ldr	r3, [pc, #200]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  4009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009b6:	2b70      	cmp	r3, #112	; 0x70
  4009b8:	d055      	beq.n	400a66 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009ba:	4b2f      	ldr	r3, [pc, #188]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  4009bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4009be:	4930      	ldr	r1, [pc, #192]	; (400a80 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009c0:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4009c4:	680b      	ldr	r3, [r1, #0]
  4009c6:	40d3      	lsrs	r3, r2
  4009c8:	600b      	str	r3, [r1, #0]
  4009ca:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4009cc:	4b2a      	ldr	r3, [pc, #168]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  4009ce:	6a1b      	ldr	r3, [r3, #32]
  4009d0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4009d4:	d003      	beq.n	4009de <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4009d6:	4a2b      	ldr	r2, [pc, #172]	; (400a84 <SystemCoreClockUpdate+0x100>)
  4009d8:	4b29      	ldr	r3, [pc, #164]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  4009da:	601a      	str	r2, [r3, #0]
  4009dc:	e7e7      	b.n	4009ae <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4009de:	4a2a      	ldr	r2, [pc, #168]	; (400a88 <SystemCoreClockUpdate+0x104>)
  4009e0:	4b27      	ldr	r3, [pc, #156]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  4009e2:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4009e4:	4b24      	ldr	r3, [pc, #144]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  4009e6:	6a1b      	ldr	r3, [r3, #32]
  4009e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009ec:	2b10      	cmp	r3, #16
  4009ee:	d005      	beq.n	4009fc <SystemCoreClockUpdate+0x78>
  4009f0:	2b20      	cmp	r3, #32
  4009f2:	d1dc      	bne.n	4009ae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4009f4:	4a23      	ldr	r2, [pc, #140]	; (400a84 <SystemCoreClockUpdate+0x100>)
  4009f6:	4b22      	ldr	r3, [pc, #136]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  4009f8:	601a      	str	r2, [r3, #0]
			break;
  4009fa:	e7d8      	b.n	4009ae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4009fc:	4a23      	ldr	r2, [pc, #140]	; (400a8c <SystemCoreClockUpdate+0x108>)
  4009fe:	4b20      	ldr	r3, [pc, #128]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a00:	601a      	str	r2, [r3, #0]
			break;
  400a02:	e7d4      	b.n	4009ae <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400a04:	4b1c      	ldr	r3, [pc, #112]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400a06:	6a1b      	ldr	r3, [r3, #32]
  400a08:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a0c:	d018      	beq.n	400a40 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400a0e:	4a1d      	ldr	r2, [pc, #116]	; (400a84 <SystemCoreClockUpdate+0x100>)
  400a10:	4b1b      	ldr	r3, [pc, #108]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a12:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400a14:	4b18      	ldr	r3, [pc, #96]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a18:	f003 0303 	and.w	r3, r3, #3
  400a1c:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400a1e:	4a16      	ldr	r2, [pc, #88]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400a20:	bf07      	ittee	eq
  400a22:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400a24:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400a26:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400a28:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400a2a:	4815      	ldr	r0, [pc, #84]	; (400a80 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400a2c:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400a30:	6803      	ldr	r3, [r0, #0]
  400a32:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400a36:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400a38:	fbb3 f3f2 	udiv	r3, r3, r2
  400a3c:	6003      	str	r3, [r0, #0]
  400a3e:	e7b6      	b.n	4009ae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a40:	4a11      	ldr	r2, [pc, #68]	; (400a88 <SystemCoreClockUpdate+0x104>)
  400a42:	4b0f      	ldr	r3, [pc, #60]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a44:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400a46:	4b0c      	ldr	r3, [pc, #48]	; (400a78 <SystemCoreClockUpdate+0xf4>)
  400a48:	6a1b      	ldr	r3, [r3, #32]
  400a4a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a4e:	2b10      	cmp	r3, #16
  400a50:	d005      	beq.n	400a5e <SystemCoreClockUpdate+0xda>
  400a52:	2b20      	cmp	r3, #32
  400a54:	d1de      	bne.n	400a14 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400a56:	4a0b      	ldr	r2, [pc, #44]	; (400a84 <SystemCoreClockUpdate+0x100>)
  400a58:	4b09      	ldr	r3, [pc, #36]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a5a:	601a      	str	r2, [r3, #0]
					break;
  400a5c:	e7da      	b.n	400a14 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400a5e:	4a0b      	ldr	r2, [pc, #44]	; (400a8c <SystemCoreClockUpdate+0x108>)
  400a60:	4b07      	ldr	r3, [pc, #28]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a62:	601a      	str	r2, [r3, #0]
					break;
  400a64:	e7d6      	b.n	400a14 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400a66:	4a06      	ldr	r2, [pc, #24]	; (400a80 <SystemCoreClockUpdate+0xfc>)
  400a68:	6813      	ldr	r3, [r2, #0]
  400a6a:	4909      	ldr	r1, [pc, #36]	; (400a90 <SystemCoreClockUpdate+0x10c>)
  400a6c:	fba1 1303 	umull	r1, r3, r1, r3
  400a70:	085b      	lsrs	r3, r3, #1
  400a72:	6013      	str	r3, [r2, #0]
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	400e0400 	.word	0x400e0400
  400a7c:	400e1410 	.word	0x400e1410
  400a80:	20000000 	.word	0x20000000
  400a84:	00b71b00 	.word	0x00b71b00
  400a88:	003d0900 	.word	0x003d0900
  400a8c:	007a1200 	.word	0x007a1200
  400a90:	aaaaaaab 	.word	0xaaaaaaab

00400a94 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400a94:	4b1a      	ldr	r3, [pc, #104]	; (400b00 <system_init_flash+0x6c>)
  400a96:	4298      	cmp	r0, r3
  400a98:	d914      	bls.n	400ac4 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400a9a:	4b1a      	ldr	r3, [pc, #104]	; (400b04 <system_init_flash+0x70>)
  400a9c:	4298      	cmp	r0, r3
  400a9e:	d919      	bls.n	400ad4 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400aa0:	4b19      	ldr	r3, [pc, #100]	; (400b08 <system_init_flash+0x74>)
  400aa2:	4298      	cmp	r0, r3
  400aa4:	d91d      	bls.n	400ae2 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400aa6:	4b19      	ldr	r3, [pc, #100]	; (400b0c <system_init_flash+0x78>)
  400aa8:	4298      	cmp	r0, r3
  400aaa:	d921      	bls.n	400af0 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400aac:	4b18      	ldr	r3, [pc, #96]	; (400b10 <system_init_flash+0x7c>)
  400aae:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400ab0:	bf94      	ite	ls
  400ab2:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400ab6:	4b17      	ldrhi	r3, [pc, #92]	; (400b14 <system_init_flash+0x80>)
  400ab8:	4a17      	ldr	r2, [pc, #92]	; (400b18 <system_init_flash+0x84>)
  400aba:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400abc:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ac0:	6013      	str	r3, [r2, #0]
  400ac2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400ac4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400ac8:	4a13      	ldr	r2, [pc, #76]	; (400b18 <system_init_flash+0x84>)
  400aca:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400acc:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ad0:	6013      	str	r3, [r2, #0]
  400ad2:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ad4:	4b11      	ldr	r3, [pc, #68]	; (400b1c <system_init_flash+0x88>)
  400ad6:	4a10      	ldr	r2, [pc, #64]	; (400b18 <system_init_flash+0x84>)
  400ad8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ada:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ade:	6013      	str	r3, [r2, #0]
  400ae0:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ae2:	4b0f      	ldr	r3, [pc, #60]	; (400b20 <system_init_flash+0x8c>)
  400ae4:	4a0c      	ldr	r2, [pc, #48]	; (400b18 <system_init_flash+0x84>)
  400ae6:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ae8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400aec:	6013      	str	r3, [r2, #0]
  400aee:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400af0:	4b0c      	ldr	r3, [pc, #48]	; (400b24 <system_init_flash+0x90>)
  400af2:	4a09      	ldr	r2, [pc, #36]	; (400b18 <system_init_flash+0x84>)
  400af4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400af6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400afa:	6013      	str	r3, [r2, #0]
  400afc:	4770      	bx	lr
  400afe:	bf00      	nop
  400b00:	01312cff 	.word	0x01312cff
  400b04:	026259ff 	.word	0x026259ff
  400b08:	039386ff 	.word	0x039386ff
  400b0c:	04c4b3ff 	.word	0x04c4b3ff
  400b10:	05f5e0ff 	.word	0x05f5e0ff
  400b14:	04000500 	.word	0x04000500
  400b18:	400e0a00 	.word	0x400e0a00
  400b1c:	04000100 	.word	0x04000100
  400b20:	04000200 	.word	0x04000200
  400b24:	04000300 	.word	0x04000300

00400b28 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400b28:	4b0a      	ldr	r3, [pc, #40]	; (400b54 <_sbrk+0x2c>)
  400b2a:	681b      	ldr	r3, [r3, #0]
  400b2c:	b153      	cbz	r3, 400b44 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400b2e:	4b09      	ldr	r3, [pc, #36]	; (400b54 <_sbrk+0x2c>)
  400b30:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400b32:	181a      	adds	r2, r3, r0
  400b34:	4908      	ldr	r1, [pc, #32]	; (400b58 <_sbrk+0x30>)
  400b36:	4291      	cmp	r1, r2
  400b38:	db08      	blt.n	400b4c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400b3a:	4610      	mov	r0, r2
  400b3c:	4a05      	ldr	r2, [pc, #20]	; (400b54 <_sbrk+0x2c>)
  400b3e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400b40:	4618      	mov	r0, r3
  400b42:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400b44:	4a05      	ldr	r2, [pc, #20]	; (400b5c <_sbrk+0x34>)
  400b46:	4b03      	ldr	r3, [pc, #12]	; (400b54 <_sbrk+0x2c>)
  400b48:	601a      	str	r2, [r3, #0]
  400b4a:	e7f0      	b.n	400b2e <_sbrk+0x6>
		return (caddr_t) -1;	
  400b4c:	f04f 30ff 	mov.w	r0, #4294967295
}
  400b50:	4770      	bx	lr
  400b52:	bf00      	nop
  400b54:	20000a50 	.word	0x20000a50
  400b58:	20027ffc 	.word	0x20027ffc
  400b5c:	20003ac0 	.word	0x20003ac0

00400b60 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400b60:	f04f 30ff 	mov.w	r0, #4294967295
  400b64:	4770      	bx	lr

00400b66 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400b66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400b6a:	604b      	str	r3, [r1, #4]

	return 0;
}
  400b6c:	2000      	movs	r0, #0
  400b6e:	4770      	bx	lr

00400b70 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400b70:	2001      	movs	r0, #1
  400b72:	4770      	bx	lr

00400b74 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400b74:	2000      	movs	r0, #0
  400b76:	4770      	bx	lr

00400b78 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400b78:	b5f0      	push	{r4, r5, r6, r7, lr}
  400b7a:	b083      	sub	sp, #12
  400b7c:	4605      	mov	r5, r0
  400b7e:	460c      	mov	r4, r1
	uint32_t val = 0;
  400b80:	2300      	movs	r3, #0
  400b82:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b84:	4b18      	ldr	r3, [pc, #96]	; (400be8 <usart_serial_getchar+0x70>)
  400b86:	4298      	cmp	r0, r3
  400b88:	d00a      	beq.n	400ba0 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b8a:	4b18      	ldr	r3, [pc, #96]	; (400bec <usart_serial_getchar+0x74>)
  400b8c:	4298      	cmp	r0, r3
  400b8e:	d00f      	beq.n	400bb0 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b90:	4b17      	ldr	r3, [pc, #92]	; (400bf0 <usart_serial_getchar+0x78>)
  400b92:	4298      	cmp	r0, r3
  400b94:	d014      	beq.n	400bc0 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b96:	4b17      	ldr	r3, [pc, #92]	; (400bf4 <usart_serial_getchar+0x7c>)
  400b98:	429d      	cmp	r5, r3
  400b9a:	d01b      	beq.n	400bd4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400b9c:	b003      	add	sp, #12
  400b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400ba0:	461f      	mov	r7, r3
  400ba2:	4e15      	ldr	r6, [pc, #84]	; (400bf8 <usart_serial_getchar+0x80>)
  400ba4:	4621      	mov	r1, r4
  400ba6:	4638      	mov	r0, r7
  400ba8:	47b0      	blx	r6
  400baa:	2800      	cmp	r0, #0
  400bac:	d1fa      	bne.n	400ba4 <usart_serial_getchar+0x2c>
  400bae:	e7f2      	b.n	400b96 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400bb0:	461e      	mov	r6, r3
  400bb2:	4d11      	ldr	r5, [pc, #68]	; (400bf8 <usart_serial_getchar+0x80>)
  400bb4:	4621      	mov	r1, r4
  400bb6:	4630      	mov	r0, r6
  400bb8:	47a8      	blx	r5
  400bba:	2800      	cmp	r0, #0
  400bbc:	d1fa      	bne.n	400bb4 <usart_serial_getchar+0x3c>
  400bbe:	e7ed      	b.n	400b9c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400bc0:	461e      	mov	r6, r3
  400bc2:	4d0e      	ldr	r5, [pc, #56]	; (400bfc <usart_serial_getchar+0x84>)
  400bc4:	a901      	add	r1, sp, #4
  400bc6:	4630      	mov	r0, r6
  400bc8:	47a8      	blx	r5
  400bca:	2800      	cmp	r0, #0
  400bcc:	d1fa      	bne.n	400bc4 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  400bce:	9b01      	ldr	r3, [sp, #4]
  400bd0:	7023      	strb	r3, [r4, #0]
  400bd2:	e7e3      	b.n	400b9c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400bd4:	461e      	mov	r6, r3
  400bd6:	4d09      	ldr	r5, [pc, #36]	; (400bfc <usart_serial_getchar+0x84>)
  400bd8:	a901      	add	r1, sp, #4
  400bda:	4630      	mov	r0, r6
  400bdc:	47a8      	blx	r5
  400bde:	2800      	cmp	r0, #0
  400be0:	d1fa      	bne.n	400bd8 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  400be2:	9b01      	ldr	r3, [sp, #4]
  400be4:	7023      	strb	r3, [r4, #0]
}
  400be6:	e7d9      	b.n	400b9c <usart_serial_getchar+0x24>
  400be8:	400e0600 	.word	0x400e0600
  400bec:	400e0800 	.word	0x400e0800
  400bf0:	40024000 	.word	0x40024000
  400bf4:	40028000 	.word	0x40028000
  400bf8:	00400237 	.word	0x00400237
  400bfc:	004001d9 	.word	0x004001d9

00400c00 <usart_serial_putchar>:
{
  400c00:	b570      	push	{r4, r5, r6, lr}
  400c02:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400c04:	4b18      	ldr	r3, [pc, #96]	; (400c68 <usart_serial_putchar+0x68>)
  400c06:	4298      	cmp	r0, r3
  400c08:	d00a      	beq.n	400c20 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400c0a:	4b18      	ldr	r3, [pc, #96]	; (400c6c <usart_serial_putchar+0x6c>)
  400c0c:	4298      	cmp	r0, r3
  400c0e:	d010      	beq.n	400c32 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400c10:	4b17      	ldr	r3, [pc, #92]	; (400c70 <usart_serial_putchar+0x70>)
  400c12:	4298      	cmp	r0, r3
  400c14:	d016      	beq.n	400c44 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400c16:	4b17      	ldr	r3, [pc, #92]	; (400c74 <usart_serial_putchar+0x74>)
  400c18:	4298      	cmp	r0, r3
  400c1a:	d01c      	beq.n	400c56 <usart_serial_putchar+0x56>
	return 0;
  400c1c:	2000      	movs	r0, #0
}
  400c1e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400c20:	461e      	mov	r6, r3
  400c22:	4d15      	ldr	r5, [pc, #84]	; (400c78 <usart_serial_putchar+0x78>)
  400c24:	4621      	mov	r1, r4
  400c26:	4630      	mov	r0, r6
  400c28:	47a8      	blx	r5
  400c2a:	2800      	cmp	r0, #0
  400c2c:	d1fa      	bne.n	400c24 <usart_serial_putchar+0x24>
		return 1;
  400c2e:	2001      	movs	r0, #1
  400c30:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400c32:	461e      	mov	r6, r3
  400c34:	4d10      	ldr	r5, [pc, #64]	; (400c78 <usart_serial_putchar+0x78>)
  400c36:	4621      	mov	r1, r4
  400c38:	4630      	mov	r0, r6
  400c3a:	47a8      	blx	r5
  400c3c:	2800      	cmp	r0, #0
  400c3e:	d1fa      	bne.n	400c36 <usart_serial_putchar+0x36>
		return 1;
  400c40:	2001      	movs	r0, #1
  400c42:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400c44:	461e      	mov	r6, r3
  400c46:	4d0d      	ldr	r5, [pc, #52]	; (400c7c <usart_serial_putchar+0x7c>)
  400c48:	4621      	mov	r1, r4
  400c4a:	4630      	mov	r0, r6
  400c4c:	47a8      	blx	r5
  400c4e:	2800      	cmp	r0, #0
  400c50:	d1fa      	bne.n	400c48 <usart_serial_putchar+0x48>
		return 1;
  400c52:	2001      	movs	r0, #1
  400c54:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400c56:	461e      	mov	r6, r3
  400c58:	4d08      	ldr	r5, [pc, #32]	; (400c7c <usart_serial_putchar+0x7c>)
  400c5a:	4621      	mov	r1, r4
  400c5c:	4630      	mov	r0, r6
  400c5e:	47a8      	blx	r5
  400c60:	2800      	cmp	r0, #0
  400c62:	d1fa      	bne.n	400c5a <usart_serial_putchar+0x5a>
		return 1;
  400c64:	2001      	movs	r0, #1
  400c66:	bd70      	pop	{r4, r5, r6, pc}
  400c68:	400e0600 	.word	0x400e0600
  400c6c:	400e0800 	.word	0x400e0800
  400c70:	40024000 	.word	0x40024000
  400c74:	40028000 	.word	0x40028000
  400c78:	00400227 	.word	0x00400227
  400c7c:	004001c5 	.word	0x004001c5

00400c80 <inicializacao_UART>:
#define CONF_UART_PARITY       US_MR_PAR_NO			//sem paridade
#define CONF_UART_STOP_BITS    US_MR_NBSTOP_1_BIT	// 1 stop bit



void inicializacao_UART (void){
  400c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c84:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400c86:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400d14 <inicializacao_UART+0x94>
  400c8a:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400c8e:	4c16      	ldr	r4, [pc, #88]	; (400ce8 <inicializacao_UART+0x68>)
  400c90:	6823      	ldr	r3, [r4, #0]
  400c92:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400c94:	68a3      	ldr	r3, [r4, #8]
  400c96:	9303      	str	r3, [sp, #12]
  400c98:	2008      	movs	r0, #8
  400c9a:	4f14      	ldr	r7, [pc, #80]	; (400cec <inicializacao_UART+0x6c>)
  400c9c:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  400c9e:	4d14      	ldr	r5, [pc, #80]	; (400cf0 <inicializacao_UART+0x70>)
  400ca0:	a901      	add	r1, sp, #4
  400ca2:	4628      	mov	r0, r5
  400ca4:	4e13      	ldr	r6, [pc, #76]	; (400cf4 <inicializacao_UART+0x74>)
  400ca6:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400ca8:	4b13      	ldr	r3, [pc, #76]	; (400cf8 <inicializacao_UART+0x78>)
  400caa:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400cac:	4a13      	ldr	r2, [pc, #76]	; (400cfc <inicializacao_UART+0x7c>)
  400cae:	4b14      	ldr	r3, [pc, #80]	; (400d00 <inicializacao_UART+0x80>)
  400cb0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400cb2:	4a14      	ldr	r2, [pc, #80]	; (400d04 <inicializacao_UART+0x84>)
  400cb4:	4b14      	ldr	r3, [pc, #80]	; (400d08 <inicializacao_UART+0x88>)
  400cb6:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400cb8:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400cbc:	6823      	ldr	r3, [r4, #0]
  400cbe:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400cc0:	68a3      	ldr	r3, [r4, #8]
  400cc2:	9303      	str	r3, [sp, #12]
  400cc4:	2008      	movs	r0, #8
  400cc6:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  400cc8:	a901      	add	r1, sp, #4
  400cca:	4628      	mov	r0, r5
  400ccc:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400cce:	4d0f      	ldr	r5, [pc, #60]	; (400d0c <inicializacao_UART+0x8c>)
  400cd0:	682b      	ldr	r3, [r5, #0]
  400cd2:	2100      	movs	r1, #0
  400cd4:	6898      	ldr	r0, [r3, #8]
  400cd6:	4c0e      	ldr	r4, [pc, #56]	; (400d10 <inicializacao_UART+0x90>)
  400cd8:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400cda:	682b      	ldr	r3, [r5, #0]
  400cdc:	2100      	movs	r1, #0
  400cde:	6858      	ldr	r0, [r3, #4]
  400ce0:	47a0      	blx	r4
	 };
	
	usart_serial_init((Usart *)CONF_UART, &usart_options);
	
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  400ce2:	b004      	add	sp, #16
  400ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ce8:	20000004 	.word	0x20000004
  400cec:	00400881 	.word	0x00400881
  400cf0:	400e0600 	.word	0x400e0600
  400cf4:	004001f1 	.word	0x004001f1
  400cf8:	20000a90 	.word	0x20000a90
  400cfc:	00400c01 	.word	0x00400c01
  400d00:	20000a8c 	.word	0x20000a8c
  400d04:	00400b79 	.word	0x00400b79
  400d08:	20000a88 	.word	0x20000a88
  400d0c:	20000014 	.word	0x20000014
  400d10:	00400fbd 	.word	0x00400fbd
  400d14:	07270e00 	.word	0x07270e00

00400d18 <main>:


int main (void)
{
  400d18:	b570      	push	{r4, r5, r6, lr}
	//unsigned char received_byte;
	unsigned char key;
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  400d1a:	4b1b      	ldr	r3, [pc, #108]	; (400d88 <main+0x70>)
  400d1c:	4798      	blx	r3
	board_init();
  400d1e:	4b1b      	ldr	r3, [pc, #108]	; (400d8c <main+0x74>)
  400d20:	4798      	blx	r3
	
	inicializacao_UART();
  400d22:	4b1b      	ldr	r3, [pc, #108]	; (400d90 <main+0x78>)
  400d24:	4798      	blx	r3
	
	puts("Hello serial."); //puts() escreve a string para o terminal e no final adiciona \n -> nova linha
  400d26:	481b      	ldr	r0, [pc, #108]	; (400d94 <main+0x7c>)
  400d28:	4c1b      	ldr	r4, [pc, #108]	; (400d98 <main+0x80>)
  400d2a:	47a0      	blx	r4
	printf("teste valor %i", 10);
  400d2c:	210a      	movs	r1, #10
  400d2e:	481b      	ldr	r0, [pc, #108]	; (400d9c <main+0x84>)
  400d30:	4d1b      	ldr	r5, [pc, #108]	; (400da0 <main+0x88>)
  400d32:	47a8      	blx	r5
	puts("Para onde foi?\r");  //\r volta para o incio da linha
  400d34:	481b      	ldr	r0, [pc, #108]	; (400da4 <main+0x8c>)
  400d36:	47a0      	blx	r4
	
	// usando \r -> carriage return -> volta para o incio da linha
	
	puts("Hello serial 2. \r"); //puts() escreve a string para o terminal e no final adiciona \n-> nova linha
  400d38:	481b      	ldr	r0, [pc, #108]	; (400da8 <main+0x90>)
  400d3a:	47a0      	blx	r4
	printf("teste valor %i \n\r", 11);
  400d3c:	210b      	movs	r1, #11
  400d3e:	481b      	ldr	r0, [pc, #108]	; (400dac <main+0x94>)
  400d40:	47a8      	blx	r5
	
	
	while(1){
		
		
		puts("Prontos para terem a vida facilitada novamente? 1: SIM, 2: NAO\r");
  400d42:	4e1b      	ldr	r6, [pc, #108]	; (400db0 <main+0x98>)
		key = getchar(); //usart_serial_getchar((Usart *)CONF_UART, &key); //Alternativa sem o stdio
  400d44:	4d1b      	ldr	r5, [pc, #108]	; (400db4 <main+0x9c>)
  400d46:	e006      	b.n	400d56 <main+0x3e>
  400d48:	6841      	ldr	r1, [r0, #4]
  400d4a:	4b1b      	ldr	r3, [pc, #108]	; (400db8 <main+0xa0>)
  400d4c:	4798      	blx	r3
  400d4e:	b2c1      	uxtb	r1, r0
  400d50:	e00f      	b.n	400d72 <main+0x5a>
		switch (key) {
			case '1':
				puts("Ja imaginava.\r");
  400d52:	481a      	ldr	r0, [pc, #104]	; (400dbc <main+0xa4>)
  400d54:	47a0      	blx	r4
		puts("Prontos para terem a vida facilitada novamente? 1: SIM, 2: NAO\r");
  400d56:	4630      	mov	r0, r6
  400d58:	47a0      	blx	r4
		key = getchar(); //usart_serial_getchar((Usart *)CONF_UART, &key); //Alternativa sem o stdio
  400d5a:	6828      	ldr	r0, [r5, #0]
  400d5c:	6842      	ldr	r2, [r0, #4]
  400d5e:	6853      	ldr	r3, [r2, #4]
  400d60:	3b01      	subs	r3, #1
  400d62:	6053      	str	r3, [r2, #4]
  400d64:	2b00      	cmp	r3, #0
  400d66:	dbef      	blt.n	400d48 <main+0x30>
  400d68:	6842      	ldr	r2, [r0, #4]
  400d6a:	6813      	ldr	r3, [r2, #0]
  400d6c:	1c59      	adds	r1, r3, #1
  400d6e:	6011      	str	r1, [r2, #0]
  400d70:	7819      	ldrb	r1, [r3, #0]
		switch (key) {
  400d72:	2931      	cmp	r1, #49	; 0x31
  400d74:	d0ed      	beq.n	400d52 <main+0x3a>
  400d76:	2932      	cmp	r1, #50	; 0x32
  400d78:	d003      	beq.n	400d82 <main+0x6a>
			break;
			case '2':
				puts("CLAPs.\r");
			break;
			default:
				printf("Opcao nao definida: %d \n\r", key); // imprime o valor decimal da Tabela ASCII do caracter
  400d7a:	4811      	ldr	r0, [pc, #68]	; (400dc0 <main+0xa8>)
  400d7c:	4b08      	ldr	r3, [pc, #32]	; (400da0 <main+0x88>)
  400d7e:	4798      	blx	r3
  400d80:	e7e9      	b.n	400d56 <main+0x3e>
				puts("CLAPs.\r");
  400d82:	4810      	ldr	r0, [pc, #64]	; (400dc4 <main+0xac>)
  400d84:	47a0      	blx	r4
			break;
  400d86:	e7e6      	b.n	400d56 <main+0x3e>
  400d88:	00400249 	.word	0x00400249
  400d8c:	004002ad 	.word	0x004002ad
  400d90:	00400c81 	.word	0x00400c81
  400d94:	00403fd0 	.word	0x00403fd0
  400d98:	00400f79 	.word	0x00400f79
  400d9c:	00403fe0 	.word	0x00403fe0
  400da0:	00400e19 	.word	0x00400e19
  400da4:	00403ff0 	.word	0x00403ff0
  400da8:	00404000 	.word	0x00404000
  400dac:	00404014 	.word	0x00404014
  400db0:	00404028 	.word	0x00404028
  400db4:	20000014 	.word	0x20000014
  400db8:	00400f89 	.word	0x00400f89
  400dbc:	00404068 	.word	0x00404068
  400dc0:	00404080 	.word	0x00404080
  400dc4:	00404078 	.word	0x00404078

00400dc8 <__libc_init_array>:
  400dc8:	b570      	push	{r4, r5, r6, lr}
  400dca:	4e0f      	ldr	r6, [pc, #60]	; (400e08 <__libc_init_array+0x40>)
  400dcc:	4d0f      	ldr	r5, [pc, #60]	; (400e0c <__libc_init_array+0x44>)
  400dce:	1b76      	subs	r6, r6, r5
  400dd0:	10b6      	asrs	r6, r6, #2
  400dd2:	bf18      	it	ne
  400dd4:	2400      	movne	r4, #0
  400dd6:	d005      	beq.n	400de4 <__libc_init_array+0x1c>
  400dd8:	3401      	adds	r4, #1
  400dda:	f855 3b04 	ldr.w	r3, [r5], #4
  400dde:	4798      	blx	r3
  400de0:	42a6      	cmp	r6, r4
  400de2:	d1f9      	bne.n	400dd8 <__libc_init_array+0x10>
  400de4:	4e0a      	ldr	r6, [pc, #40]	; (400e10 <__libc_init_array+0x48>)
  400de6:	4d0b      	ldr	r5, [pc, #44]	; (400e14 <__libc_init_array+0x4c>)
  400de8:	1b76      	subs	r6, r6, r5
  400dea:	f003 fa0b 	bl	404204 <_init>
  400dee:	10b6      	asrs	r6, r6, #2
  400df0:	bf18      	it	ne
  400df2:	2400      	movne	r4, #0
  400df4:	d006      	beq.n	400e04 <__libc_init_array+0x3c>
  400df6:	3401      	adds	r4, #1
  400df8:	f855 3b04 	ldr.w	r3, [r5], #4
  400dfc:	4798      	blx	r3
  400dfe:	42a6      	cmp	r6, r4
  400e00:	d1f9      	bne.n	400df6 <__libc_init_array+0x2e>
  400e02:	bd70      	pop	{r4, r5, r6, pc}
  400e04:	bd70      	pop	{r4, r5, r6, pc}
  400e06:	bf00      	nop
  400e08:	00404210 	.word	0x00404210
  400e0c:	00404210 	.word	0x00404210
  400e10:	00404218 	.word	0x00404218
  400e14:	00404210 	.word	0x00404210

00400e18 <iprintf>:
  400e18:	b40f      	push	{r0, r1, r2, r3}
  400e1a:	b500      	push	{lr}
  400e1c:	4907      	ldr	r1, [pc, #28]	; (400e3c <iprintf+0x24>)
  400e1e:	b083      	sub	sp, #12
  400e20:	ab04      	add	r3, sp, #16
  400e22:	6808      	ldr	r0, [r1, #0]
  400e24:	f853 2b04 	ldr.w	r2, [r3], #4
  400e28:	6881      	ldr	r1, [r0, #8]
  400e2a:	9301      	str	r3, [sp, #4]
  400e2c:	f000 fa56 	bl	4012dc <_vfiprintf_r>
  400e30:	b003      	add	sp, #12
  400e32:	f85d eb04 	ldr.w	lr, [sp], #4
  400e36:	b004      	add	sp, #16
  400e38:	4770      	bx	lr
  400e3a:	bf00      	nop
  400e3c:	20000014 	.word	0x20000014

00400e40 <memset>:
  400e40:	b470      	push	{r4, r5, r6}
  400e42:	0786      	lsls	r6, r0, #30
  400e44:	d046      	beq.n	400ed4 <memset+0x94>
  400e46:	1e54      	subs	r4, r2, #1
  400e48:	2a00      	cmp	r2, #0
  400e4a:	d041      	beq.n	400ed0 <memset+0x90>
  400e4c:	b2ca      	uxtb	r2, r1
  400e4e:	4603      	mov	r3, r0
  400e50:	e002      	b.n	400e58 <memset+0x18>
  400e52:	f114 34ff 	adds.w	r4, r4, #4294967295
  400e56:	d33b      	bcc.n	400ed0 <memset+0x90>
  400e58:	f803 2b01 	strb.w	r2, [r3], #1
  400e5c:	079d      	lsls	r5, r3, #30
  400e5e:	d1f8      	bne.n	400e52 <memset+0x12>
  400e60:	2c03      	cmp	r4, #3
  400e62:	d92e      	bls.n	400ec2 <memset+0x82>
  400e64:	b2cd      	uxtb	r5, r1
  400e66:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400e6a:	2c0f      	cmp	r4, #15
  400e6c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400e70:	d919      	bls.n	400ea6 <memset+0x66>
  400e72:	f103 0210 	add.w	r2, r3, #16
  400e76:	4626      	mov	r6, r4
  400e78:	3e10      	subs	r6, #16
  400e7a:	2e0f      	cmp	r6, #15
  400e7c:	f842 5c10 	str.w	r5, [r2, #-16]
  400e80:	f842 5c0c 	str.w	r5, [r2, #-12]
  400e84:	f842 5c08 	str.w	r5, [r2, #-8]
  400e88:	f842 5c04 	str.w	r5, [r2, #-4]
  400e8c:	f102 0210 	add.w	r2, r2, #16
  400e90:	d8f2      	bhi.n	400e78 <memset+0x38>
  400e92:	f1a4 0210 	sub.w	r2, r4, #16
  400e96:	f022 020f 	bic.w	r2, r2, #15
  400e9a:	f004 040f 	and.w	r4, r4, #15
  400e9e:	3210      	adds	r2, #16
  400ea0:	2c03      	cmp	r4, #3
  400ea2:	4413      	add	r3, r2
  400ea4:	d90d      	bls.n	400ec2 <memset+0x82>
  400ea6:	461e      	mov	r6, r3
  400ea8:	4622      	mov	r2, r4
  400eaa:	3a04      	subs	r2, #4
  400eac:	2a03      	cmp	r2, #3
  400eae:	f846 5b04 	str.w	r5, [r6], #4
  400eb2:	d8fa      	bhi.n	400eaa <memset+0x6a>
  400eb4:	1f22      	subs	r2, r4, #4
  400eb6:	f022 0203 	bic.w	r2, r2, #3
  400eba:	3204      	adds	r2, #4
  400ebc:	4413      	add	r3, r2
  400ebe:	f004 0403 	and.w	r4, r4, #3
  400ec2:	b12c      	cbz	r4, 400ed0 <memset+0x90>
  400ec4:	b2c9      	uxtb	r1, r1
  400ec6:	441c      	add	r4, r3
  400ec8:	f803 1b01 	strb.w	r1, [r3], #1
  400ecc:	429c      	cmp	r4, r3
  400ece:	d1fb      	bne.n	400ec8 <memset+0x88>
  400ed0:	bc70      	pop	{r4, r5, r6}
  400ed2:	4770      	bx	lr
  400ed4:	4614      	mov	r4, r2
  400ed6:	4603      	mov	r3, r0
  400ed8:	e7c2      	b.n	400e60 <memset+0x20>
  400eda:	bf00      	nop

00400edc <_puts_r>:
  400edc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ede:	4605      	mov	r5, r0
  400ee0:	b089      	sub	sp, #36	; 0x24
  400ee2:	4608      	mov	r0, r1
  400ee4:	460c      	mov	r4, r1
  400ee6:	f000 f94b 	bl	401180 <strlen>
  400eea:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400eec:	4f21      	ldr	r7, [pc, #132]	; (400f74 <_puts_r+0x98>)
  400eee:	9404      	str	r4, [sp, #16]
  400ef0:	2601      	movs	r6, #1
  400ef2:	1c44      	adds	r4, r0, #1
  400ef4:	a904      	add	r1, sp, #16
  400ef6:	2202      	movs	r2, #2
  400ef8:	9403      	str	r4, [sp, #12]
  400efa:	9005      	str	r0, [sp, #20]
  400efc:	68ac      	ldr	r4, [r5, #8]
  400efe:	9706      	str	r7, [sp, #24]
  400f00:	9607      	str	r6, [sp, #28]
  400f02:	9101      	str	r1, [sp, #4]
  400f04:	9202      	str	r2, [sp, #8]
  400f06:	b353      	cbz	r3, 400f5e <_puts_r+0x82>
  400f08:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400f0a:	f013 0f01 	tst.w	r3, #1
  400f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f12:	b29a      	uxth	r2, r3
  400f14:	d101      	bne.n	400f1a <_puts_r+0x3e>
  400f16:	0590      	lsls	r0, r2, #22
  400f18:	d525      	bpl.n	400f66 <_puts_r+0x8a>
  400f1a:	0491      	lsls	r1, r2, #18
  400f1c:	d406      	bmi.n	400f2c <_puts_r+0x50>
  400f1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  400f20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  400f24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  400f28:	81a3      	strh	r3, [r4, #12]
  400f2a:	6662      	str	r2, [r4, #100]	; 0x64
  400f2c:	4628      	mov	r0, r5
  400f2e:	aa01      	add	r2, sp, #4
  400f30:	4621      	mov	r1, r4
  400f32:	f001 fbe7 	bl	402704 <__sfvwrite_r>
  400f36:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400f38:	2800      	cmp	r0, #0
  400f3a:	bf0c      	ite	eq
  400f3c:	250a      	moveq	r5, #10
  400f3e:	f04f 35ff 	movne.w	r5, #4294967295
  400f42:	07da      	lsls	r2, r3, #31
  400f44:	d402      	bmi.n	400f4c <_puts_r+0x70>
  400f46:	89a3      	ldrh	r3, [r4, #12]
  400f48:	059b      	lsls	r3, r3, #22
  400f4a:	d502      	bpl.n	400f52 <_puts_r+0x76>
  400f4c:	4628      	mov	r0, r5
  400f4e:	b009      	add	sp, #36	; 0x24
  400f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400f52:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400f54:	f001 fdb2 	bl	402abc <__retarget_lock_release_recursive>
  400f58:	4628      	mov	r0, r5
  400f5a:	b009      	add	sp, #36	; 0x24
  400f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400f5e:	4628      	mov	r0, r5
  400f60:	f001 f9c4 	bl	4022ec <__sinit>
  400f64:	e7d0      	b.n	400f08 <_puts_r+0x2c>
  400f66:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400f68:	f001 fda6 	bl	402ab8 <__retarget_lock_acquire_recursive>
  400f6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f70:	b29a      	uxth	r2, r3
  400f72:	e7d2      	b.n	400f1a <_puts_r+0x3e>
  400f74:	004040a0 	.word	0x004040a0

00400f78 <puts>:
  400f78:	4b02      	ldr	r3, [pc, #8]	; (400f84 <puts+0xc>)
  400f7a:	4601      	mov	r1, r0
  400f7c:	6818      	ldr	r0, [r3, #0]
  400f7e:	f7ff bfad 	b.w	400edc <_puts_r>
  400f82:	bf00      	nop
  400f84:	20000014 	.word	0x20000014

00400f88 <__srget_r>:
  400f88:	b538      	push	{r3, r4, r5, lr}
  400f8a:	460c      	mov	r4, r1
  400f8c:	4605      	mov	r5, r0
  400f8e:	b108      	cbz	r0, 400f94 <__srget_r+0xc>
  400f90:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400f92:	b163      	cbz	r3, 400fae <__srget_r+0x26>
  400f94:	4628      	mov	r0, r5
  400f96:	4621      	mov	r1, r4
  400f98:	f002 fbe4 	bl	403764 <__srefill_r>
  400f9c:	b950      	cbnz	r0, 400fb4 <__srget_r+0x2c>
  400f9e:	e894 000c 	ldmia.w	r4, {r2, r3}
  400fa2:	3b01      	subs	r3, #1
  400fa4:	1c51      	adds	r1, r2, #1
  400fa6:	e884 000a 	stmia.w	r4, {r1, r3}
  400faa:	7810      	ldrb	r0, [r2, #0]
  400fac:	bd38      	pop	{r3, r4, r5, pc}
  400fae:	f001 f99d 	bl	4022ec <__sinit>
  400fb2:	e7ef      	b.n	400f94 <__srget_r+0xc>
  400fb4:	f04f 30ff 	mov.w	r0, #4294967295
  400fb8:	bd38      	pop	{r3, r4, r5, pc}
  400fba:	bf00      	nop

00400fbc <setbuf>:
  400fbc:	2900      	cmp	r1, #0
  400fbe:	bf0c      	ite	eq
  400fc0:	2202      	moveq	r2, #2
  400fc2:	2200      	movne	r2, #0
  400fc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400fc8:	f000 b800 	b.w	400fcc <setvbuf>

00400fcc <setvbuf>:
  400fcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400fd0:	4c61      	ldr	r4, [pc, #388]	; (401158 <setvbuf+0x18c>)
  400fd2:	6825      	ldr	r5, [r4, #0]
  400fd4:	b083      	sub	sp, #12
  400fd6:	4604      	mov	r4, r0
  400fd8:	460f      	mov	r7, r1
  400fda:	4690      	mov	r8, r2
  400fdc:	461e      	mov	r6, r3
  400fde:	b115      	cbz	r5, 400fe6 <setvbuf+0x1a>
  400fe0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400fe2:	2b00      	cmp	r3, #0
  400fe4:	d064      	beq.n	4010b0 <setvbuf+0xe4>
  400fe6:	f1b8 0f02 	cmp.w	r8, #2
  400fea:	d006      	beq.n	400ffa <setvbuf+0x2e>
  400fec:	f1b8 0f01 	cmp.w	r8, #1
  400ff0:	f200 809f 	bhi.w	401132 <setvbuf+0x166>
  400ff4:	2e00      	cmp	r6, #0
  400ff6:	f2c0 809c 	blt.w	401132 <setvbuf+0x166>
  400ffa:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400ffc:	07d8      	lsls	r0, r3, #31
  400ffe:	d534      	bpl.n	40106a <setvbuf+0x9e>
  401000:	4621      	mov	r1, r4
  401002:	4628      	mov	r0, r5
  401004:	f001 f908 	bl	402218 <_fflush_r>
  401008:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40100a:	b141      	cbz	r1, 40101e <setvbuf+0x52>
  40100c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401010:	4299      	cmp	r1, r3
  401012:	d002      	beq.n	40101a <setvbuf+0x4e>
  401014:	4628      	mov	r0, r5
  401016:	f001 fa8f 	bl	402538 <_free_r>
  40101a:	2300      	movs	r3, #0
  40101c:	6323      	str	r3, [r4, #48]	; 0x30
  40101e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401022:	2200      	movs	r2, #0
  401024:	61a2      	str	r2, [r4, #24]
  401026:	6062      	str	r2, [r4, #4]
  401028:	061a      	lsls	r2, r3, #24
  40102a:	d43a      	bmi.n	4010a2 <setvbuf+0xd6>
  40102c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401030:	f023 0303 	bic.w	r3, r3, #3
  401034:	f1b8 0f02 	cmp.w	r8, #2
  401038:	81a3      	strh	r3, [r4, #12]
  40103a:	d01d      	beq.n	401078 <setvbuf+0xac>
  40103c:	ab01      	add	r3, sp, #4
  40103e:	466a      	mov	r2, sp
  401040:	4621      	mov	r1, r4
  401042:	4628      	mov	r0, r5
  401044:	f001 fd3c 	bl	402ac0 <__swhatbuf_r>
  401048:	89a3      	ldrh	r3, [r4, #12]
  40104a:	4318      	orrs	r0, r3
  40104c:	81a0      	strh	r0, [r4, #12]
  40104e:	2e00      	cmp	r6, #0
  401050:	d132      	bne.n	4010b8 <setvbuf+0xec>
  401052:	9e00      	ldr	r6, [sp, #0]
  401054:	4630      	mov	r0, r6
  401056:	f001 fdab 	bl	402bb0 <malloc>
  40105a:	4607      	mov	r7, r0
  40105c:	2800      	cmp	r0, #0
  40105e:	d06b      	beq.n	401138 <setvbuf+0x16c>
  401060:	89a3      	ldrh	r3, [r4, #12]
  401062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401066:	81a3      	strh	r3, [r4, #12]
  401068:	e028      	b.n	4010bc <setvbuf+0xf0>
  40106a:	89a3      	ldrh	r3, [r4, #12]
  40106c:	0599      	lsls	r1, r3, #22
  40106e:	d4c7      	bmi.n	401000 <setvbuf+0x34>
  401070:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401072:	f001 fd21 	bl	402ab8 <__retarget_lock_acquire_recursive>
  401076:	e7c3      	b.n	401000 <setvbuf+0x34>
  401078:	2500      	movs	r5, #0
  40107a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40107c:	2600      	movs	r6, #0
  40107e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401082:	f043 0302 	orr.w	r3, r3, #2
  401086:	2001      	movs	r0, #1
  401088:	60a6      	str	r6, [r4, #8]
  40108a:	07ce      	lsls	r6, r1, #31
  40108c:	81a3      	strh	r3, [r4, #12]
  40108e:	6022      	str	r2, [r4, #0]
  401090:	6122      	str	r2, [r4, #16]
  401092:	6160      	str	r0, [r4, #20]
  401094:	d401      	bmi.n	40109a <setvbuf+0xce>
  401096:	0598      	lsls	r0, r3, #22
  401098:	d53e      	bpl.n	401118 <setvbuf+0x14c>
  40109a:	4628      	mov	r0, r5
  40109c:	b003      	add	sp, #12
  40109e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4010a2:	6921      	ldr	r1, [r4, #16]
  4010a4:	4628      	mov	r0, r5
  4010a6:	f001 fa47 	bl	402538 <_free_r>
  4010aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4010ae:	e7bd      	b.n	40102c <setvbuf+0x60>
  4010b0:	4628      	mov	r0, r5
  4010b2:	f001 f91b 	bl	4022ec <__sinit>
  4010b6:	e796      	b.n	400fe6 <setvbuf+0x1a>
  4010b8:	2f00      	cmp	r7, #0
  4010ba:	d0cb      	beq.n	401054 <setvbuf+0x88>
  4010bc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4010be:	2b00      	cmp	r3, #0
  4010c0:	d033      	beq.n	40112a <setvbuf+0x15e>
  4010c2:	9b00      	ldr	r3, [sp, #0]
  4010c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4010c8:	6027      	str	r7, [r4, #0]
  4010ca:	429e      	cmp	r6, r3
  4010cc:	bf1c      	itt	ne
  4010ce:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4010d2:	81a2      	strhne	r2, [r4, #12]
  4010d4:	f1b8 0f01 	cmp.w	r8, #1
  4010d8:	bf04      	itt	eq
  4010da:	f042 0201 	orreq.w	r2, r2, #1
  4010de:	81a2      	strheq	r2, [r4, #12]
  4010e0:	b292      	uxth	r2, r2
  4010e2:	f012 0308 	ands.w	r3, r2, #8
  4010e6:	6127      	str	r7, [r4, #16]
  4010e8:	6166      	str	r6, [r4, #20]
  4010ea:	d00e      	beq.n	40110a <setvbuf+0x13e>
  4010ec:	07d1      	lsls	r1, r2, #31
  4010ee:	d51a      	bpl.n	401126 <setvbuf+0x15a>
  4010f0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4010f2:	4276      	negs	r6, r6
  4010f4:	2300      	movs	r3, #0
  4010f6:	f015 0501 	ands.w	r5, r5, #1
  4010fa:	61a6      	str	r6, [r4, #24]
  4010fc:	60a3      	str	r3, [r4, #8]
  4010fe:	d009      	beq.n	401114 <setvbuf+0x148>
  401100:	2500      	movs	r5, #0
  401102:	4628      	mov	r0, r5
  401104:	b003      	add	sp, #12
  401106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40110a:	60a3      	str	r3, [r4, #8]
  40110c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40110e:	f015 0501 	ands.w	r5, r5, #1
  401112:	d1f5      	bne.n	401100 <setvbuf+0x134>
  401114:	0593      	lsls	r3, r2, #22
  401116:	d4c0      	bmi.n	40109a <setvbuf+0xce>
  401118:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40111a:	f001 fccf 	bl	402abc <__retarget_lock_release_recursive>
  40111e:	4628      	mov	r0, r5
  401120:	b003      	add	sp, #12
  401122:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401126:	60a6      	str	r6, [r4, #8]
  401128:	e7f0      	b.n	40110c <setvbuf+0x140>
  40112a:	4628      	mov	r0, r5
  40112c:	f001 f8de 	bl	4022ec <__sinit>
  401130:	e7c7      	b.n	4010c2 <setvbuf+0xf6>
  401132:	f04f 35ff 	mov.w	r5, #4294967295
  401136:	e7b0      	b.n	40109a <setvbuf+0xce>
  401138:	f8dd 9000 	ldr.w	r9, [sp]
  40113c:	45b1      	cmp	r9, r6
  40113e:	d004      	beq.n	40114a <setvbuf+0x17e>
  401140:	4648      	mov	r0, r9
  401142:	f001 fd35 	bl	402bb0 <malloc>
  401146:	4607      	mov	r7, r0
  401148:	b920      	cbnz	r0, 401154 <setvbuf+0x188>
  40114a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40114e:	f04f 35ff 	mov.w	r5, #4294967295
  401152:	e792      	b.n	40107a <setvbuf+0xae>
  401154:	464e      	mov	r6, r9
  401156:	e783      	b.n	401060 <setvbuf+0x94>
  401158:	20000014 	.word	0x20000014
	...

00401180 <strlen>:
  401180:	f890 f000 	pld	[r0]
  401184:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401188:	f020 0107 	bic.w	r1, r0, #7
  40118c:	f06f 0c00 	mvn.w	ip, #0
  401190:	f010 0407 	ands.w	r4, r0, #7
  401194:	f891 f020 	pld	[r1, #32]
  401198:	f040 8049 	bne.w	40122e <strlen+0xae>
  40119c:	f04f 0400 	mov.w	r4, #0
  4011a0:	f06f 0007 	mvn.w	r0, #7
  4011a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4011a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4011ac:	f100 0008 	add.w	r0, r0, #8
  4011b0:	fa82 f24c 	uadd8	r2, r2, ip
  4011b4:	faa4 f28c 	sel	r2, r4, ip
  4011b8:	fa83 f34c 	uadd8	r3, r3, ip
  4011bc:	faa2 f38c 	sel	r3, r2, ip
  4011c0:	bb4b      	cbnz	r3, 401216 <strlen+0x96>
  4011c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4011c6:	fa82 f24c 	uadd8	r2, r2, ip
  4011ca:	f100 0008 	add.w	r0, r0, #8
  4011ce:	faa4 f28c 	sel	r2, r4, ip
  4011d2:	fa83 f34c 	uadd8	r3, r3, ip
  4011d6:	faa2 f38c 	sel	r3, r2, ip
  4011da:	b9e3      	cbnz	r3, 401216 <strlen+0x96>
  4011dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4011e0:	fa82 f24c 	uadd8	r2, r2, ip
  4011e4:	f100 0008 	add.w	r0, r0, #8
  4011e8:	faa4 f28c 	sel	r2, r4, ip
  4011ec:	fa83 f34c 	uadd8	r3, r3, ip
  4011f0:	faa2 f38c 	sel	r3, r2, ip
  4011f4:	b97b      	cbnz	r3, 401216 <strlen+0x96>
  4011f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4011fa:	f101 0120 	add.w	r1, r1, #32
  4011fe:	fa82 f24c 	uadd8	r2, r2, ip
  401202:	f100 0008 	add.w	r0, r0, #8
  401206:	faa4 f28c 	sel	r2, r4, ip
  40120a:	fa83 f34c 	uadd8	r3, r3, ip
  40120e:	faa2 f38c 	sel	r3, r2, ip
  401212:	2b00      	cmp	r3, #0
  401214:	d0c6      	beq.n	4011a4 <strlen+0x24>
  401216:	2a00      	cmp	r2, #0
  401218:	bf04      	itt	eq
  40121a:	3004      	addeq	r0, #4
  40121c:	461a      	moveq	r2, r3
  40121e:	ba12      	rev	r2, r2
  401220:	fab2 f282 	clz	r2, r2
  401224:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401228:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40122c:	4770      	bx	lr
  40122e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401232:	f004 0503 	and.w	r5, r4, #3
  401236:	f1c4 0000 	rsb	r0, r4, #0
  40123a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40123e:	f014 0f04 	tst.w	r4, #4
  401242:	f891 f040 	pld	[r1, #64]	; 0x40
  401246:	fa0c f505 	lsl.w	r5, ip, r5
  40124a:	ea62 0205 	orn	r2, r2, r5
  40124e:	bf1c      	itt	ne
  401250:	ea63 0305 	ornne	r3, r3, r5
  401254:	4662      	movne	r2, ip
  401256:	f04f 0400 	mov.w	r4, #0
  40125a:	e7a9      	b.n	4011b0 <strlen+0x30>

0040125c <__sprint_r.part.0>:
  40125c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401260:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401262:	049c      	lsls	r4, r3, #18
  401264:	4693      	mov	fp, r2
  401266:	d52f      	bpl.n	4012c8 <__sprint_r.part.0+0x6c>
  401268:	6893      	ldr	r3, [r2, #8]
  40126a:	6812      	ldr	r2, [r2, #0]
  40126c:	b353      	cbz	r3, 4012c4 <__sprint_r.part.0+0x68>
  40126e:	460e      	mov	r6, r1
  401270:	4607      	mov	r7, r0
  401272:	f102 0908 	add.w	r9, r2, #8
  401276:	e919 0420 	ldmdb	r9, {r5, sl}
  40127a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40127e:	d017      	beq.n	4012b0 <__sprint_r.part.0+0x54>
  401280:	3d04      	subs	r5, #4
  401282:	2400      	movs	r4, #0
  401284:	e001      	b.n	40128a <__sprint_r.part.0+0x2e>
  401286:	45a0      	cmp	r8, r4
  401288:	d010      	beq.n	4012ac <__sprint_r.part.0+0x50>
  40128a:	4632      	mov	r2, r6
  40128c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401290:	4638      	mov	r0, r7
  401292:	f001 f8cd 	bl	402430 <_fputwc_r>
  401296:	1c43      	adds	r3, r0, #1
  401298:	f104 0401 	add.w	r4, r4, #1
  40129c:	d1f3      	bne.n	401286 <__sprint_r.part.0+0x2a>
  40129e:	2300      	movs	r3, #0
  4012a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4012a4:	f8cb 3004 	str.w	r3, [fp, #4]
  4012a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4012b0:	f02a 0a03 	bic.w	sl, sl, #3
  4012b4:	eba3 030a 	sub.w	r3, r3, sl
  4012b8:	f8cb 3008 	str.w	r3, [fp, #8]
  4012bc:	f109 0908 	add.w	r9, r9, #8
  4012c0:	2b00      	cmp	r3, #0
  4012c2:	d1d8      	bne.n	401276 <__sprint_r.part.0+0x1a>
  4012c4:	2000      	movs	r0, #0
  4012c6:	e7ea      	b.n	40129e <__sprint_r.part.0+0x42>
  4012c8:	f001 fa1c 	bl	402704 <__sfvwrite_r>
  4012cc:	2300      	movs	r3, #0
  4012ce:	f8cb 3008 	str.w	r3, [fp, #8]
  4012d2:	f8cb 3004 	str.w	r3, [fp, #4]
  4012d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012da:	bf00      	nop

004012dc <_vfiprintf_r>:
  4012dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4012e0:	b0ad      	sub	sp, #180	; 0xb4
  4012e2:	461d      	mov	r5, r3
  4012e4:	468b      	mov	fp, r1
  4012e6:	4690      	mov	r8, r2
  4012e8:	9307      	str	r3, [sp, #28]
  4012ea:	9006      	str	r0, [sp, #24]
  4012ec:	b118      	cbz	r0, 4012f6 <_vfiprintf_r+0x1a>
  4012ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4012f0:	2b00      	cmp	r3, #0
  4012f2:	f000 80f3 	beq.w	4014dc <_vfiprintf_r+0x200>
  4012f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4012fa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4012fe:	07df      	lsls	r7, r3, #31
  401300:	b281      	uxth	r1, r0
  401302:	d402      	bmi.n	40130a <_vfiprintf_r+0x2e>
  401304:	058e      	lsls	r6, r1, #22
  401306:	f140 80fc 	bpl.w	401502 <_vfiprintf_r+0x226>
  40130a:	048c      	lsls	r4, r1, #18
  40130c:	d40a      	bmi.n	401324 <_vfiprintf_r+0x48>
  40130e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401312:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401316:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40131a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40131e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401322:	b289      	uxth	r1, r1
  401324:	0708      	lsls	r0, r1, #28
  401326:	f140 80b3 	bpl.w	401490 <_vfiprintf_r+0x1b4>
  40132a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40132e:	2b00      	cmp	r3, #0
  401330:	f000 80ae 	beq.w	401490 <_vfiprintf_r+0x1b4>
  401334:	f001 031a 	and.w	r3, r1, #26
  401338:	2b0a      	cmp	r3, #10
  40133a:	f000 80b5 	beq.w	4014a8 <_vfiprintf_r+0x1cc>
  40133e:	2300      	movs	r3, #0
  401340:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401344:	930b      	str	r3, [sp, #44]	; 0x2c
  401346:	9311      	str	r3, [sp, #68]	; 0x44
  401348:	9310      	str	r3, [sp, #64]	; 0x40
  40134a:	9303      	str	r3, [sp, #12]
  40134c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401350:	46ca      	mov	sl, r9
  401352:	f8cd b010 	str.w	fp, [sp, #16]
  401356:	f898 3000 	ldrb.w	r3, [r8]
  40135a:	4644      	mov	r4, r8
  40135c:	b1fb      	cbz	r3, 40139e <_vfiprintf_r+0xc2>
  40135e:	2b25      	cmp	r3, #37	; 0x25
  401360:	d102      	bne.n	401368 <_vfiprintf_r+0x8c>
  401362:	e01c      	b.n	40139e <_vfiprintf_r+0xc2>
  401364:	2b25      	cmp	r3, #37	; 0x25
  401366:	d003      	beq.n	401370 <_vfiprintf_r+0x94>
  401368:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40136c:	2b00      	cmp	r3, #0
  40136e:	d1f9      	bne.n	401364 <_vfiprintf_r+0x88>
  401370:	eba4 0508 	sub.w	r5, r4, r8
  401374:	b19d      	cbz	r5, 40139e <_vfiprintf_r+0xc2>
  401376:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401378:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40137a:	f8ca 8000 	str.w	r8, [sl]
  40137e:	3301      	adds	r3, #1
  401380:	442a      	add	r2, r5
  401382:	2b07      	cmp	r3, #7
  401384:	f8ca 5004 	str.w	r5, [sl, #4]
  401388:	9211      	str	r2, [sp, #68]	; 0x44
  40138a:	9310      	str	r3, [sp, #64]	; 0x40
  40138c:	dd7a      	ble.n	401484 <_vfiprintf_r+0x1a8>
  40138e:	2a00      	cmp	r2, #0
  401390:	f040 84b0 	bne.w	401cf4 <_vfiprintf_r+0xa18>
  401394:	9b03      	ldr	r3, [sp, #12]
  401396:	9210      	str	r2, [sp, #64]	; 0x40
  401398:	442b      	add	r3, r5
  40139a:	46ca      	mov	sl, r9
  40139c:	9303      	str	r3, [sp, #12]
  40139e:	7823      	ldrb	r3, [r4, #0]
  4013a0:	2b00      	cmp	r3, #0
  4013a2:	f000 83e0 	beq.w	401b66 <_vfiprintf_r+0x88a>
  4013a6:	2000      	movs	r0, #0
  4013a8:	f04f 0300 	mov.w	r3, #0
  4013ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4013b0:	f104 0801 	add.w	r8, r4, #1
  4013b4:	7862      	ldrb	r2, [r4, #1]
  4013b6:	4605      	mov	r5, r0
  4013b8:	4606      	mov	r6, r0
  4013ba:	4603      	mov	r3, r0
  4013bc:	f04f 34ff 	mov.w	r4, #4294967295
  4013c0:	f108 0801 	add.w	r8, r8, #1
  4013c4:	f1a2 0120 	sub.w	r1, r2, #32
  4013c8:	2958      	cmp	r1, #88	; 0x58
  4013ca:	f200 82de 	bhi.w	40198a <_vfiprintf_r+0x6ae>
  4013ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4013d2:	0221      	.short	0x0221
  4013d4:	02dc02dc 	.word	0x02dc02dc
  4013d8:	02dc0229 	.word	0x02dc0229
  4013dc:	02dc02dc 	.word	0x02dc02dc
  4013e0:	02dc02dc 	.word	0x02dc02dc
  4013e4:	028902dc 	.word	0x028902dc
  4013e8:	02dc0295 	.word	0x02dc0295
  4013ec:	02bd00a2 	.word	0x02bd00a2
  4013f0:	019f02dc 	.word	0x019f02dc
  4013f4:	01a401a4 	.word	0x01a401a4
  4013f8:	01a401a4 	.word	0x01a401a4
  4013fc:	01a401a4 	.word	0x01a401a4
  401400:	01a401a4 	.word	0x01a401a4
  401404:	02dc01a4 	.word	0x02dc01a4
  401408:	02dc02dc 	.word	0x02dc02dc
  40140c:	02dc02dc 	.word	0x02dc02dc
  401410:	02dc02dc 	.word	0x02dc02dc
  401414:	02dc02dc 	.word	0x02dc02dc
  401418:	01b202dc 	.word	0x01b202dc
  40141c:	02dc02dc 	.word	0x02dc02dc
  401420:	02dc02dc 	.word	0x02dc02dc
  401424:	02dc02dc 	.word	0x02dc02dc
  401428:	02dc02dc 	.word	0x02dc02dc
  40142c:	02dc02dc 	.word	0x02dc02dc
  401430:	02dc0197 	.word	0x02dc0197
  401434:	02dc02dc 	.word	0x02dc02dc
  401438:	02dc02dc 	.word	0x02dc02dc
  40143c:	02dc019b 	.word	0x02dc019b
  401440:	025302dc 	.word	0x025302dc
  401444:	02dc02dc 	.word	0x02dc02dc
  401448:	02dc02dc 	.word	0x02dc02dc
  40144c:	02dc02dc 	.word	0x02dc02dc
  401450:	02dc02dc 	.word	0x02dc02dc
  401454:	02dc02dc 	.word	0x02dc02dc
  401458:	021b025a 	.word	0x021b025a
  40145c:	02dc02dc 	.word	0x02dc02dc
  401460:	026e02dc 	.word	0x026e02dc
  401464:	02dc021b 	.word	0x02dc021b
  401468:	027302dc 	.word	0x027302dc
  40146c:	01f502dc 	.word	0x01f502dc
  401470:	02090182 	.word	0x02090182
  401474:	02dc02d7 	.word	0x02dc02d7
  401478:	02dc029a 	.word	0x02dc029a
  40147c:	02dc00a7 	.word	0x02dc00a7
  401480:	022e02dc 	.word	0x022e02dc
  401484:	f10a 0a08 	add.w	sl, sl, #8
  401488:	9b03      	ldr	r3, [sp, #12]
  40148a:	442b      	add	r3, r5
  40148c:	9303      	str	r3, [sp, #12]
  40148e:	e786      	b.n	40139e <_vfiprintf_r+0xc2>
  401490:	4659      	mov	r1, fp
  401492:	9806      	ldr	r0, [sp, #24]
  401494:	f000 fdac 	bl	401ff0 <__swsetup_r>
  401498:	bb18      	cbnz	r0, 4014e2 <_vfiprintf_r+0x206>
  40149a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40149e:	f001 031a 	and.w	r3, r1, #26
  4014a2:	2b0a      	cmp	r3, #10
  4014a4:	f47f af4b 	bne.w	40133e <_vfiprintf_r+0x62>
  4014a8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4014ac:	2b00      	cmp	r3, #0
  4014ae:	f6ff af46 	blt.w	40133e <_vfiprintf_r+0x62>
  4014b2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4014b6:	07db      	lsls	r3, r3, #31
  4014b8:	d405      	bmi.n	4014c6 <_vfiprintf_r+0x1ea>
  4014ba:	058f      	lsls	r7, r1, #22
  4014bc:	d403      	bmi.n	4014c6 <_vfiprintf_r+0x1ea>
  4014be:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4014c2:	f001 fafb 	bl	402abc <__retarget_lock_release_recursive>
  4014c6:	462b      	mov	r3, r5
  4014c8:	4642      	mov	r2, r8
  4014ca:	4659      	mov	r1, fp
  4014cc:	9806      	ldr	r0, [sp, #24]
  4014ce:	f000 fd4d 	bl	401f6c <__sbprintf>
  4014d2:	9003      	str	r0, [sp, #12]
  4014d4:	9803      	ldr	r0, [sp, #12]
  4014d6:	b02d      	add	sp, #180	; 0xb4
  4014d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014dc:	f000 ff06 	bl	4022ec <__sinit>
  4014e0:	e709      	b.n	4012f6 <_vfiprintf_r+0x1a>
  4014e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4014e6:	07d9      	lsls	r1, r3, #31
  4014e8:	d404      	bmi.n	4014f4 <_vfiprintf_r+0x218>
  4014ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4014ee:	059a      	lsls	r2, r3, #22
  4014f0:	f140 84aa 	bpl.w	401e48 <_vfiprintf_r+0xb6c>
  4014f4:	f04f 33ff 	mov.w	r3, #4294967295
  4014f8:	9303      	str	r3, [sp, #12]
  4014fa:	9803      	ldr	r0, [sp, #12]
  4014fc:	b02d      	add	sp, #180	; 0xb4
  4014fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401502:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401506:	f001 fad7 	bl	402ab8 <__retarget_lock_acquire_recursive>
  40150a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40150e:	b281      	uxth	r1, r0
  401510:	e6fb      	b.n	40130a <_vfiprintf_r+0x2e>
  401512:	4276      	negs	r6, r6
  401514:	9207      	str	r2, [sp, #28]
  401516:	f043 0304 	orr.w	r3, r3, #4
  40151a:	f898 2000 	ldrb.w	r2, [r8]
  40151e:	e74f      	b.n	4013c0 <_vfiprintf_r+0xe4>
  401520:	9608      	str	r6, [sp, #32]
  401522:	069e      	lsls	r6, r3, #26
  401524:	f100 8450 	bmi.w	401dc8 <_vfiprintf_r+0xaec>
  401528:	9907      	ldr	r1, [sp, #28]
  40152a:	06dd      	lsls	r5, r3, #27
  40152c:	460a      	mov	r2, r1
  40152e:	f100 83ef 	bmi.w	401d10 <_vfiprintf_r+0xa34>
  401532:	0658      	lsls	r0, r3, #25
  401534:	f140 83ec 	bpl.w	401d10 <_vfiprintf_r+0xa34>
  401538:	880e      	ldrh	r6, [r1, #0]
  40153a:	3104      	adds	r1, #4
  40153c:	2700      	movs	r7, #0
  40153e:	2201      	movs	r2, #1
  401540:	9107      	str	r1, [sp, #28]
  401542:	f04f 0100 	mov.w	r1, #0
  401546:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40154a:	2500      	movs	r5, #0
  40154c:	1c61      	adds	r1, r4, #1
  40154e:	f000 8116 	beq.w	40177e <_vfiprintf_r+0x4a2>
  401552:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401556:	9102      	str	r1, [sp, #8]
  401558:	ea56 0107 	orrs.w	r1, r6, r7
  40155c:	f040 8114 	bne.w	401788 <_vfiprintf_r+0x4ac>
  401560:	2c00      	cmp	r4, #0
  401562:	f040 835c 	bne.w	401c1e <_vfiprintf_r+0x942>
  401566:	2a00      	cmp	r2, #0
  401568:	f040 83b7 	bne.w	401cda <_vfiprintf_r+0x9fe>
  40156c:	f013 0301 	ands.w	r3, r3, #1
  401570:	9305      	str	r3, [sp, #20]
  401572:	f000 8457 	beq.w	401e24 <_vfiprintf_r+0xb48>
  401576:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40157a:	2330      	movs	r3, #48	; 0x30
  40157c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401580:	9b05      	ldr	r3, [sp, #20]
  401582:	42a3      	cmp	r3, r4
  401584:	bfb8      	it	lt
  401586:	4623      	movlt	r3, r4
  401588:	9301      	str	r3, [sp, #4]
  40158a:	b10d      	cbz	r5, 401590 <_vfiprintf_r+0x2b4>
  40158c:	3301      	adds	r3, #1
  40158e:	9301      	str	r3, [sp, #4]
  401590:	9b02      	ldr	r3, [sp, #8]
  401592:	f013 0302 	ands.w	r3, r3, #2
  401596:	9309      	str	r3, [sp, #36]	; 0x24
  401598:	d002      	beq.n	4015a0 <_vfiprintf_r+0x2c4>
  40159a:	9b01      	ldr	r3, [sp, #4]
  40159c:	3302      	adds	r3, #2
  40159e:	9301      	str	r3, [sp, #4]
  4015a0:	9b02      	ldr	r3, [sp, #8]
  4015a2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4015a6:	930a      	str	r3, [sp, #40]	; 0x28
  4015a8:	f040 8217 	bne.w	4019da <_vfiprintf_r+0x6fe>
  4015ac:	9b08      	ldr	r3, [sp, #32]
  4015ae:	9a01      	ldr	r2, [sp, #4]
  4015b0:	1a9d      	subs	r5, r3, r2
  4015b2:	2d00      	cmp	r5, #0
  4015b4:	f340 8211 	ble.w	4019da <_vfiprintf_r+0x6fe>
  4015b8:	2d10      	cmp	r5, #16
  4015ba:	f340 8490 	ble.w	401ede <_vfiprintf_r+0xc02>
  4015be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4015c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4015c2:	4ec4      	ldr	r6, [pc, #784]	; (4018d4 <_vfiprintf_r+0x5f8>)
  4015c4:	46d6      	mov	lr, sl
  4015c6:	2710      	movs	r7, #16
  4015c8:	46a2      	mov	sl, r4
  4015ca:	4619      	mov	r1, r3
  4015cc:	9c06      	ldr	r4, [sp, #24]
  4015ce:	e007      	b.n	4015e0 <_vfiprintf_r+0x304>
  4015d0:	f101 0c02 	add.w	ip, r1, #2
  4015d4:	f10e 0e08 	add.w	lr, lr, #8
  4015d8:	4601      	mov	r1, r0
  4015da:	3d10      	subs	r5, #16
  4015dc:	2d10      	cmp	r5, #16
  4015de:	dd11      	ble.n	401604 <_vfiprintf_r+0x328>
  4015e0:	1c48      	adds	r0, r1, #1
  4015e2:	3210      	adds	r2, #16
  4015e4:	2807      	cmp	r0, #7
  4015e6:	9211      	str	r2, [sp, #68]	; 0x44
  4015e8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4015ec:	9010      	str	r0, [sp, #64]	; 0x40
  4015ee:	ddef      	ble.n	4015d0 <_vfiprintf_r+0x2f4>
  4015f0:	2a00      	cmp	r2, #0
  4015f2:	f040 81e4 	bne.w	4019be <_vfiprintf_r+0x6e2>
  4015f6:	3d10      	subs	r5, #16
  4015f8:	2d10      	cmp	r5, #16
  4015fa:	4611      	mov	r1, r2
  4015fc:	f04f 0c01 	mov.w	ip, #1
  401600:	46ce      	mov	lr, r9
  401602:	dced      	bgt.n	4015e0 <_vfiprintf_r+0x304>
  401604:	4654      	mov	r4, sl
  401606:	4661      	mov	r1, ip
  401608:	46f2      	mov	sl, lr
  40160a:	442a      	add	r2, r5
  40160c:	2907      	cmp	r1, #7
  40160e:	9211      	str	r2, [sp, #68]	; 0x44
  401610:	f8ca 6000 	str.w	r6, [sl]
  401614:	f8ca 5004 	str.w	r5, [sl, #4]
  401618:	9110      	str	r1, [sp, #64]	; 0x40
  40161a:	f300 82ec 	bgt.w	401bf6 <_vfiprintf_r+0x91a>
  40161e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401622:	f10a 0a08 	add.w	sl, sl, #8
  401626:	1c48      	adds	r0, r1, #1
  401628:	2d00      	cmp	r5, #0
  40162a:	f040 81de 	bne.w	4019ea <_vfiprintf_r+0x70e>
  40162e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401630:	2b00      	cmp	r3, #0
  401632:	f000 81f8 	beq.w	401a26 <_vfiprintf_r+0x74a>
  401636:	3202      	adds	r2, #2
  401638:	a90e      	add	r1, sp, #56	; 0x38
  40163a:	2302      	movs	r3, #2
  40163c:	2807      	cmp	r0, #7
  40163e:	9211      	str	r2, [sp, #68]	; 0x44
  401640:	9010      	str	r0, [sp, #64]	; 0x40
  401642:	e88a 000a 	stmia.w	sl, {r1, r3}
  401646:	f340 81ea 	ble.w	401a1e <_vfiprintf_r+0x742>
  40164a:	2a00      	cmp	r2, #0
  40164c:	f040 838c 	bne.w	401d68 <_vfiprintf_r+0xa8c>
  401650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401652:	2b80      	cmp	r3, #128	; 0x80
  401654:	f04f 0001 	mov.w	r0, #1
  401658:	4611      	mov	r1, r2
  40165a:	46ca      	mov	sl, r9
  40165c:	f040 81e7 	bne.w	401a2e <_vfiprintf_r+0x752>
  401660:	9b08      	ldr	r3, [sp, #32]
  401662:	9d01      	ldr	r5, [sp, #4]
  401664:	1b5e      	subs	r6, r3, r5
  401666:	2e00      	cmp	r6, #0
  401668:	f340 81e1 	ble.w	401a2e <_vfiprintf_r+0x752>
  40166c:	2e10      	cmp	r6, #16
  40166e:	4d9a      	ldr	r5, [pc, #616]	; (4018d8 <_vfiprintf_r+0x5fc>)
  401670:	f340 8450 	ble.w	401f14 <_vfiprintf_r+0xc38>
  401674:	46d4      	mov	ip, sl
  401676:	2710      	movs	r7, #16
  401678:	46a2      	mov	sl, r4
  40167a:	9c06      	ldr	r4, [sp, #24]
  40167c:	e007      	b.n	40168e <_vfiprintf_r+0x3b2>
  40167e:	f101 0e02 	add.w	lr, r1, #2
  401682:	f10c 0c08 	add.w	ip, ip, #8
  401686:	4601      	mov	r1, r0
  401688:	3e10      	subs	r6, #16
  40168a:	2e10      	cmp	r6, #16
  40168c:	dd11      	ble.n	4016b2 <_vfiprintf_r+0x3d6>
  40168e:	1c48      	adds	r0, r1, #1
  401690:	3210      	adds	r2, #16
  401692:	2807      	cmp	r0, #7
  401694:	9211      	str	r2, [sp, #68]	; 0x44
  401696:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40169a:	9010      	str	r0, [sp, #64]	; 0x40
  40169c:	ddef      	ble.n	40167e <_vfiprintf_r+0x3a2>
  40169e:	2a00      	cmp	r2, #0
  4016a0:	f040 829d 	bne.w	401bde <_vfiprintf_r+0x902>
  4016a4:	3e10      	subs	r6, #16
  4016a6:	2e10      	cmp	r6, #16
  4016a8:	f04f 0e01 	mov.w	lr, #1
  4016ac:	4611      	mov	r1, r2
  4016ae:	46cc      	mov	ip, r9
  4016b0:	dced      	bgt.n	40168e <_vfiprintf_r+0x3b2>
  4016b2:	4654      	mov	r4, sl
  4016b4:	46e2      	mov	sl, ip
  4016b6:	4432      	add	r2, r6
  4016b8:	f1be 0f07 	cmp.w	lr, #7
  4016bc:	9211      	str	r2, [sp, #68]	; 0x44
  4016be:	e88a 0060 	stmia.w	sl, {r5, r6}
  4016c2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4016c6:	f300 8369 	bgt.w	401d9c <_vfiprintf_r+0xac0>
  4016ca:	f10a 0a08 	add.w	sl, sl, #8
  4016ce:	f10e 0001 	add.w	r0, lr, #1
  4016d2:	4671      	mov	r1, lr
  4016d4:	e1ab      	b.n	401a2e <_vfiprintf_r+0x752>
  4016d6:	9608      	str	r6, [sp, #32]
  4016d8:	f013 0220 	ands.w	r2, r3, #32
  4016dc:	f040 838c 	bne.w	401df8 <_vfiprintf_r+0xb1c>
  4016e0:	f013 0110 	ands.w	r1, r3, #16
  4016e4:	f040 831a 	bne.w	401d1c <_vfiprintf_r+0xa40>
  4016e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4016ec:	f000 8316 	beq.w	401d1c <_vfiprintf_r+0xa40>
  4016f0:	9807      	ldr	r0, [sp, #28]
  4016f2:	460a      	mov	r2, r1
  4016f4:	4601      	mov	r1, r0
  4016f6:	3104      	adds	r1, #4
  4016f8:	8806      	ldrh	r6, [r0, #0]
  4016fa:	9107      	str	r1, [sp, #28]
  4016fc:	2700      	movs	r7, #0
  4016fe:	e720      	b.n	401542 <_vfiprintf_r+0x266>
  401700:	9608      	str	r6, [sp, #32]
  401702:	f043 0310 	orr.w	r3, r3, #16
  401706:	e7e7      	b.n	4016d8 <_vfiprintf_r+0x3fc>
  401708:	9608      	str	r6, [sp, #32]
  40170a:	f043 0310 	orr.w	r3, r3, #16
  40170e:	e708      	b.n	401522 <_vfiprintf_r+0x246>
  401710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401714:	f898 2000 	ldrb.w	r2, [r8]
  401718:	e652      	b.n	4013c0 <_vfiprintf_r+0xe4>
  40171a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40171e:	2600      	movs	r6, #0
  401720:	f818 2b01 	ldrb.w	r2, [r8], #1
  401724:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401728:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40172c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401730:	2909      	cmp	r1, #9
  401732:	d9f5      	bls.n	401720 <_vfiprintf_r+0x444>
  401734:	e646      	b.n	4013c4 <_vfiprintf_r+0xe8>
  401736:	9608      	str	r6, [sp, #32]
  401738:	2800      	cmp	r0, #0
  40173a:	f040 8408 	bne.w	401f4e <_vfiprintf_r+0xc72>
  40173e:	f043 0310 	orr.w	r3, r3, #16
  401742:	069e      	lsls	r6, r3, #26
  401744:	f100 834c 	bmi.w	401de0 <_vfiprintf_r+0xb04>
  401748:	06dd      	lsls	r5, r3, #27
  40174a:	f100 82f3 	bmi.w	401d34 <_vfiprintf_r+0xa58>
  40174e:	0658      	lsls	r0, r3, #25
  401750:	f140 82f0 	bpl.w	401d34 <_vfiprintf_r+0xa58>
  401754:	9d07      	ldr	r5, [sp, #28]
  401756:	f9b5 6000 	ldrsh.w	r6, [r5]
  40175a:	462a      	mov	r2, r5
  40175c:	17f7      	asrs	r7, r6, #31
  40175e:	3204      	adds	r2, #4
  401760:	4630      	mov	r0, r6
  401762:	4639      	mov	r1, r7
  401764:	9207      	str	r2, [sp, #28]
  401766:	2800      	cmp	r0, #0
  401768:	f171 0200 	sbcs.w	r2, r1, #0
  40176c:	f2c0 835d 	blt.w	401e2a <_vfiprintf_r+0xb4e>
  401770:	1c61      	adds	r1, r4, #1
  401772:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401776:	f04f 0201 	mov.w	r2, #1
  40177a:	f47f aeea 	bne.w	401552 <_vfiprintf_r+0x276>
  40177e:	ea56 0107 	orrs.w	r1, r6, r7
  401782:	f000 824d 	beq.w	401c20 <_vfiprintf_r+0x944>
  401786:	9302      	str	r3, [sp, #8]
  401788:	2a01      	cmp	r2, #1
  40178a:	f000 828c 	beq.w	401ca6 <_vfiprintf_r+0x9ca>
  40178e:	2a02      	cmp	r2, #2
  401790:	f040 825c 	bne.w	401c4c <_vfiprintf_r+0x970>
  401794:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401796:	46cb      	mov	fp, r9
  401798:	0933      	lsrs	r3, r6, #4
  40179a:	f006 010f 	and.w	r1, r6, #15
  40179e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4017a2:	093a      	lsrs	r2, r7, #4
  4017a4:	461e      	mov	r6, r3
  4017a6:	4617      	mov	r7, r2
  4017a8:	5c43      	ldrb	r3, [r0, r1]
  4017aa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4017ae:	ea56 0307 	orrs.w	r3, r6, r7
  4017b2:	d1f1      	bne.n	401798 <_vfiprintf_r+0x4bc>
  4017b4:	eba9 030b 	sub.w	r3, r9, fp
  4017b8:	9305      	str	r3, [sp, #20]
  4017ba:	e6e1      	b.n	401580 <_vfiprintf_r+0x2a4>
  4017bc:	2800      	cmp	r0, #0
  4017be:	f040 83c0 	bne.w	401f42 <_vfiprintf_r+0xc66>
  4017c2:	0699      	lsls	r1, r3, #26
  4017c4:	f100 8367 	bmi.w	401e96 <_vfiprintf_r+0xbba>
  4017c8:	06da      	lsls	r2, r3, #27
  4017ca:	f100 80f1 	bmi.w	4019b0 <_vfiprintf_r+0x6d4>
  4017ce:	065b      	lsls	r3, r3, #25
  4017d0:	f140 80ee 	bpl.w	4019b0 <_vfiprintf_r+0x6d4>
  4017d4:	9a07      	ldr	r2, [sp, #28]
  4017d6:	6813      	ldr	r3, [r2, #0]
  4017d8:	3204      	adds	r2, #4
  4017da:	9207      	str	r2, [sp, #28]
  4017dc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4017e0:	801a      	strh	r2, [r3, #0]
  4017e2:	e5b8      	b.n	401356 <_vfiprintf_r+0x7a>
  4017e4:	9807      	ldr	r0, [sp, #28]
  4017e6:	4a3d      	ldr	r2, [pc, #244]	; (4018dc <_vfiprintf_r+0x600>)
  4017e8:	9608      	str	r6, [sp, #32]
  4017ea:	920b      	str	r2, [sp, #44]	; 0x2c
  4017ec:	6806      	ldr	r6, [r0, #0]
  4017ee:	2278      	movs	r2, #120	; 0x78
  4017f0:	2130      	movs	r1, #48	; 0x30
  4017f2:	3004      	adds	r0, #4
  4017f4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4017f8:	f043 0302 	orr.w	r3, r3, #2
  4017fc:	9007      	str	r0, [sp, #28]
  4017fe:	2700      	movs	r7, #0
  401800:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401804:	2202      	movs	r2, #2
  401806:	e69c      	b.n	401542 <_vfiprintf_r+0x266>
  401808:	9608      	str	r6, [sp, #32]
  40180a:	2800      	cmp	r0, #0
  40180c:	d099      	beq.n	401742 <_vfiprintf_r+0x466>
  40180e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401812:	e796      	b.n	401742 <_vfiprintf_r+0x466>
  401814:	f898 2000 	ldrb.w	r2, [r8]
  401818:	2d00      	cmp	r5, #0
  40181a:	f47f add1 	bne.w	4013c0 <_vfiprintf_r+0xe4>
  40181e:	2001      	movs	r0, #1
  401820:	2520      	movs	r5, #32
  401822:	e5cd      	b.n	4013c0 <_vfiprintf_r+0xe4>
  401824:	f043 0301 	orr.w	r3, r3, #1
  401828:	f898 2000 	ldrb.w	r2, [r8]
  40182c:	e5c8      	b.n	4013c0 <_vfiprintf_r+0xe4>
  40182e:	9608      	str	r6, [sp, #32]
  401830:	2800      	cmp	r0, #0
  401832:	f040 8393 	bne.w	401f5c <_vfiprintf_r+0xc80>
  401836:	4929      	ldr	r1, [pc, #164]	; (4018dc <_vfiprintf_r+0x600>)
  401838:	910b      	str	r1, [sp, #44]	; 0x2c
  40183a:	069f      	lsls	r7, r3, #26
  40183c:	f100 82e8 	bmi.w	401e10 <_vfiprintf_r+0xb34>
  401840:	9807      	ldr	r0, [sp, #28]
  401842:	06de      	lsls	r6, r3, #27
  401844:	4601      	mov	r1, r0
  401846:	f100 8270 	bmi.w	401d2a <_vfiprintf_r+0xa4e>
  40184a:	065d      	lsls	r5, r3, #25
  40184c:	f140 826d 	bpl.w	401d2a <_vfiprintf_r+0xa4e>
  401850:	3104      	adds	r1, #4
  401852:	8806      	ldrh	r6, [r0, #0]
  401854:	9107      	str	r1, [sp, #28]
  401856:	2700      	movs	r7, #0
  401858:	07d8      	lsls	r0, r3, #31
  40185a:	f140 8222 	bpl.w	401ca2 <_vfiprintf_r+0x9c6>
  40185e:	ea56 0107 	orrs.w	r1, r6, r7
  401862:	f000 821e 	beq.w	401ca2 <_vfiprintf_r+0x9c6>
  401866:	2130      	movs	r1, #48	; 0x30
  401868:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40186c:	f043 0302 	orr.w	r3, r3, #2
  401870:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401874:	2202      	movs	r2, #2
  401876:	e664      	b.n	401542 <_vfiprintf_r+0x266>
  401878:	9608      	str	r6, [sp, #32]
  40187a:	2800      	cmp	r0, #0
  40187c:	f040 836b 	bne.w	401f56 <_vfiprintf_r+0xc7a>
  401880:	4917      	ldr	r1, [pc, #92]	; (4018e0 <_vfiprintf_r+0x604>)
  401882:	910b      	str	r1, [sp, #44]	; 0x2c
  401884:	e7d9      	b.n	40183a <_vfiprintf_r+0x55e>
  401886:	9907      	ldr	r1, [sp, #28]
  401888:	9608      	str	r6, [sp, #32]
  40188a:	680a      	ldr	r2, [r1, #0]
  40188c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401890:	f04f 0000 	mov.w	r0, #0
  401894:	460a      	mov	r2, r1
  401896:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40189a:	3204      	adds	r2, #4
  40189c:	2001      	movs	r0, #1
  40189e:	9001      	str	r0, [sp, #4]
  4018a0:	9207      	str	r2, [sp, #28]
  4018a2:	9005      	str	r0, [sp, #20]
  4018a4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4018a8:	9302      	str	r3, [sp, #8]
  4018aa:	2400      	movs	r4, #0
  4018ac:	e670      	b.n	401590 <_vfiprintf_r+0x2b4>
  4018ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4018b2:	f898 2000 	ldrb.w	r2, [r8]
  4018b6:	e583      	b.n	4013c0 <_vfiprintf_r+0xe4>
  4018b8:	f898 2000 	ldrb.w	r2, [r8]
  4018bc:	2a6c      	cmp	r2, #108	; 0x6c
  4018be:	bf03      	ittte	eq
  4018c0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4018c4:	f043 0320 	orreq.w	r3, r3, #32
  4018c8:	f108 0801 	addeq.w	r8, r8, #1
  4018cc:	f043 0310 	orrne.w	r3, r3, #16
  4018d0:	e576      	b.n	4013c0 <_vfiprintf_r+0xe4>
  4018d2:	bf00      	nop
  4018d4:	004040d4 	.word	0x004040d4
  4018d8:	004040e4 	.word	0x004040e4
  4018dc:	004040b8 	.word	0x004040b8
  4018e0:	004040a4 	.word	0x004040a4
  4018e4:	9907      	ldr	r1, [sp, #28]
  4018e6:	680e      	ldr	r6, [r1, #0]
  4018e8:	460a      	mov	r2, r1
  4018ea:	2e00      	cmp	r6, #0
  4018ec:	f102 0204 	add.w	r2, r2, #4
  4018f0:	f6ff ae0f 	blt.w	401512 <_vfiprintf_r+0x236>
  4018f4:	9207      	str	r2, [sp, #28]
  4018f6:	f898 2000 	ldrb.w	r2, [r8]
  4018fa:	e561      	b.n	4013c0 <_vfiprintf_r+0xe4>
  4018fc:	f898 2000 	ldrb.w	r2, [r8]
  401900:	2001      	movs	r0, #1
  401902:	252b      	movs	r5, #43	; 0x2b
  401904:	e55c      	b.n	4013c0 <_vfiprintf_r+0xe4>
  401906:	9907      	ldr	r1, [sp, #28]
  401908:	9608      	str	r6, [sp, #32]
  40190a:	f8d1 b000 	ldr.w	fp, [r1]
  40190e:	f04f 0200 	mov.w	r2, #0
  401912:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401916:	1d0e      	adds	r6, r1, #4
  401918:	f1bb 0f00 	cmp.w	fp, #0
  40191c:	f000 82e5 	beq.w	401eea <_vfiprintf_r+0xc0e>
  401920:	1c67      	adds	r7, r4, #1
  401922:	f000 82c4 	beq.w	401eae <_vfiprintf_r+0xbd2>
  401926:	4622      	mov	r2, r4
  401928:	2100      	movs	r1, #0
  40192a:	4658      	mov	r0, fp
  40192c:	9301      	str	r3, [sp, #4]
  40192e:	f001 fc0f 	bl	403150 <memchr>
  401932:	9b01      	ldr	r3, [sp, #4]
  401934:	2800      	cmp	r0, #0
  401936:	f000 82e5 	beq.w	401f04 <_vfiprintf_r+0xc28>
  40193a:	eba0 020b 	sub.w	r2, r0, fp
  40193e:	9205      	str	r2, [sp, #20]
  401940:	9607      	str	r6, [sp, #28]
  401942:	9302      	str	r3, [sp, #8]
  401944:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401948:	2400      	movs	r4, #0
  40194a:	e619      	b.n	401580 <_vfiprintf_r+0x2a4>
  40194c:	f898 2000 	ldrb.w	r2, [r8]
  401950:	2a2a      	cmp	r2, #42	; 0x2a
  401952:	f108 0701 	add.w	r7, r8, #1
  401956:	f000 82e9 	beq.w	401f2c <_vfiprintf_r+0xc50>
  40195a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40195e:	2909      	cmp	r1, #9
  401960:	46b8      	mov	r8, r7
  401962:	f04f 0400 	mov.w	r4, #0
  401966:	f63f ad2d 	bhi.w	4013c4 <_vfiprintf_r+0xe8>
  40196a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40196e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401972:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401976:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40197a:	2909      	cmp	r1, #9
  40197c:	d9f5      	bls.n	40196a <_vfiprintf_r+0x68e>
  40197e:	e521      	b.n	4013c4 <_vfiprintf_r+0xe8>
  401980:	f043 0320 	orr.w	r3, r3, #32
  401984:	f898 2000 	ldrb.w	r2, [r8]
  401988:	e51a      	b.n	4013c0 <_vfiprintf_r+0xe4>
  40198a:	9608      	str	r6, [sp, #32]
  40198c:	2800      	cmp	r0, #0
  40198e:	f040 82db 	bne.w	401f48 <_vfiprintf_r+0xc6c>
  401992:	2a00      	cmp	r2, #0
  401994:	f000 80e7 	beq.w	401b66 <_vfiprintf_r+0x88a>
  401998:	2101      	movs	r1, #1
  40199a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40199e:	f04f 0200 	mov.w	r2, #0
  4019a2:	9101      	str	r1, [sp, #4]
  4019a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4019a8:	9105      	str	r1, [sp, #20]
  4019aa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4019ae:	e77b      	b.n	4018a8 <_vfiprintf_r+0x5cc>
  4019b0:	9a07      	ldr	r2, [sp, #28]
  4019b2:	6813      	ldr	r3, [r2, #0]
  4019b4:	3204      	adds	r2, #4
  4019b6:	9207      	str	r2, [sp, #28]
  4019b8:	9a03      	ldr	r2, [sp, #12]
  4019ba:	601a      	str	r2, [r3, #0]
  4019bc:	e4cb      	b.n	401356 <_vfiprintf_r+0x7a>
  4019be:	aa0f      	add	r2, sp, #60	; 0x3c
  4019c0:	9904      	ldr	r1, [sp, #16]
  4019c2:	4620      	mov	r0, r4
  4019c4:	f7ff fc4a 	bl	40125c <__sprint_r.part.0>
  4019c8:	2800      	cmp	r0, #0
  4019ca:	f040 8139 	bne.w	401c40 <_vfiprintf_r+0x964>
  4019ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4019d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4019d2:	f101 0c01 	add.w	ip, r1, #1
  4019d6:	46ce      	mov	lr, r9
  4019d8:	e5ff      	b.n	4015da <_vfiprintf_r+0x2fe>
  4019da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4019dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4019de:	1c48      	adds	r0, r1, #1
  4019e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4019e4:	2d00      	cmp	r5, #0
  4019e6:	f43f ae22 	beq.w	40162e <_vfiprintf_r+0x352>
  4019ea:	3201      	adds	r2, #1
  4019ec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4019f0:	2101      	movs	r1, #1
  4019f2:	2807      	cmp	r0, #7
  4019f4:	9211      	str	r2, [sp, #68]	; 0x44
  4019f6:	9010      	str	r0, [sp, #64]	; 0x40
  4019f8:	f8ca 5000 	str.w	r5, [sl]
  4019fc:	f8ca 1004 	str.w	r1, [sl, #4]
  401a00:	f340 8108 	ble.w	401c14 <_vfiprintf_r+0x938>
  401a04:	2a00      	cmp	r2, #0
  401a06:	f040 81bc 	bne.w	401d82 <_vfiprintf_r+0xaa6>
  401a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401a0c:	2b00      	cmp	r3, #0
  401a0e:	f43f ae1f 	beq.w	401650 <_vfiprintf_r+0x374>
  401a12:	ab0e      	add	r3, sp, #56	; 0x38
  401a14:	2202      	movs	r2, #2
  401a16:	4608      	mov	r0, r1
  401a18:	931c      	str	r3, [sp, #112]	; 0x70
  401a1a:	921d      	str	r2, [sp, #116]	; 0x74
  401a1c:	46ca      	mov	sl, r9
  401a1e:	4601      	mov	r1, r0
  401a20:	f10a 0a08 	add.w	sl, sl, #8
  401a24:	3001      	adds	r0, #1
  401a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401a28:	2b80      	cmp	r3, #128	; 0x80
  401a2a:	f43f ae19 	beq.w	401660 <_vfiprintf_r+0x384>
  401a2e:	9b05      	ldr	r3, [sp, #20]
  401a30:	1ae4      	subs	r4, r4, r3
  401a32:	2c00      	cmp	r4, #0
  401a34:	dd2e      	ble.n	401a94 <_vfiprintf_r+0x7b8>
  401a36:	2c10      	cmp	r4, #16
  401a38:	4db3      	ldr	r5, [pc, #716]	; (401d08 <_vfiprintf_r+0xa2c>)
  401a3a:	dd1e      	ble.n	401a7a <_vfiprintf_r+0x79e>
  401a3c:	46d6      	mov	lr, sl
  401a3e:	2610      	movs	r6, #16
  401a40:	9f06      	ldr	r7, [sp, #24]
  401a42:	f8dd a010 	ldr.w	sl, [sp, #16]
  401a46:	e006      	b.n	401a56 <_vfiprintf_r+0x77a>
  401a48:	1c88      	adds	r0, r1, #2
  401a4a:	f10e 0e08 	add.w	lr, lr, #8
  401a4e:	4619      	mov	r1, r3
  401a50:	3c10      	subs	r4, #16
  401a52:	2c10      	cmp	r4, #16
  401a54:	dd10      	ble.n	401a78 <_vfiprintf_r+0x79c>
  401a56:	1c4b      	adds	r3, r1, #1
  401a58:	3210      	adds	r2, #16
  401a5a:	2b07      	cmp	r3, #7
  401a5c:	9211      	str	r2, [sp, #68]	; 0x44
  401a5e:	e88e 0060 	stmia.w	lr, {r5, r6}
  401a62:	9310      	str	r3, [sp, #64]	; 0x40
  401a64:	ddf0      	ble.n	401a48 <_vfiprintf_r+0x76c>
  401a66:	2a00      	cmp	r2, #0
  401a68:	d165      	bne.n	401b36 <_vfiprintf_r+0x85a>
  401a6a:	3c10      	subs	r4, #16
  401a6c:	2c10      	cmp	r4, #16
  401a6e:	f04f 0001 	mov.w	r0, #1
  401a72:	4611      	mov	r1, r2
  401a74:	46ce      	mov	lr, r9
  401a76:	dcee      	bgt.n	401a56 <_vfiprintf_r+0x77a>
  401a78:	46f2      	mov	sl, lr
  401a7a:	4422      	add	r2, r4
  401a7c:	2807      	cmp	r0, #7
  401a7e:	9211      	str	r2, [sp, #68]	; 0x44
  401a80:	f8ca 5000 	str.w	r5, [sl]
  401a84:	f8ca 4004 	str.w	r4, [sl, #4]
  401a88:	9010      	str	r0, [sp, #64]	; 0x40
  401a8a:	f300 8085 	bgt.w	401b98 <_vfiprintf_r+0x8bc>
  401a8e:	f10a 0a08 	add.w	sl, sl, #8
  401a92:	3001      	adds	r0, #1
  401a94:	9905      	ldr	r1, [sp, #20]
  401a96:	f8ca b000 	str.w	fp, [sl]
  401a9a:	440a      	add	r2, r1
  401a9c:	2807      	cmp	r0, #7
  401a9e:	9211      	str	r2, [sp, #68]	; 0x44
  401aa0:	f8ca 1004 	str.w	r1, [sl, #4]
  401aa4:	9010      	str	r0, [sp, #64]	; 0x40
  401aa6:	f340 8082 	ble.w	401bae <_vfiprintf_r+0x8d2>
  401aaa:	2a00      	cmp	r2, #0
  401aac:	f040 8118 	bne.w	401ce0 <_vfiprintf_r+0xa04>
  401ab0:	9b02      	ldr	r3, [sp, #8]
  401ab2:	9210      	str	r2, [sp, #64]	; 0x40
  401ab4:	0758      	lsls	r0, r3, #29
  401ab6:	d535      	bpl.n	401b24 <_vfiprintf_r+0x848>
  401ab8:	9b08      	ldr	r3, [sp, #32]
  401aba:	9901      	ldr	r1, [sp, #4]
  401abc:	1a5c      	subs	r4, r3, r1
  401abe:	2c00      	cmp	r4, #0
  401ac0:	f340 80e7 	ble.w	401c92 <_vfiprintf_r+0x9b6>
  401ac4:	46ca      	mov	sl, r9
  401ac6:	2c10      	cmp	r4, #16
  401ac8:	f340 8218 	ble.w	401efc <_vfiprintf_r+0xc20>
  401acc:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ace:	4e8f      	ldr	r6, [pc, #572]	; (401d0c <_vfiprintf_r+0xa30>)
  401ad0:	9f06      	ldr	r7, [sp, #24]
  401ad2:	f8dd b010 	ldr.w	fp, [sp, #16]
  401ad6:	2510      	movs	r5, #16
  401ad8:	e006      	b.n	401ae8 <_vfiprintf_r+0x80c>
  401ada:	1c88      	adds	r0, r1, #2
  401adc:	f10a 0a08 	add.w	sl, sl, #8
  401ae0:	4619      	mov	r1, r3
  401ae2:	3c10      	subs	r4, #16
  401ae4:	2c10      	cmp	r4, #16
  401ae6:	dd11      	ble.n	401b0c <_vfiprintf_r+0x830>
  401ae8:	1c4b      	adds	r3, r1, #1
  401aea:	3210      	adds	r2, #16
  401aec:	2b07      	cmp	r3, #7
  401aee:	9211      	str	r2, [sp, #68]	; 0x44
  401af0:	f8ca 6000 	str.w	r6, [sl]
  401af4:	f8ca 5004 	str.w	r5, [sl, #4]
  401af8:	9310      	str	r3, [sp, #64]	; 0x40
  401afa:	ddee      	ble.n	401ada <_vfiprintf_r+0x7fe>
  401afc:	bb42      	cbnz	r2, 401b50 <_vfiprintf_r+0x874>
  401afe:	3c10      	subs	r4, #16
  401b00:	2c10      	cmp	r4, #16
  401b02:	f04f 0001 	mov.w	r0, #1
  401b06:	4611      	mov	r1, r2
  401b08:	46ca      	mov	sl, r9
  401b0a:	dced      	bgt.n	401ae8 <_vfiprintf_r+0x80c>
  401b0c:	4422      	add	r2, r4
  401b0e:	2807      	cmp	r0, #7
  401b10:	9211      	str	r2, [sp, #68]	; 0x44
  401b12:	f8ca 6000 	str.w	r6, [sl]
  401b16:	f8ca 4004 	str.w	r4, [sl, #4]
  401b1a:	9010      	str	r0, [sp, #64]	; 0x40
  401b1c:	dd51      	ble.n	401bc2 <_vfiprintf_r+0x8e6>
  401b1e:	2a00      	cmp	r2, #0
  401b20:	f040 819b 	bne.w	401e5a <_vfiprintf_r+0xb7e>
  401b24:	9b03      	ldr	r3, [sp, #12]
  401b26:	9a08      	ldr	r2, [sp, #32]
  401b28:	9901      	ldr	r1, [sp, #4]
  401b2a:	428a      	cmp	r2, r1
  401b2c:	bfac      	ite	ge
  401b2e:	189b      	addge	r3, r3, r2
  401b30:	185b      	addlt	r3, r3, r1
  401b32:	9303      	str	r3, [sp, #12]
  401b34:	e04e      	b.n	401bd4 <_vfiprintf_r+0x8f8>
  401b36:	aa0f      	add	r2, sp, #60	; 0x3c
  401b38:	4651      	mov	r1, sl
  401b3a:	4638      	mov	r0, r7
  401b3c:	f7ff fb8e 	bl	40125c <__sprint_r.part.0>
  401b40:	2800      	cmp	r0, #0
  401b42:	f040 813f 	bne.w	401dc4 <_vfiprintf_r+0xae8>
  401b46:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b48:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b4a:	1c48      	adds	r0, r1, #1
  401b4c:	46ce      	mov	lr, r9
  401b4e:	e77f      	b.n	401a50 <_vfiprintf_r+0x774>
  401b50:	aa0f      	add	r2, sp, #60	; 0x3c
  401b52:	4659      	mov	r1, fp
  401b54:	4638      	mov	r0, r7
  401b56:	f7ff fb81 	bl	40125c <__sprint_r.part.0>
  401b5a:	b960      	cbnz	r0, 401b76 <_vfiprintf_r+0x89a>
  401b5c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b60:	1c48      	adds	r0, r1, #1
  401b62:	46ca      	mov	sl, r9
  401b64:	e7bd      	b.n	401ae2 <_vfiprintf_r+0x806>
  401b66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401b68:	f8dd b010 	ldr.w	fp, [sp, #16]
  401b6c:	2b00      	cmp	r3, #0
  401b6e:	f040 81d4 	bne.w	401f1a <_vfiprintf_r+0xc3e>
  401b72:	2300      	movs	r3, #0
  401b74:	9310      	str	r3, [sp, #64]	; 0x40
  401b76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401b7a:	f013 0f01 	tst.w	r3, #1
  401b7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401b82:	d102      	bne.n	401b8a <_vfiprintf_r+0x8ae>
  401b84:	059a      	lsls	r2, r3, #22
  401b86:	f140 80de 	bpl.w	401d46 <_vfiprintf_r+0xa6a>
  401b8a:	065b      	lsls	r3, r3, #25
  401b8c:	f53f acb2 	bmi.w	4014f4 <_vfiprintf_r+0x218>
  401b90:	9803      	ldr	r0, [sp, #12]
  401b92:	b02d      	add	sp, #180	; 0xb4
  401b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b98:	2a00      	cmp	r2, #0
  401b9a:	f040 8106 	bne.w	401daa <_vfiprintf_r+0xace>
  401b9e:	9a05      	ldr	r2, [sp, #20]
  401ba0:	921d      	str	r2, [sp, #116]	; 0x74
  401ba2:	2301      	movs	r3, #1
  401ba4:	9211      	str	r2, [sp, #68]	; 0x44
  401ba6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  401baa:	9310      	str	r3, [sp, #64]	; 0x40
  401bac:	46ca      	mov	sl, r9
  401bae:	f10a 0a08 	add.w	sl, sl, #8
  401bb2:	9b02      	ldr	r3, [sp, #8]
  401bb4:	0759      	lsls	r1, r3, #29
  401bb6:	d504      	bpl.n	401bc2 <_vfiprintf_r+0x8e6>
  401bb8:	9b08      	ldr	r3, [sp, #32]
  401bba:	9901      	ldr	r1, [sp, #4]
  401bbc:	1a5c      	subs	r4, r3, r1
  401bbe:	2c00      	cmp	r4, #0
  401bc0:	dc81      	bgt.n	401ac6 <_vfiprintf_r+0x7ea>
  401bc2:	9b03      	ldr	r3, [sp, #12]
  401bc4:	9908      	ldr	r1, [sp, #32]
  401bc6:	9801      	ldr	r0, [sp, #4]
  401bc8:	4281      	cmp	r1, r0
  401bca:	bfac      	ite	ge
  401bcc:	185b      	addge	r3, r3, r1
  401bce:	181b      	addlt	r3, r3, r0
  401bd0:	9303      	str	r3, [sp, #12]
  401bd2:	bb72      	cbnz	r2, 401c32 <_vfiprintf_r+0x956>
  401bd4:	2300      	movs	r3, #0
  401bd6:	9310      	str	r3, [sp, #64]	; 0x40
  401bd8:	46ca      	mov	sl, r9
  401bda:	f7ff bbbc 	b.w	401356 <_vfiprintf_r+0x7a>
  401bde:	aa0f      	add	r2, sp, #60	; 0x3c
  401be0:	9904      	ldr	r1, [sp, #16]
  401be2:	4620      	mov	r0, r4
  401be4:	f7ff fb3a 	bl	40125c <__sprint_r.part.0>
  401be8:	bb50      	cbnz	r0, 401c40 <_vfiprintf_r+0x964>
  401bea:	9910      	ldr	r1, [sp, #64]	; 0x40
  401bec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401bee:	f101 0e01 	add.w	lr, r1, #1
  401bf2:	46cc      	mov	ip, r9
  401bf4:	e548      	b.n	401688 <_vfiprintf_r+0x3ac>
  401bf6:	2a00      	cmp	r2, #0
  401bf8:	f040 8140 	bne.w	401e7c <_vfiprintf_r+0xba0>
  401bfc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  401c00:	2900      	cmp	r1, #0
  401c02:	f000 811b 	beq.w	401e3c <_vfiprintf_r+0xb60>
  401c06:	2201      	movs	r2, #1
  401c08:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  401c0c:	4610      	mov	r0, r2
  401c0e:	921d      	str	r2, [sp, #116]	; 0x74
  401c10:	911c      	str	r1, [sp, #112]	; 0x70
  401c12:	46ca      	mov	sl, r9
  401c14:	4601      	mov	r1, r0
  401c16:	f10a 0a08 	add.w	sl, sl, #8
  401c1a:	3001      	adds	r0, #1
  401c1c:	e507      	b.n	40162e <_vfiprintf_r+0x352>
  401c1e:	9b02      	ldr	r3, [sp, #8]
  401c20:	2a01      	cmp	r2, #1
  401c22:	f000 8098 	beq.w	401d56 <_vfiprintf_r+0xa7a>
  401c26:	2a02      	cmp	r2, #2
  401c28:	d10d      	bne.n	401c46 <_vfiprintf_r+0x96a>
  401c2a:	9302      	str	r3, [sp, #8]
  401c2c:	2600      	movs	r6, #0
  401c2e:	2700      	movs	r7, #0
  401c30:	e5b0      	b.n	401794 <_vfiprintf_r+0x4b8>
  401c32:	aa0f      	add	r2, sp, #60	; 0x3c
  401c34:	9904      	ldr	r1, [sp, #16]
  401c36:	9806      	ldr	r0, [sp, #24]
  401c38:	f7ff fb10 	bl	40125c <__sprint_r.part.0>
  401c3c:	2800      	cmp	r0, #0
  401c3e:	d0c9      	beq.n	401bd4 <_vfiprintf_r+0x8f8>
  401c40:	f8dd b010 	ldr.w	fp, [sp, #16]
  401c44:	e797      	b.n	401b76 <_vfiprintf_r+0x89a>
  401c46:	9302      	str	r3, [sp, #8]
  401c48:	2600      	movs	r6, #0
  401c4a:	2700      	movs	r7, #0
  401c4c:	4649      	mov	r1, r9
  401c4e:	e000      	b.n	401c52 <_vfiprintf_r+0x976>
  401c50:	4659      	mov	r1, fp
  401c52:	08f2      	lsrs	r2, r6, #3
  401c54:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401c58:	08f8      	lsrs	r0, r7, #3
  401c5a:	f006 0307 	and.w	r3, r6, #7
  401c5e:	4607      	mov	r7, r0
  401c60:	4616      	mov	r6, r2
  401c62:	3330      	adds	r3, #48	; 0x30
  401c64:	ea56 0207 	orrs.w	r2, r6, r7
  401c68:	f801 3c01 	strb.w	r3, [r1, #-1]
  401c6c:	f101 3bff 	add.w	fp, r1, #4294967295
  401c70:	d1ee      	bne.n	401c50 <_vfiprintf_r+0x974>
  401c72:	9a02      	ldr	r2, [sp, #8]
  401c74:	07d6      	lsls	r6, r2, #31
  401c76:	f57f ad9d 	bpl.w	4017b4 <_vfiprintf_r+0x4d8>
  401c7a:	2b30      	cmp	r3, #48	; 0x30
  401c7c:	f43f ad9a 	beq.w	4017b4 <_vfiprintf_r+0x4d8>
  401c80:	3902      	subs	r1, #2
  401c82:	2330      	movs	r3, #48	; 0x30
  401c84:	f80b 3c01 	strb.w	r3, [fp, #-1]
  401c88:	eba9 0301 	sub.w	r3, r9, r1
  401c8c:	9305      	str	r3, [sp, #20]
  401c8e:	468b      	mov	fp, r1
  401c90:	e476      	b.n	401580 <_vfiprintf_r+0x2a4>
  401c92:	9b03      	ldr	r3, [sp, #12]
  401c94:	9a08      	ldr	r2, [sp, #32]
  401c96:	428a      	cmp	r2, r1
  401c98:	bfac      	ite	ge
  401c9a:	189b      	addge	r3, r3, r2
  401c9c:	185b      	addlt	r3, r3, r1
  401c9e:	9303      	str	r3, [sp, #12]
  401ca0:	e798      	b.n	401bd4 <_vfiprintf_r+0x8f8>
  401ca2:	2202      	movs	r2, #2
  401ca4:	e44d      	b.n	401542 <_vfiprintf_r+0x266>
  401ca6:	2f00      	cmp	r7, #0
  401ca8:	bf08      	it	eq
  401caa:	2e0a      	cmpeq	r6, #10
  401cac:	d352      	bcc.n	401d54 <_vfiprintf_r+0xa78>
  401cae:	46cb      	mov	fp, r9
  401cb0:	4630      	mov	r0, r6
  401cb2:	4639      	mov	r1, r7
  401cb4:	220a      	movs	r2, #10
  401cb6:	2300      	movs	r3, #0
  401cb8:	f002 f802 	bl	403cc0 <__aeabi_uldivmod>
  401cbc:	3230      	adds	r2, #48	; 0x30
  401cbe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  401cc2:	4630      	mov	r0, r6
  401cc4:	4639      	mov	r1, r7
  401cc6:	2300      	movs	r3, #0
  401cc8:	220a      	movs	r2, #10
  401cca:	f001 fff9 	bl	403cc0 <__aeabi_uldivmod>
  401cce:	4606      	mov	r6, r0
  401cd0:	460f      	mov	r7, r1
  401cd2:	ea56 0307 	orrs.w	r3, r6, r7
  401cd6:	d1eb      	bne.n	401cb0 <_vfiprintf_r+0x9d4>
  401cd8:	e56c      	b.n	4017b4 <_vfiprintf_r+0x4d8>
  401cda:	9405      	str	r4, [sp, #20]
  401cdc:	46cb      	mov	fp, r9
  401cde:	e44f      	b.n	401580 <_vfiprintf_r+0x2a4>
  401ce0:	aa0f      	add	r2, sp, #60	; 0x3c
  401ce2:	9904      	ldr	r1, [sp, #16]
  401ce4:	9806      	ldr	r0, [sp, #24]
  401ce6:	f7ff fab9 	bl	40125c <__sprint_r.part.0>
  401cea:	2800      	cmp	r0, #0
  401cec:	d1a8      	bne.n	401c40 <_vfiprintf_r+0x964>
  401cee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401cf0:	46ca      	mov	sl, r9
  401cf2:	e75e      	b.n	401bb2 <_vfiprintf_r+0x8d6>
  401cf4:	aa0f      	add	r2, sp, #60	; 0x3c
  401cf6:	9904      	ldr	r1, [sp, #16]
  401cf8:	9806      	ldr	r0, [sp, #24]
  401cfa:	f7ff faaf 	bl	40125c <__sprint_r.part.0>
  401cfe:	2800      	cmp	r0, #0
  401d00:	d19e      	bne.n	401c40 <_vfiprintf_r+0x964>
  401d02:	46ca      	mov	sl, r9
  401d04:	f7ff bbc0 	b.w	401488 <_vfiprintf_r+0x1ac>
  401d08:	004040e4 	.word	0x004040e4
  401d0c:	004040d4 	.word	0x004040d4
  401d10:	3104      	adds	r1, #4
  401d12:	6816      	ldr	r6, [r2, #0]
  401d14:	9107      	str	r1, [sp, #28]
  401d16:	2201      	movs	r2, #1
  401d18:	2700      	movs	r7, #0
  401d1a:	e412      	b.n	401542 <_vfiprintf_r+0x266>
  401d1c:	9807      	ldr	r0, [sp, #28]
  401d1e:	4601      	mov	r1, r0
  401d20:	3104      	adds	r1, #4
  401d22:	6806      	ldr	r6, [r0, #0]
  401d24:	9107      	str	r1, [sp, #28]
  401d26:	2700      	movs	r7, #0
  401d28:	e40b      	b.n	401542 <_vfiprintf_r+0x266>
  401d2a:	680e      	ldr	r6, [r1, #0]
  401d2c:	3104      	adds	r1, #4
  401d2e:	9107      	str	r1, [sp, #28]
  401d30:	2700      	movs	r7, #0
  401d32:	e591      	b.n	401858 <_vfiprintf_r+0x57c>
  401d34:	9907      	ldr	r1, [sp, #28]
  401d36:	680e      	ldr	r6, [r1, #0]
  401d38:	460a      	mov	r2, r1
  401d3a:	17f7      	asrs	r7, r6, #31
  401d3c:	3204      	adds	r2, #4
  401d3e:	9207      	str	r2, [sp, #28]
  401d40:	4630      	mov	r0, r6
  401d42:	4639      	mov	r1, r7
  401d44:	e50f      	b.n	401766 <_vfiprintf_r+0x48a>
  401d46:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401d4a:	f000 feb7 	bl	402abc <__retarget_lock_release_recursive>
  401d4e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401d52:	e71a      	b.n	401b8a <_vfiprintf_r+0x8ae>
  401d54:	9b02      	ldr	r3, [sp, #8]
  401d56:	9302      	str	r3, [sp, #8]
  401d58:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401d5c:	3630      	adds	r6, #48	; 0x30
  401d5e:	2301      	movs	r3, #1
  401d60:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  401d64:	9305      	str	r3, [sp, #20]
  401d66:	e40b      	b.n	401580 <_vfiprintf_r+0x2a4>
  401d68:	aa0f      	add	r2, sp, #60	; 0x3c
  401d6a:	9904      	ldr	r1, [sp, #16]
  401d6c:	9806      	ldr	r0, [sp, #24]
  401d6e:	f7ff fa75 	bl	40125c <__sprint_r.part.0>
  401d72:	2800      	cmp	r0, #0
  401d74:	f47f af64 	bne.w	401c40 <_vfiprintf_r+0x964>
  401d78:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401d7c:	1c48      	adds	r0, r1, #1
  401d7e:	46ca      	mov	sl, r9
  401d80:	e651      	b.n	401a26 <_vfiprintf_r+0x74a>
  401d82:	aa0f      	add	r2, sp, #60	; 0x3c
  401d84:	9904      	ldr	r1, [sp, #16]
  401d86:	9806      	ldr	r0, [sp, #24]
  401d88:	f7ff fa68 	bl	40125c <__sprint_r.part.0>
  401d8c:	2800      	cmp	r0, #0
  401d8e:	f47f af57 	bne.w	401c40 <_vfiprintf_r+0x964>
  401d92:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401d96:	1c48      	adds	r0, r1, #1
  401d98:	46ca      	mov	sl, r9
  401d9a:	e448      	b.n	40162e <_vfiprintf_r+0x352>
  401d9c:	2a00      	cmp	r2, #0
  401d9e:	f040 8091 	bne.w	401ec4 <_vfiprintf_r+0xbe8>
  401da2:	2001      	movs	r0, #1
  401da4:	4611      	mov	r1, r2
  401da6:	46ca      	mov	sl, r9
  401da8:	e641      	b.n	401a2e <_vfiprintf_r+0x752>
  401daa:	aa0f      	add	r2, sp, #60	; 0x3c
  401dac:	9904      	ldr	r1, [sp, #16]
  401dae:	9806      	ldr	r0, [sp, #24]
  401db0:	f7ff fa54 	bl	40125c <__sprint_r.part.0>
  401db4:	2800      	cmp	r0, #0
  401db6:	f47f af43 	bne.w	401c40 <_vfiprintf_r+0x964>
  401dba:	9810      	ldr	r0, [sp, #64]	; 0x40
  401dbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401dbe:	3001      	adds	r0, #1
  401dc0:	46ca      	mov	sl, r9
  401dc2:	e667      	b.n	401a94 <_vfiprintf_r+0x7b8>
  401dc4:	46d3      	mov	fp, sl
  401dc6:	e6d6      	b.n	401b76 <_vfiprintf_r+0x89a>
  401dc8:	9e07      	ldr	r6, [sp, #28]
  401dca:	3607      	adds	r6, #7
  401dcc:	f026 0207 	bic.w	r2, r6, #7
  401dd0:	f102 0108 	add.w	r1, r2, #8
  401dd4:	e9d2 6700 	ldrd	r6, r7, [r2]
  401dd8:	9107      	str	r1, [sp, #28]
  401dda:	2201      	movs	r2, #1
  401ddc:	f7ff bbb1 	b.w	401542 <_vfiprintf_r+0x266>
  401de0:	9e07      	ldr	r6, [sp, #28]
  401de2:	3607      	adds	r6, #7
  401de4:	f026 0607 	bic.w	r6, r6, #7
  401de8:	e9d6 0100 	ldrd	r0, r1, [r6]
  401dec:	f106 0208 	add.w	r2, r6, #8
  401df0:	9207      	str	r2, [sp, #28]
  401df2:	4606      	mov	r6, r0
  401df4:	460f      	mov	r7, r1
  401df6:	e4b6      	b.n	401766 <_vfiprintf_r+0x48a>
  401df8:	9e07      	ldr	r6, [sp, #28]
  401dfa:	3607      	adds	r6, #7
  401dfc:	f026 0207 	bic.w	r2, r6, #7
  401e00:	f102 0108 	add.w	r1, r2, #8
  401e04:	e9d2 6700 	ldrd	r6, r7, [r2]
  401e08:	9107      	str	r1, [sp, #28]
  401e0a:	2200      	movs	r2, #0
  401e0c:	f7ff bb99 	b.w	401542 <_vfiprintf_r+0x266>
  401e10:	9e07      	ldr	r6, [sp, #28]
  401e12:	3607      	adds	r6, #7
  401e14:	f026 0107 	bic.w	r1, r6, #7
  401e18:	f101 0008 	add.w	r0, r1, #8
  401e1c:	9007      	str	r0, [sp, #28]
  401e1e:	e9d1 6700 	ldrd	r6, r7, [r1]
  401e22:	e519      	b.n	401858 <_vfiprintf_r+0x57c>
  401e24:	46cb      	mov	fp, r9
  401e26:	f7ff bbab 	b.w	401580 <_vfiprintf_r+0x2a4>
  401e2a:	252d      	movs	r5, #45	; 0x2d
  401e2c:	4276      	negs	r6, r6
  401e2e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401e32:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401e36:	2201      	movs	r2, #1
  401e38:	f7ff bb88 	b.w	40154c <_vfiprintf_r+0x270>
  401e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e3e:	b9b3      	cbnz	r3, 401e6e <_vfiprintf_r+0xb92>
  401e40:	4611      	mov	r1, r2
  401e42:	2001      	movs	r0, #1
  401e44:	46ca      	mov	sl, r9
  401e46:	e5f2      	b.n	401a2e <_vfiprintf_r+0x752>
  401e48:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401e4c:	f000 fe36 	bl	402abc <__retarget_lock_release_recursive>
  401e50:	f04f 33ff 	mov.w	r3, #4294967295
  401e54:	9303      	str	r3, [sp, #12]
  401e56:	f7ff bb50 	b.w	4014fa <_vfiprintf_r+0x21e>
  401e5a:	aa0f      	add	r2, sp, #60	; 0x3c
  401e5c:	9904      	ldr	r1, [sp, #16]
  401e5e:	9806      	ldr	r0, [sp, #24]
  401e60:	f7ff f9fc 	bl	40125c <__sprint_r.part.0>
  401e64:	2800      	cmp	r0, #0
  401e66:	f47f aeeb 	bne.w	401c40 <_vfiprintf_r+0x964>
  401e6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e6c:	e6a9      	b.n	401bc2 <_vfiprintf_r+0x8e6>
  401e6e:	ab0e      	add	r3, sp, #56	; 0x38
  401e70:	2202      	movs	r2, #2
  401e72:	931c      	str	r3, [sp, #112]	; 0x70
  401e74:	921d      	str	r2, [sp, #116]	; 0x74
  401e76:	2001      	movs	r0, #1
  401e78:	46ca      	mov	sl, r9
  401e7a:	e5d0      	b.n	401a1e <_vfiprintf_r+0x742>
  401e7c:	aa0f      	add	r2, sp, #60	; 0x3c
  401e7e:	9904      	ldr	r1, [sp, #16]
  401e80:	9806      	ldr	r0, [sp, #24]
  401e82:	f7ff f9eb 	bl	40125c <__sprint_r.part.0>
  401e86:	2800      	cmp	r0, #0
  401e88:	f47f aeda 	bne.w	401c40 <_vfiprintf_r+0x964>
  401e8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e90:	1c48      	adds	r0, r1, #1
  401e92:	46ca      	mov	sl, r9
  401e94:	e5a4      	b.n	4019e0 <_vfiprintf_r+0x704>
  401e96:	9a07      	ldr	r2, [sp, #28]
  401e98:	9903      	ldr	r1, [sp, #12]
  401e9a:	6813      	ldr	r3, [r2, #0]
  401e9c:	17cd      	asrs	r5, r1, #31
  401e9e:	4608      	mov	r0, r1
  401ea0:	3204      	adds	r2, #4
  401ea2:	4629      	mov	r1, r5
  401ea4:	9207      	str	r2, [sp, #28]
  401ea6:	e9c3 0100 	strd	r0, r1, [r3]
  401eaa:	f7ff ba54 	b.w	401356 <_vfiprintf_r+0x7a>
  401eae:	4658      	mov	r0, fp
  401eb0:	9607      	str	r6, [sp, #28]
  401eb2:	9302      	str	r3, [sp, #8]
  401eb4:	f7ff f964 	bl	401180 <strlen>
  401eb8:	2400      	movs	r4, #0
  401eba:	9005      	str	r0, [sp, #20]
  401ebc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ec0:	f7ff bb5e 	b.w	401580 <_vfiprintf_r+0x2a4>
  401ec4:	aa0f      	add	r2, sp, #60	; 0x3c
  401ec6:	9904      	ldr	r1, [sp, #16]
  401ec8:	9806      	ldr	r0, [sp, #24]
  401eca:	f7ff f9c7 	bl	40125c <__sprint_r.part.0>
  401ece:	2800      	cmp	r0, #0
  401ed0:	f47f aeb6 	bne.w	401c40 <_vfiprintf_r+0x964>
  401ed4:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ed6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ed8:	1c48      	adds	r0, r1, #1
  401eda:	46ca      	mov	sl, r9
  401edc:	e5a7      	b.n	401a2e <_vfiprintf_r+0x752>
  401ede:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ee0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ee2:	4e20      	ldr	r6, [pc, #128]	; (401f64 <_vfiprintf_r+0xc88>)
  401ee4:	3101      	adds	r1, #1
  401ee6:	f7ff bb90 	b.w	40160a <_vfiprintf_r+0x32e>
  401eea:	2c06      	cmp	r4, #6
  401eec:	bf28      	it	cs
  401eee:	2406      	movcs	r4, #6
  401ef0:	9405      	str	r4, [sp, #20]
  401ef2:	9607      	str	r6, [sp, #28]
  401ef4:	9401      	str	r4, [sp, #4]
  401ef6:	f8df b070 	ldr.w	fp, [pc, #112]	; 401f68 <_vfiprintf_r+0xc8c>
  401efa:	e4d5      	b.n	4018a8 <_vfiprintf_r+0x5cc>
  401efc:	9810      	ldr	r0, [sp, #64]	; 0x40
  401efe:	4e19      	ldr	r6, [pc, #100]	; (401f64 <_vfiprintf_r+0xc88>)
  401f00:	3001      	adds	r0, #1
  401f02:	e603      	b.n	401b0c <_vfiprintf_r+0x830>
  401f04:	9405      	str	r4, [sp, #20]
  401f06:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401f0a:	9607      	str	r6, [sp, #28]
  401f0c:	9302      	str	r3, [sp, #8]
  401f0e:	4604      	mov	r4, r0
  401f10:	f7ff bb36 	b.w	401580 <_vfiprintf_r+0x2a4>
  401f14:	4686      	mov	lr, r0
  401f16:	f7ff bbce 	b.w	4016b6 <_vfiprintf_r+0x3da>
  401f1a:	9806      	ldr	r0, [sp, #24]
  401f1c:	aa0f      	add	r2, sp, #60	; 0x3c
  401f1e:	4659      	mov	r1, fp
  401f20:	f7ff f99c 	bl	40125c <__sprint_r.part.0>
  401f24:	2800      	cmp	r0, #0
  401f26:	f43f ae24 	beq.w	401b72 <_vfiprintf_r+0x896>
  401f2a:	e624      	b.n	401b76 <_vfiprintf_r+0x89a>
  401f2c:	9907      	ldr	r1, [sp, #28]
  401f2e:	f898 2001 	ldrb.w	r2, [r8, #1]
  401f32:	680c      	ldr	r4, [r1, #0]
  401f34:	3104      	adds	r1, #4
  401f36:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  401f3a:	46b8      	mov	r8, r7
  401f3c:	9107      	str	r1, [sp, #28]
  401f3e:	f7ff ba3f 	b.w	4013c0 <_vfiprintf_r+0xe4>
  401f42:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401f46:	e43c      	b.n	4017c2 <_vfiprintf_r+0x4e6>
  401f48:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401f4c:	e521      	b.n	401992 <_vfiprintf_r+0x6b6>
  401f4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401f52:	f7ff bbf4 	b.w	40173e <_vfiprintf_r+0x462>
  401f56:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401f5a:	e491      	b.n	401880 <_vfiprintf_r+0x5a4>
  401f5c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401f60:	e469      	b.n	401836 <_vfiprintf_r+0x55a>
  401f62:	bf00      	nop
  401f64:	004040d4 	.word	0x004040d4
  401f68:	004040cc 	.word	0x004040cc

00401f6c <__sbprintf>:
  401f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401f70:	460c      	mov	r4, r1
  401f72:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  401f76:	8989      	ldrh	r1, [r1, #12]
  401f78:	6e66      	ldr	r6, [r4, #100]	; 0x64
  401f7a:	89e5      	ldrh	r5, [r4, #14]
  401f7c:	9619      	str	r6, [sp, #100]	; 0x64
  401f7e:	f021 0102 	bic.w	r1, r1, #2
  401f82:	4606      	mov	r6, r0
  401f84:	69e0      	ldr	r0, [r4, #28]
  401f86:	f8ad 100c 	strh.w	r1, [sp, #12]
  401f8a:	4617      	mov	r7, r2
  401f8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401f90:	6a62      	ldr	r2, [r4, #36]	; 0x24
  401f92:	f8ad 500e 	strh.w	r5, [sp, #14]
  401f96:	4698      	mov	r8, r3
  401f98:	ad1a      	add	r5, sp, #104	; 0x68
  401f9a:	2300      	movs	r3, #0
  401f9c:	9007      	str	r0, [sp, #28]
  401f9e:	a816      	add	r0, sp, #88	; 0x58
  401fa0:	9209      	str	r2, [sp, #36]	; 0x24
  401fa2:	9306      	str	r3, [sp, #24]
  401fa4:	9500      	str	r5, [sp, #0]
  401fa6:	9504      	str	r5, [sp, #16]
  401fa8:	9102      	str	r1, [sp, #8]
  401faa:	9105      	str	r1, [sp, #20]
  401fac:	f000 fd80 	bl	402ab0 <__retarget_lock_init_recursive>
  401fb0:	4643      	mov	r3, r8
  401fb2:	463a      	mov	r2, r7
  401fb4:	4669      	mov	r1, sp
  401fb6:	4630      	mov	r0, r6
  401fb8:	f7ff f990 	bl	4012dc <_vfiprintf_r>
  401fbc:	1e05      	subs	r5, r0, #0
  401fbe:	db07      	blt.n	401fd0 <__sbprintf+0x64>
  401fc0:	4630      	mov	r0, r6
  401fc2:	4669      	mov	r1, sp
  401fc4:	f000 f928 	bl	402218 <_fflush_r>
  401fc8:	2800      	cmp	r0, #0
  401fca:	bf18      	it	ne
  401fcc:	f04f 35ff 	movne.w	r5, #4294967295
  401fd0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  401fd4:	065b      	lsls	r3, r3, #25
  401fd6:	d503      	bpl.n	401fe0 <__sbprintf+0x74>
  401fd8:	89a3      	ldrh	r3, [r4, #12]
  401fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401fde:	81a3      	strh	r3, [r4, #12]
  401fe0:	9816      	ldr	r0, [sp, #88]	; 0x58
  401fe2:	f000 fd67 	bl	402ab4 <__retarget_lock_close_recursive>
  401fe6:	4628      	mov	r0, r5
  401fe8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  401fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00401ff0 <__swsetup_r>:
  401ff0:	b538      	push	{r3, r4, r5, lr}
  401ff2:	4b30      	ldr	r3, [pc, #192]	; (4020b4 <__swsetup_r+0xc4>)
  401ff4:	681b      	ldr	r3, [r3, #0]
  401ff6:	4605      	mov	r5, r0
  401ff8:	460c      	mov	r4, r1
  401ffa:	b113      	cbz	r3, 402002 <__swsetup_r+0x12>
  401ffc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401ffe:	2a00      	cmp	r2, #0
  402000:	d038      	beq.n	402074 <__swsetup_r+0x84>
  402002:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402006:	b293      	uxth	r3, r2
  402008:	0718      	lsls	r0, r3, #28
  40200a:	d50c      	bpl.n	402026 <__swsetup_r+0x36>
  40200c:	6920      	ldr	r0, [r4, #16]
  40200e:	b1a8      	cbz	r0, 40203c <__swsetup_r+0x4c>
  402010:	f013 0201 	ands.w	r2, r3, #1
  402014:	d01e      	beq.n	402054 <__swsetup_r+0x64>
  402016:	6963      	ldr	r3, [r4, #20]
  402018:	2200      	movs	r2, #0
  40201a:	425b      	negs	r3, r3
  40201c:	61a3      	str	r3, [r4, #24]
  40201e:	60a2      	str	r2, [r4, #8]
  402020:	b1f0      	cbz	r0, 402060 <__swsetup_r+0x70>
  402022:	2000      	movs	r0, #0
  402024:	bd38      	pop	{r3, r4, r5, pc}
  402026:	06d9      	lsls	r1, r3, #27
  402028:	d53c      	bpl.n	4020a4 <__swsetup_r+0xb4>
  40202a:	0758      	lsls	r0, r3, #29
  40202c:	d426      	bmi.n	40207c <__swsetup_r+0x8c>
  40202e:	6920      	ldr	r0, [r4, #16]
  402030:	f042 0308 	orr.w	r3, r2, #8
  402034:	81a3      	strh	r3, [r4, #12]
  402036:	b29b      	uxth	r3, r3
  402038:	2800      	cmp	r0, #0
  40203a:	d1e9      	bne.n	402010 <__swsetup_r+0x20>
  40203c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402040:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402044:	d0e4      	beq.n	402010 <__swsetup_r+0x20>
  402046:	4628      	mov	r0, r5
  402048:	4621      	mov	r1, r4
  40204a:	f000 fd67 	bl	402b1c <__smakebuf_r>
  40204e:	89a3      	ldrh	r3, [r4, #12]
  402050:	6920      	ldr	r0, [r4, #16]
  402052:	e7dd      	b.n	402010 <__swsetup_r+0x20>
  402054:	0799      	lsls	r1, r3, #30
  402056:	bf58      	it	pl
  402058:	6962      	ldrpl	r2, [r4, #20]
  40205a:	60a2      	str	r2, [r4, #8]
  40205c:	2800      	cmp	r0, #0
  40205e:	d1e0      	bne.n	402022 <__swsetup_r+0x32>
  402060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402064:	061a      	lsls	r2, r3, #24
  402066:	d5dd      	bpl.n	402024 <__swsetup_r+0x34>
  402068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40206c:	81a3      	strh	r3, [r4, #12]
  40206e:	f04f 30ff 	mov.w	r0, #4294967295
  402072:	bd38      	pop	{r3, r4, r5, pc}
  402074:	4618      	mov	r0, r3
  402076:	f000 f939 	bl	4022ec <__sinit>
  40207a:	e7c2      	b.n	402002 <__swsetup_r+0x12>
  40207c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40207e:	b151      	cbz	r1, 402096 <__swsetup_r+0xa6>
  402080:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402084:	4299      	cmp	r1, r3
  402086:	d004      	beq.n	402092 <__swsetup_r+0xa2>
  402088:	4628      	mov	r0, r5
  40208a:	f000 fa55 	bl	402538 <_free_r>
  40208e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402092:	2300      	movs	r3, #0
  402094:	6323      	str	r3, [r4, #48]	; 0x30
  402096:	2300      	movs	r3, #0
  402098:	6920      	ldr	r0, [r4, #16]
  40209a:	6063      	str	r3, [r4, #4]
  40209c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4020a0:	6020      	str	r0, [r4, #0]
  4020a2:	e7c5      	b.n	402030 <__swsetup_r+0x40>
  4020a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4020a8:	2309      	movs	r3, #9
  4020aa:	602b      	str	r3, [r5, #0]
  4020ac:	f04f 30ff 	mov.w	r0, #4294967295
  4020b0:	81a2      	strh	r2, [r4, #12]
  4020b2:	bd38      	pop	{r3, r4, r5, pc}
  4020b4:	20000014 	.word	0x20000014

004020b8 <register_fini>:
  4020b8:	4b02      	ldr	r3, [pc, #8]	; (4020c4 <register_fini+0xc>)
  4020ba:	b113      	cbz	r3, 4020c2 <register_fini+0xa>
  4020bc:	4802      	ldr	r0, [pc, #8]	; (4020c8 <register_fini+0x10>)
  4020be:	f000 b805 	b.w	4020cc <atexit>
  4020c2:	4770      	bx	lr
  4020c4:	00000000 	.word	0x00000000
  4020c8:	0040235d 	.word	0x0040235d

004020cc <atexit>:
  4020cc:	2300      	movs	r3, #0
  4020ce:	4601      	mov	r1, r0
  4020d0:	461a      	mov	r2, r3
  4020d2:	4618      	mov	r0, r3
  4020d4:	f001 bccc 	b.w	403a70 <__register_exitproc>

004020d8 <__sflush_r>:
  4020d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4020dc:	b29a      	uxth	r2, r3
  4020de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4020e2:	460d      	mov	r5, r1
  4020e4:	0711      	lsls	r1, r2, #28
  4020e6:	4680      	mov	r8, r0
  4020e8:	d43a      	bmi.n	402160 <__sflush_r+0x88>
  4020ea:	686a      	ldr	r2, [r5, #4]
  4020ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4020f0:	2a00      	cmp	r2, #0
  4020f2:	81ab      	strh	r3, [r5, #12]
  4020f4:	dd6f      	ble.n	4021d6 <__sflush_r+0xfe>
  4020f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4020f8:	2c00      	cmp	r4, #0
  4020fa:	d049      	beq.n	402190 <__sflush_r+0xb8>
  4020fc:	2200      	movs	r2, #0
  4020fe:	b29b      	uxth	r3, r3
  402100:	f8d8 6000 	ldr.w	r6, [r8]
  402104:	f8c8 2000 	str.w	r2, [r8]
  402108:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40210c:	d067      	beq.n	4021de <__sflush_r+0x106>
  40210e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402110:	075f      	lsls	r7, r3, #29
  402112:	d505      	bpl.n	402120 <__sflush_r+0x48>
  402114:	6869      	ldr	r1, [r5, #4]
  402116:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402118:	1a52      	subs	r2, r2, r1
  40211a:	b10b      	cbz	r3, 402120 <__sflush_r+0x48>
  40211c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40211e:	1ad2      	subs	r2, r2, r3
  402120:	2300      	movs	r3, #0
  402122:	69e9      	ldr	r1, [r5, #28]
  402124:	4640      	mov	r0, r8
  402126:	47a0      	blx	r4
  402128:	1c44      	adds	r4, r0, #1
  40212a:	d03c      	beq.n	4021a6 <__sflush_r+0xce>
  40212c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402130:	692a      	ldr	r2, [r5, #16]
  402132:	602a      	str	r2, [r5, #0]
  402134:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402138:	2200      	movs	r2, #0
  40213a:	81ab      	strh	r3, [r5, #12]
  40213c:	04db      	lsls	r3, r3, #19
  40213e:	606a      	str	r2, [r5, #4]
  402140:	d447      	bmi.n	4021d2 <__sflush_r+0xfa>
  402142:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402144:	f8c8 6000 	str.w	r6, [r8]
  402148:	b311      	cbz	r1, 402190 <__sflush_r+0xb8>
  40214a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40214e:	4299      	cmp	r1, r3
  402150:	d002      	beq.n	402158 <__sflush_r+0x80>
  402152:	4640      	mov	r0, r8
  402154:	f000 f9f0 	bl	402538 <_free_r>
  402158:	2000      	movs	r0, #0
  40215a:	6328      	str	r0, [r5, #48]	; 0x30
  40215c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402160:	692e      	ldr	r6, [r5, #16]
  402162:	b1ae      	cbz	r6, 402190 <__sflush_r+0xb8>
  402164:	682c      	ldr	r4, [r5, #0]
  402166:	602e      	str	r6, [r5, #0]
  402168:	0791      	lsls	r1, r2, #30
  40216a:	bf0c      	ite	eq
  40216c:	696b      	ldreq	r3, [r5, #20]
  40216e:	2300      	movne	r3, #0
  402170:	1ba4      	subs	r4, r4, r6
  402172:	60ab      	str	r3, [r5, #8]
  402174:	e00a      	b.n	40218c <__sflush_r+0xb4>
  402176:	4623      	mov	r3, r4
  402178:	4632      	mov	r2, r6
  40217a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40217c:	69e9      	ldr	r1, [r5, #28]
  40217e:	4640      	mov	r0, r8
  402180:	47b8      	blx	r7
  402182:	2800      	cmp	r0, #0
  402184:	eba4 0400 	sub.w	r4, r4, r0
  402188:	4406      	add	r6, r0
  40218a:	dd04      	ble.n	402196 <__sflush_r+0xbe>
  40218c:	2c00      	cmp	r4, #0
  40218e:	dcf2      	bgt.n	402176 <__sflush_r+0x9e>
  402190:	2000      	movs	r0, #0
  402192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402196:	89ab      	ldrh	r3, [r5, #12]
  402198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40219c:	81ab      	strh	r3, [r5, #12]
  40219e:	f04f 30ff 	mov.w	r0, #4294967295
  4021a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021a6:	f8d8 4000 	ldr.w	r4, [r8]
  4021aa:	2c1d      	cmp	r4, #29
  4021ac:	d8f3      	bhi.n	402196 <__sflush_r+0xbe>
  4021ae:	4b19      	ldr	r3, [pc, #100]	; (402214 <__sflush_r+0x13c>)
  4021b0:	40e3      	lsrs	r3, r4
  4021b2:	43db      	mvns	r3, r3
  4021b4:	f013 0301 	ands.w	r3, r3, #1
  4021b8:	d1ed      	bne.n	402196 <__sflush_r+0xbe>
  4021ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4021be:	606b      	str	r3, [r5, #4]
  4021c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4021c4:	6929      	ldr	r1, [r5, #16]
  4021c6:	81ab      	strh	r3, [r5, #12]
  4021c8:	04da      	lsls	r2, r3, #19
  4021ca:	6029      	str	r1, [r5, #0]
  4021cc:	d5b9      	bpl.n	402142 <__sflush_r+0x6a>
  4021ce:	2c00      	cmp	r4, #0
  4021d0:	d1b7      	bne.n	402142 <__sflush_r+0x6a>
  4021d2:	6528      	str	r0, [r5, #80]	; 0x50
  4021d4:	e7b5      	b.n	402142 <__sflush_r+0x6a>
  4021d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4021d8:	2a00      	cmp	r2, #0
  4021da:	dc8c      	bgt.n	4020f6 <__sflush_r+0x1e>
  4021dc:	e7d8      	b.n	402190 <__sflush_r+0xb8>
  4021de:	2301      	movs	r3, #1
  4021e0:	69e9      	ldr	r1, [r5, #28]
  4021e2:	4640      	mov	r0, r8
  4021e4:	47a0      	blx	r4
  4021e6:	1c43      	adds	r3, r0, #1
  4021e8:	4602      	mov	r2, r0
  4021ea:	d002      	beq.n	4021f2 <__sflush_r+0x11a>
  4021ec:	89ab      	ldrh	r3, [r5, #12]
  4021ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4021f0:	e78e      	b.n	402110 <__sflush_r+0x38>
  4021f2:	f8d8 3000 	ldr.w	r3, [r8]
  4021f6:	2b00      	cmp	r3, #0
  4021f8:	d0f8      	beq.n	4021ec <__sflush_r+0x114>
  4021fa:	2b1d      	cmp	r3, #29
  4021fc:	d001      	beq.n	402202 <__sflush_r+0x12a>
  4021fe:	2b16      	cmp	r3, #22
  402200:	d102      	bne.n	402208 <__sflush_r+0x130>
  402202:	f8c8 6000 	str.w	r6, [r8]
  402206:	e7c3      	b.n	402190 <__sflush_r+0xb8>
  402208:	89ab      	ldrh	r3, [r5, #12]
  40220a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40220e:	81ab      	strh	r3, [r5, #12]
  402210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402214:	20400001 	.word	0x20400001

00402218 <_fflush_r>:
  402218:	b538      	push	{r3, r4, r5, lr}
  40221a:	460d      	mov	r5, r1
  40221c:	4604      	mov	r4, r0
  40221e:	b108      	cbz	r0, 402224 <_fflush_r+0xc>
  402220:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402222:	b1bb      	cbz	r3, 402254 <_fflush_r+0x3c>
  402224:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402228:	b188      	cbz	r0, 40224e <_fflush_r+0x36>
  40222a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40222c:	07db      	lsls	r3, r3, #31
  40222e:	d401      	bmi.n	402234 <_fflush_r+0x1c>
  402230:	0581      	lsls	r1, r0, #22
  402232:	d517      	bpl.n	402264 <_fflush_r+0x4c>
  402234:	4620      	mov	r0, r4
  402236:	4629      	mov	r1, r5
  402238:	f7ff ff4e 	bl	4020d8 <__sflush_r>
  40223c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40223e:	07da      	lsls	r2, r3, #31
  402240:	4604      	mov	r4, r0
  402242:	d402      	bmi.n	40224a <_fflush_r+0x32>
  402244:	89ab      	ldrh	r3, [r5, #12]
  402246:	059b      	lsls	r3, r3, #22
  402248:	d507      	bpl.n	40225a <_fflush_r+0x42>
  40224a:	4620      	mov	r0, r4
  40224c:	bd38      	pop	{r3, r4, r5, pc}
  40224e:	4604      	mov	r4, r0
  402250:	4620      	mov	r0, r4
  402252:	bd38      	pop	{r3, r4, r5, pc}
  402254:	f000 f84a 	bl	4022ec <__sinit>
  402258:	e7e4      	b.n	402224 <_fflush_r+0xc>
  40225a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40225c:	f000 fc2e 	bl	402abc <__retarget_lock_release_recursive>
  402260:	4620      	mov	r0, r4
  402262:	bd38      	pop	{r3, r4, r5, pc}
  402264:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402266:	f000 fc27 	bl	402ab8 <__retarget_lock_acquire_recursive>
  40226a:	e7e3      	b.n	402234 <_fflush_r+0x1c>

0040226c <fflush>:
  40226c:	b120      	cbz	r0, 402278 <fflush+0xc>
  40226e:	4b05      	ldr	r3, [pc, #20]	; (402284 <fflush+0x18>)
  402270:	4601      	mov	r1, r0
  402272:	6818      	ldr	r0, [r3, #0]
  402274:	f7ff bfd0 	b.w	402218 <_fflush_r>
  402278:	4b03      	ldr	r3, [pc, #12]	; (402288 <fflush+0x1c>)
  40227a:	4904      	ldr	r1, [pc, #16]	; (40228c <fflush+0x20>)
  40227c:	6818      	ldr	r0, [r3, #0]
  40227e:	f000 bbdf 	b.w	402a40 <_fwalk_reent>
  402282:	bf00      	nop
  402284:	20000014 	.word	0x20000014
  402288:	0040409c 	.word	0x0040409c
  40228c:	00402219 	.word	0x00402219

00402290 <_cleanup_r>:
  402290:	4901      	ldr	r1, [pc, #4]	; (402298 <_cleanup_r+0x8>)
  402292:	f000 bbd5 	b.w	402a40 <_fwalk_reent>
  402296:	bf00      	nop
  402298:	00403b59 	.word	0x00403b59

0040229c <std.isra.0>:
  40229c:	b510      	push	{r4, lr}
  40229e:	2300      	movs	r3, #0
  4022a0:	4604      	mov	r4, r0
  4022a2:	8181      	strh	r1, [r0, #12]
  4022a4:	81c2      	strh	r2, [r0, #14]
  4022a6:	6003      	str	r3, [r0, #0]
  4022a8:	6043      	str	r3, [r0, #4]
  4022aa:	6083      	str	r3, [r0, #8]
  4022ac:	6643      	str	r3, [r0, #100]	; 0x64
  4022ae:	6103      	str	r3, [r0, #16]
  4022b0:	6143      	str	r3, [r0, #20]
  4022b2:	6183      	str	r3, [r0, #24]
  4022b4:	4619      	mov	r1, r3
  4022b6:	2208      	movs	r2, #8
  4022b8:	305c      	adds	r0, #92	; 0x5c
  4022ba:	f7fe fdc1 	bl	400e40 <memset>
  4022be:	4807      	ldr	r0, [pc, #28]	; (4022dc <std.isra.0+0x40>)
  4022c0:	4907      	ldr	r1, [pc, #28]	; (4022e0 <std.isra.0+0x44>)
  4022c2:	4a08      	ldr	r2, [pc, #32]	; (4022e4 <std.isra.0+0x48>)
  4022c4:	4b08      	ldr	r3, [pc, #32]	; (4022e8 <std.isra.0+0x4c>)
  4022c6:	6220      	str	r0, [r4, #32]
  4022c8:	61e4      	str	r4, [r4, #28]
  4022ca:	6261      	str	r1, [r4, #36]	; 0x24
  4022cc:	62a2      	str	r2, [r4, #40]	; 0x28
  4022ce:	62e3      	str	r3, [r4, #44]	; 0x2c
  4022d0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4022d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4022d8:	f000 bbea 	b.w	402ab0 <__retarget_lock_init_recursive>
  4022dc:	0040389d 	.word	0x0040389d
  4022e0:	004038c1 	.word	0x004038c1
  4022e4:	004038fd 	.word	0x004038fd
  4022e8:	0040391d 	.word	0x0040391d

004022ec <__sinit>:
  4022ec:	b510      	push	{r4, lr}
  4022ee:	4604      	mov	r4, r0
  4022f0:	4812      	ldr	r0, [pc, #72]	; (40233c <__sinit+0x50>)
  4022f2:	f000 fbe1 	bl	402ab8 <__retarget_lock_acquire_recursive>
  4022f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4022f8:	b9d2      	cbnz	r2, 402330 <__sinit+0x44>
  4022fa:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4022fe:	4810      	ldr	r0, [pc, #64]	; (402340 <__sinit+0x54>)
  402300:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402304:	2103      	movs	r1, #3
  402306:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40230a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40230c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  402310:	6860      	ldr	r0, [r4, #4]
  402312:	2104      	movs	r1, #4
  402314:	f7ff ffc2 	bl	40229c <std.isra.0>
  402318:	2201      	movs	r2, #1
  40231a:	2109      	movs	r1, #9
  40231c:	68a0      	ldr	r0, [r4, #8]
  40231e:	f7ff ffbd 	bl	40229c <std.isra.0>
  402322:	2202      	movs	r2, #2
  402324:	2112      	movs	r1, #18
  402326:	68e0      	ldr	r0, [r4, #12]
  402328:	f7ff ffb8 	bl	40229c <std.isra.0>
  40232c:	2301      	movs	r3, #1
  40232e:	63a3      	str	r3, [r4, #56]	; 0x38
  402330:	4802      	ldr	r0, [pc, #8]	; (40233c <__sinit+0x50>)
  402332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402336:	f000 bbc1 	b.w	402abc <__retarget_lock_release_recursive>
  40233a:	bf00      	nop
  40233c:	20000aa4 	.word	0x20000aa4
  402340:	00402291 	.word	0x00402291

00402344 <__sfp_lock_acquire>:
  402344:	4801      	ldr	r0, [pc, #4]	; (40234c <__sfp_lock_acquire+0x8>)
  402346:	f000 bbb7 	b.w	402ab8 <__retarget_lock_acquire_recursive>
  40234a:	bf00      	nop
  40234c:	20000ab8 	.word	0x20000ab8

00402350 <__sfp_lock_release>:
  402350:	4801      	ldr	r0, [pc, #4]	; (402358 <__sfp_lock_release+0x8>)
  402352:	f000 bbb3 	b.w	402abc <__retarget_lock_release_recursive>
  402356:	bf00      	nop
  402358:	20000ab8 	.word	0x20000ab8

0040235c <__libc_fini_array>:
  40235c:	b538      	push	{r3, r4, r5, lr}
  40235e:	4c0a      	ldr	r4, [pc, #40]	; (402388 <__libc_fini_array+0x2c>)
  402360:	4d0a      	ldr	r5, [pc, #40]	; (40238c <__libc_fini_array+0x30>)
  402362:	1b64      	subs	r4, r4, r5
  402364:	10a4      	asrs	r4, r4, #2
  402366:	d00a      	beq.n	40237e <__libc_fini_array+0x22>
  402368:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40236c:	3b01      	subs	r3, #1
  40236e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402372:	3c01      	subs	r4, #1
  402374:	f855 3904 	ldr.w	r3, [r5], #-4
  402378:	4798      	blx	r3
  40237a:	2c00      	cmp	r4, #0
  40237c:	d1f9      	bne.n	402372 <__libc_fini_array+0x16>
  40237e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402382:	f001 bf49 	b.w	404218 <_fini>
  402386:	bf00      	nop
  402388:	00404228 	.word	0x00404228
  40238c:	00404224 	.word	0x00404224

00402390 <__fputwc>:
  402390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402394:	b082      	sub	sp, #8
  402396:	4680      	mov	r8, r0
  402398:	4689      	mov	r9, r1
  40239a:	4614      	mov	r4, r2
  40239c:	f000 fb7a 	bl	402a94 <__locale_mb_cur_max>
  4023a0:	2801      	cmp	r0, #1
  4023a2:	d036      	beq.n	402412 <__fputwc+0x82>
  4023a4:	464a      	mov	r2, r9
  4023a6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4023aa:	a901      	add	r1, sp, #4
  4023ac:	4640      	mov	r0, r8
  4023ae:	f001 fb11 	bl	4039d4 <_wcrtomb_r>
  4023b2:	1c42      	adds	r2, r0, #1
  4023b4:	4606      	mov	r6, r0
  4023b6:	d025      	beq.n	402404 <__fputwc+0x74>
  4023b8:	b3a8      	cbz	r0, 402426 <__fputwc+0x96>
  4023ba:	f89d e004 	ldrb.w	lr, [sp, #4]
  4023be:	2500      	movs	r5, #0
  4023c0:	f10d 0a04 	add.w	sl, sp, #4
  4023c4:	e009      	b.n	4023da <__fputwc+0x4a>
  4023c6:	6823      	ldr	r3, [r4, #0]
  4023c8:	1c5a      	adds	r2, r3, #1
  4023ca:	6022      	str	r2, [r4, #0]
  4023cc:	f883 e000 	strb.w	lr, [r3]
  4023d0:	3501      	adds	r5, #1
  4023d2:	42b5      	cmp	r5, r6
  4023d4:	d227      	bcs.n	402426 <__fputwc+0x96>
  4023d6:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4023da:	68a3      	ldr	r3, [r4, #8]
  4023dc:	3b01      	subs	r3, #1
  4023de:	2b00      	cmp	r3, #0
  4023e0:	60a3      	str	r3, [r4, #8]
  4023e2:	daf0      	bge.n	4023c6 <__fputwc+0x36>
  4023e4:	69a7      	ldr	r7, [r4, #24]
  4023e6:	42bb      	cmp	r3, r7
  4023e8:	4671      	mov	r1, lr
  4023ea:	4622      	mov	r2, r4
  4023ec:	4640      	mov	r0, r8
  4023ee:	db02      	blt.n	4023f6 <__fputwc+0x66>
  4023f0:	f1be 0f0a 	cmp.w	lr, #10
  4023f4:	d1e7      	bne.n	4023c6 <__fputwc+0x36>
  4023f6:	f001 fa95 	bl	403924 <__swbuf_r>
  4023fa:	1c43      	adds	r3, r0, #1
  4023fc:	d1e8      	bne.n	4023d0 <__fputwc+0x40>
  4023fe:	b002      	add	sp, #8
  402400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402404:	89a3      	ldrh	r3, [r4, #12]
  402406:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40240a:	81a3      	strh	r3, [r4, #12]
  40240c:	b002      	add	sp, #8
  40240e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402412:	f109 33ff 	add.w	r3, r9, #4294967295
  402416:	2bfe      	cmp	r3, #254	; 0xfe
  402418:	d8c4      	bhi.n	4023a4 <__fputwc+0x14>
  40241a:	fa5f fe89 	uxtb.w	lr, r9
  40241e:	4606      	mov	r6, r0
  402420:	f88d e004 	strb.w	lr, [sp, #4]
  402424:	e7cb      	b.n	4023be <__fputwc+0x2e>
  402426:	4648      	mov	r0, r9
  402428:	b002      	add	sp, #8
  40242a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40242e:	bf00      	nop

00402430 <_fputwc_r>:
  402430:	b530      	push	{r4, r5, lr}
  402432:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402434:	f013 0f01 	tst.w	r3, #1
  402438:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40243c:	4614      	mov	r4, r2
  40243e:	b083      	sub	sp, #12
  402440:	4605      	mov	r5, r0
  402442:	b29a      	uxth	r2, r3
  402444:	d101      	bne.n	40244a <_fputwc_r+0x1a>
  402446:	0590      	lsls	r0, r2, #22
  402448:	d51c      	bpl.n	402484 <_fputwc_r+0x54>
  40244a:	0490      	lsls	r0, r2, #18
  40244c:	d406      	bmi.n	40245c <_fputwc_r+0x2c>
  40244e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402450:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402454:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402458:	81a3      	strh	r3, [r4, #12]
  40245a:	6662      	str	r2, [r4, #100]	; 0x64
  40245c:	4628      	mov	r0, r5
  40245e:	4622      	mov	r2, r4
  402460:	f7ff ff96 	bl	402390 <__fputwc>
  402464:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402466:	07da      	lsls	r2, r3, #31
  402468:	4605      	mov	r5, r0
  40246a:	d402      	bmi.n	402472 <_fputwc_r+0x42>
  40246c:	89a3      	ldrh	r3, [r4, #12]
  40246e:	059b      	lsls	r3, r3, #22
  402470:	d502      	bpl.n	402478 <_fputwc_r+0x48>
  402472:	4628      	mov	r0, r5
  402474:	b003      	add	sp, #12
  402476:	bd30      	pop	{r4, r5, pc}
  402478:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40247a:	f000 fb1f 	bl	402abc <__retarget_lock_release_recursive>
  40247e:	4628      	mov	r0, r5
  402480:	b003      	add	sp, #12
  402482:	bd30      	pop	{r4, r5, pc}
  402484:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402486:	9101      	str	r1, [sp, #4]
  402488:	f000 fb16 	bl	402ab8 <__retarget_lock_acquire_recursive>
  40248c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402490:	9901      	ldr	r1, [sp, #4]
  402492:	b29a      	uxth	r2, r3
  402494:	e7d9      	b.n	40244a <_fputwc_r+0x1a>
  402496:	bf00      	nop

00402498 <_malloc_trim_r>:
  402498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40249a:	4f24      	ldr	r7, [pc, #144]	; (40252c <_malloc_trim_r+0x94>)
  40249c:	460c      	mov	r4, r1
  40249e:	4606      	mov	r6, r0
  4024a0:	f000 ffa4 	bl	4033ec <__malloc_lock>
  4024a4:	68bb      	ldr	r3, [r7, #8]
  4024a6:	685d      	ldr	r5, [r3, #4]
  4024a8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4024ac:	310f      	adds	r1, #15
  4024ae:	f025 0503 	bic.w	r5, r5, #3
  4024b2:	4429      	add	r1, r5
  4024b4:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4024b8:	f021 010f 	bic.w	r1, r1, #15
  4024bc:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4024c0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4024c4:	db07      	blt.n	4024d6 <_malloc_trim_r+0x3e>
  4024c6:	2100      	movs	r1, #0
  4024c8:	4630      	mov	r0, r6
  4024ca:	f001 f9d5 	bl	403878 <_sbrk_r>
  4024ce:	68bb      	ldr	r3, [r7, #8]
  4024d0:	442b      	add	r3, r5
  4024d2:	4298      	cmp	r0, r3
  4024d4:	d004      	beq.n	4024e0 <_malloc_trim_r+0x48>
  4024d6:	4630      	mov	r0, r6
  4024d8:	f000 ff8e 	bl	4033f8 <__malloc_unlock>
  4024dc:	2000      	movs	r0, #0
  4024de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4024e0:	4261      	negs	r1, r4
  4024e2:	4630      	mov	r0, r6
  4024e4:	f001 f9c8 	bl	403878 <_sbrk_r>
  4024e8:	3001      	adds	r0, #1
  4024ea:	d00d      	beq.n	402508 <_malloc_trim_r+0x70>
  4024ec:	4b10      	ldr	r3, [pc, #64]	; (402530 <_malloc_trim_r+0x98>)
  4024ee:	68ba      	ldr	r2, [r7, #8]
  4024f0:	6819      	ldr	r1, [r3, #0]
  4024f2:	1b2d      	subs	r5, r5, r4
  4024f4:	f045 0501 	orr.w	r5, r5, #1
  4024f8:	4630      	mov	r0, r6
  4024fa:	1b09      	subs	r1, r1, r4
  4024fc:	6055      	str	r5, [r2, #4]
  4024fe:	6019      	str	r1, [r3, #0]
  402500:	f000 ff7a 	bl	4033f8 <__malloc_unlock>
  402504:	2001      	movs	r0, #1
  402506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402508:	2100      	movs	r1, #0
  40250a:	4630      	mov	r0, r6
  40250c:	f001 f9b4 	bl	403878 <_sbrk_r>
  402510:	68ba      	ldr	r2, [r7, #8]
  402512:	1a83      	subs	r3, r0, r2
  402514:	2b0f      	cmp	r3, #15
  402516:	ddde      	ble.n	4024d6 <_malloc_trim_r+0x3e>
  402518:	4c06      	ldr	r4, [pc, #24]	; (402534 <_malloc_trim_r+0x9c>)
  40251a:	4905      	ldr	r1, [pc, #20]	; (402530 <_malloc_trim_r+0x98>)
  40251c:	6824      	ldr	r4, [r4, #0]
  40251e:	f043 0301 	orr.w	r3, r3, #1
  402522:	1b00      	subs	r0, r0, r4
  402524:	6053      	str	r3, [r2, #4]
  402526:	6008      	str	r0, [r1, #0]
  402528:	e7d5      	b.n	4024d6 <_malloc_trim_r+0x3e>
  40252a:	bf00      	nop
  40252c:	200005b0 	.word	0x200005b0
  402530:	20000a54 	.word	0x20000a54
  402534:	200009b8 	.word	0x200009b8

00402538 <_free_r>:
  402538:	2900      	cmp	r1, #0
  40253a:	d044      	beq.n	4025c6 <_free_r+0x8e>
  40253c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402540:	460d      	mov	r5, r1
  402542:	4680      	mov	r8, r0
  402544:	f000 ff52 	bl	4033ec <__malloc_lock>
  402548:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40254c:	4969      	ldr	r1, [pc, #420]	; (4026f4 <_free_r+0x1bc>)
  40254e:	f027 0301 	bic.w	r3, r7, #1
  402552:	f1a5 0408 	sub.w	r4, r5, #8
  402556:	18e2      	adds	r2, r4, r3
  402558:	688e      	ldr	r6, [r1, #8]
  40255a:	6850      	ldr	r0, [r2, #4]
  40255c:	42b2      	cmp	r2, r6
  40255e:	f020 0003 	bic.w	r0, r0, #3
  402562:	d05e      	beq.n	402622 <_free_r+0xea>
  402564:	07fe      	lsls	r6, r7, #31
  402566:	6050      	str	r0, [r2, #4]
  402568:	d40b      	bmi.n	402582 <_free_r+0x4a>
  40256a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40256e:	1be4      	subs	r4, r4, r7
  402570:	f101 0e08 	add.w	lr, r1, #8
  402574:	68a5      	ldr	r5, [r4, #8]
  402576:	4575      	cmp	r5, lr
  402578:	443b      	add	r3, r7
  40257a:	d06d      	beq.n	402658 <_free_r+0x120>
  40257c:	68e7      	ldr	r7, [r4, #12]
  40257e:	60ef      	str	r7, [r5, #12]
  402580:	60bd      	str	r5, [r7, #8]
  402582:	1815      	adds	r5, r2, r0
  402584:	686d      	ldr	r5, [r5, #4]
  402586:	07ed      	lsls	r5, r5, #31
  402588:	d53e      	bpl.n	402608 <_free_r+0xd0>
  40258a:	f043 0201 	orr.w	r2, r3, #1
  40258e:	6062      	str	r2, [r4, #4]
  402590:	50e3      	str	r3, [r4, r3]
  402592:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402596:	d217      	bcs.n	4025c8 <_free_r+0x90>
  402598:	08db      	lsrs	r3, r3, #3
  40259a:	1c58      	adds	r0, r3, #1
  40259c:	109a      	asrs	r2, r3, #2
  40259e:	684d      	ldr	r5, [r1, #4]
  4025a0:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4025a4:	60a7      	str	r7, [r4, #8]
  4025a6:	2301      	movs	r3, #1
  4025a8:	4093      	lsls	r3, r2
  4025aa:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4025ae:	432b      	orrs	r3, r5
  4025b0:	3a08      	subs	r2, #8
  4025b2:	60e2      	str	r2, [r4, #12]
  4025b4:	604b      	str	r3, [r1, #4]
  4025b6:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4025ba:	60fc      	str	r4, [r7, #12]
  4025bc:	4640      	mov	r0, r8
  4025be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4025c2:	f000 bf19 	b.w	4033f8 <__malloc_unlock>
  4025c6:	4770      	bx	lr
  4025c8:	0a5a      	lsrs	r2, r3, #9
  4025ca:	2a04      	cmp	r2, #4
  4025cc:	d852      	bhi.n	402674 <_free_r+0x13c>
  4025ce:	099a      	lsrs	r2, r3, #6
  4025d0:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4025d4:	00ff      	lsls	r7, r7, #3
  4025d6:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4025da:	19c8      	adds	r0, r1, r7
  4025dc:	59ca      	ldr	r2, [r1, r7]
  4025de:	3808      	subs	r0, #8
  4025e0:	4290      	cmp	r0, r2
  4025e2:	d04f      	beq.n	402684 <_free_r+0x14c>
  4025e4:	6851      	ldr	r1, [r2, #4]
  4025e6:	f021 0103 	bic.w	r1, r1, #3
  4025ea:	428b      	cmp	r3, r1
  4025ec:	d232      	bcs.n	402654 <_free_r+0x11c>
  4025ee:	6892      	ldr	r2, [r2, #8]
  4025f0:	4290      	cmp	r0, r2
  4025f2:	d1f7      	bne.n	4025e4 <_free_r+0xac>
  4025f4:	68c3      	ldr	r3, [r0, #12]
  4025f6:	60a0      	str	r0, [r4, #8]
  4025f8:	60e3      	str	r3, [r4, #12]
  4025fa:	609c      	str	r4, [r3, #8]
  4025fc:	60c4      	str	r4, [r0, #12]
  4025fe:	4640      	mov	r0, r8
  402600:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402604:	f000 bef8 	b.w	4033f8 <__malloc_unlock>
  402608:	6895      	ldr	r5, [r2, #8]
  40260a:	4f3b      	ldr	r7, [pc, #236]	; (4026f8 <_free_r+0x1c0>)
  40260c:	42bd      	cmp	r5, r7
  40260e:	4403      	add	r3, r0
  402610:	d040      	beq.n	402694 <_free_r+0x15c>
  402612:	68d0      	ldr	r0, [r2, #12]
  402614:	60e8      	str	r0, [r5, #12]
  402616:	f043 0201 	orr.w	r2, r3, #1
  40261a:	6085      	str	r5, [r0, #8]
  40261c:	6062      	str	r2, [r4, #4]
  40261e:	50e3      	str	r3, [r4, r3]
  402620:	e7b7      	b.n	402592 <_free_r+0x5a>
  402622:	07ff      	lsls	r7, r7, #31
  402624:	4403      	add	r3, r0
  402626:	d407      	bmi.n	402638 <_free_r+0x100>
  402628:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40262c:	1aa4      	subs	r4, r4, r2
  40262e:	4413      	add	r3, r2
  402630:	68a0      	ldr	r0, [r4, #8]
  402632:	68e2      	ldr	r2, [r4, #12]
  402634:	60c2      	str	r2, [r0, #12]
  402636:	6090      	str	r0, [r2, #8]
  402638:	4a30      	ldr	r2, [pc, #192]	; (4026fc <_free_r+0x1c4>)
  40263a:	6812      	ldr	r2, [r2, #0]
  40263c:	f043 0001 	orr.w	r0, r3, #1
  402640:	4293      	cmp	r3, r2
  402642:	6060      	str	r0, [r4, #4]
  402644:	608c      	str	r4, [r1, #8]
  402646:	d3b9      	bcc.n	4025bc <_free_r+0x84>
  402648:	4b2d      	ldr	r3, [pc, #180]	; (402700 <_free_r+0x1c8>)
  40264a:	4640      	mov	r0, r8
  40264c:	6819      	ldr	r1, [r3, #0]
  40264e:	f7ff ff23 	bl	402498 <_malloc_trim_r>
  402652:	e7b3      	b.n	4025bc <_free_r+0x84>
  402654:	4610      	mov	r0, r2
  402656:	e7cd      	b.n	4025f4 <_free_r+0xbc>
  402658:	1811      	adds	r1, r2, r0
  40265a:	6849      	ldr	r1, [r1, #4]
  40265c:	07c9      	lsls	r1, r1, #31
  40265e:	d444      	bmi.n	4026ea <_free_r+0x1b2>
  402660:	6891      	ldr	r1, [r2, #8]
  402662:	68d2      	ldr	r2, [r2, #12]
  402664:	60ca      	str	r2, [r1, #12]
  402666:	4403      	add	r3, r0
  402668:	f043 0001 	orr.w	r0, r3, #1
  40266c:	6091      	str	r1, [r2, #8]
  40266e:	6060      	str	r0, [r4, #4]
  402670:	50e3      	str	r3, [r4, r3]
  402672:	e7a3      	b.n	4025bc <_free_r+0x84>
  402674:	2a14      	cmp	r2, #20
  402676:	d816      	bhi.n	4026a6 <_free_r+0x16e>
  402678:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40267c:	00ff      	lsls	r7, r7, #3
  40267e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402682:	e7aa      	b.n	4025da <_free_r+0xa2>
  402684:	10aa      	asrs	r2, r5, #2
  402686:	2301      	movs	r3, #1
  402688:	684d      	ldr	r5, [r1, #4]
  40268a:	4093      	lsls	r3, r2
  40268c:	432b      	orrs	r3, r5
  40268e:	604b      	str	r3, [r1, #4]
  402690:	4603      	mov	r3, r0
  402692:	e7b0      	b.n	4025f6 <_free_r+0xbe>
  402694:	f043 0201 	orr.w	r2, r3, #1
  402698:	614c      	str	r4, [r1, #20]
  40269a:	610c      	str	r4, [r1, #16]
  40269c:	60e5      	str	r5, [r4, #12]
  40269e:	60a5      	str	r5, [r4, #8]
  4026a0:	6062      	str	r2, [r4, #4]
  4026a2:	50e3      	str	r3, [r4, r3]
  4026a4:	e78a      	b.n	4025bc <_free_r+0x84>
  4026a6:	2a54      	cmp	r2, #84	; 0x54
  4026a8:	d806      	bhi.n	4026b8 <_free_r+0x180>
  4026aa:	0b1a      	lsrs	r2, r3, #12
  4026ac:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4026b0:	00ff      	lsls	r7, r7, #3
  4026b2:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4026b6:	e790      	b.n	4025da <_free_r+0xa2>
  4026b8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4026bc:	d806      	bhi.n	4026cc <_free_r+0x194>
  4026be:	0bda      	lsrs	r2, r3, #15
  4026c0:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4026c4:	00ff      	lsls	r7, r7, #3
  4026c6:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4026ca:	e786      	b.n	4025da <_free_r+0xa2>
  4026cc:	f240 5054 	movw	r0, #1364	; 0x554
  4026d0:	4282      	cmp	r2, r0
  4026d2:	d806      	bhi.n	4026e2 <_free_r+0x1aa>
  4026d4:	0c9a      	lsrs	r2, r3, #18
  4026d6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4026da:	00ff      	lsls	r7, r7, #3
  4026dc:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4026e0:	e77b      	b.n	4025da <_free_r+0xa2>
  4026e2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4026e6:	257e      	movs	r5, #126	; 0x7e
  4026e8:	e777      	b.n	4025da <_free_r+0xa2>
  4026ea:	f043 0101 	orr.w	r1, r3, #1
  4026ee:	6061      	str	r1, [r4, #4]
  4026f0:	6013      	str	r3, [r2, #0]
  4026f2:	e763      	b.n	4025bc <_free_r+0x84>
  4026f4:	200005b0 	.word	0x200005b0
  4026f8:	200005b8 	.word	0x200005b8
  4026fc:	200009bc 	.word	0x200009bc
  402700:	20000a84 	.word	0x20000a84

00402704 <__sfvwrite_r>:
  402704:	6893      	ldr	r3, [r2, #8]
  402706:	2b00      	cmp	r3, #0
  402708:	d073      	beq.n	4027f2 <__sfvwrite_r+0xee>
  40270a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40270e:	898b      	ldrh	r3, [r1, #12]
  402710:	b083      	sub	sp, #12
  402712:	460c      	mov	r4, r1
  402714:	0719      	lsls	r1, r3, #28
  402716:	9000      	str	r0, [sp, #0]
  402718:	4616      	mov	r6, r2
  40271a:	d526      	bpl.n	40276a <__sfvwrite_r+0x66>
  40271c:	6922      	ldr	r2, [r4, #16]
  40271e:	b322      	cbz	r2, 40276a <__sfvwrite_r+0x66>
  402720:	f013 0002 	ands.w	r0, r3, #2
  402724:	6835      	ldr	r5, [r6, #0]
  402726:	d02c      	beq.n	402782 <__sfvwrite_r+0x7e>
  402728:	f04f 0900 	mov.w	r9, #0
  40272c:	4fb0      	ldr	r7, [pc, #704]	; (4029f0 <__sfvwrite_r+0x2ec>)
  40272e:	46c8      	mov	r8, r9
  402730:	46b2      	mov	sl, r6
  402732:	45b8      	cmp	r8, r7
  402734:	4643      	mov	r3, r8
  402736:	464a      	mov	r2, r9
  402738:	bf28      	it	cs
  40273a:	463b      	movcs	r3, r7
  40273c:	9800      	ldr	r0, [sp, #0]
  40273e:	f1b8 0f00 	cmp.w	r8, #0
  402742:	d050      	beq.n	4027e6 <__sfvwrite_r+0xe2>
  402744:	69e1      	ldr	r1, [r4, #28]
  402746:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402748:	47b0      	blx	r6
  40274a:	2800      	cmp	r0, #0
  40274c:	dd58      	ble.n	402800 <__sfvwrite_r+0xfc>
  40274e:	f8da 3008 	ldr.w	r3, [sl, #8]
  402752:	1a1b      	subs	r3, r3, r0
  402754:	4481      	add	r9, r0
  402756:	eba8 0800 	sub.w	r8, r8, r0
  40275a:	f8ca 3008 	str.w	r3, [sl, #8]
  40275e:	2b00      	cmp	r3, #0
  402760:	d1e7      	bne.n	402732 <__sfvwrite_r+0x2e>
  402762:	2000      	movs	r0, #0
  402764:	b003      	add	sp, #12
  402766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40276a:	4621      	mov	r1, r4
  40276c:	9800      	ldr	r0, [sp, #0]
  40276e:	f7ff fc3f 	bl	401ff0 <__swsetup_r>
  402772:	2800      	cmp	r0, #0
  402774:	f040 8133 	bne.w	4029de <__sfvwrite_r+0x2da>
  402778:	89a3      	ldrh	r3, [r4, #12]
  40277a:	6835      	ldr	r5, [r6, #0]
  40277c:	f013 0002 	ands.w	r0, r3, #2
  402780:	d1d2      	bne.n	402728 <__sfvwrite_r+0x24>
  402782:	f013 0901 	ands.w	r9, r3, #1
  402786:	d145      	bne.n	402814 <__sfvwrite_r+0x110>
  402788:	464f      	mov	r7, r9
  40278a:	9601      	str	r6, [sp, #4]
  40278c:	b337      	cbz	r7, 4027dc <__sfvwrite_r+0xd8>
  40278e:	059a      	lsls	r2, r3, #22
  402790:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402794:	f140 8083 	bpl.w	40289e <__sfvwrite_r+0x19a>
  402798:	4547      	cmp	r7, r8
  40279a:	46c3      	mov	fp, r8
  40279c:	f0c0 80ab 	bcc.w	4028f6 <__sfvwrite_r+0x1f2>
  4027a0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4027a4:	f040 80ac 	bne.w	402900 <__sfvwrite_r+0x1fc>
  4027a8:	6820      	ldr	r0, [r4, #0]
  4027aa:	46ba      	mov	sl, r7
  4027ac:	465a      	mov	r2, fp
  4027ae:	4649      	mov	r1, r9
  4027b0:	f000 fdb8 	bl	403324 <memmove>
  4027b4:	68a2      	ldr	r2, [r4, #8]
  4027b6:	6823      	ldr	r3, [r4, #0]
  4027b8:	eba2 0208 	sub.w	r2, r2, r8
  4027bc:	445b      	add	r3, fp
  4027be:	60a2      	str	r2, [r4, #8]
  4027c0:	6023      	str	r3, [r4, #0]
  4027c2:	9a01      	ldr	r2, [sp, #4]
  4027c4:	6893      	ldr	r3, [r2, #8]
  4027c6:	eba3 030a 	sub.w	r3, r3, sl
  4027ca:	44d1      	add	r9, sl
  4027cc:	eba7 070a 	sub.w	r7, r7, sl
  4027d0:	6093      	str	r3, [r2, #8]
  4027d2:	2b00      	cmp	r3, #0
  4027d4:	d0c5      	beq.n	402762 <__sfvwrite_r+0x5e>
  4027d6:	89a3      	ldrh	r3, [r4, #12]
  4027d8:	2f00      	cmp	r7, #0
  4027da:	d1d8      	bne.n	40278e <__sfvwrite_r+0x8a>
  4027dc:	f8d5 9000 	ldr.w	r9, [r5]
  4027e0:	686f      	ldr	r7, [r5, #4]
  4027e2:	3508      	adds	r5, #8
  4027e4:	e7d2      	b.n	40278c <__sfvwrite_r+0x88>
  4027e6:	f8d5 9000 	ldr.w	r9, [r5]
  4027ea:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4027ee:	3508      	adds	r5, #8
  4027f0:	e79f      	b.n	402732 <__sfvwrite_r+0x2e>
  4027f2:	2000      	movs	r0, #0
  4027f4:	4770      	bx	lr
  4027f6:	4621      	mov	r1, r4
  4027f8:	9800      	ldr	r0, [sp, #0]
  4027fa:	f7ff fd0d 	bl	402218 <_fflush_r>
  4027fe:	b370      	cbz	r0, 40285e <__sfvwrite_r+0x15a>
  402800:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402808:	f04f 30ff 	mov.w	r0, #4294967295
  40280c:	81a3      	strh	r3, [r4, #12]
  40280e:	b003      	add	sp, #12
  402810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402814:	4681      	mov	r9, r0
  402816:	4633      	mov	r3, r6
  402818:	464e      	mov	r6, r9
  40281a:	46a8      	mov	r8, r5
  40281c:	469a      	mov	sl, r3
  40281e:	464d      	mov	r5, r9
  402820:	b34e      	cbz	r6, 402876 <__sfvwrite_r+0x172>
  402822:	b380      	cbz	r0, 402886 <__sfvwrite_r+0x182>
  402824:	6820      	ldr	r0, [r4, #0]
  402826:	6923      	ldr	r3, [r4, #16]
  402828:	6962      	ldr	r2, [r4, #20]
  40282a:	45b1      	cmp	r9, r6
  40282c:	46cb      	mov	fp, r9
  40282e:	bf28      	it	cs
  402830:	46b3      	movcs	fp, r6
  402832:	4298      	cmp	r0, r3
  402834:	465f      	mov	r7, fp
  402836:	d904      	bls.n	402842 <__sfvwrite_r+0x13e>
  402838:	68a3      	ldr	r3, [r4, #8]
  40283a:	4413      	add	r3, r2
  40283c:	459b      	cmp	fp, r3
  40283e:	f300 80a6 	bgt.w	40298e <__sfvwrite_r+0x28a>
  402842:	4593      	cmp	fp, r2
  402844:	db4b      	blt.n	4028de <__sfvwrite_r+0x1da>
  402846:	4613      	mov	r3, r2
  402848:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40284a:	69e1      	ldr	r1, [r4, #28]
  40284c:	9800      	ldr	r0, [sp, #0]
  40284e:	462a      	mov	r2, r5
  402850:	47b8      	blx	r7
  402852:	1e07      	subs	r7, r0, #0
  402854:	ddd4      	ble.n	402800 <__sfvwrite_r+0xfc>
  402856:	ebb9 0907 	subs.w	r9, r9, r7
  40285a:	d0cc      	beq.n	4027f6 <__sfvwrite_r+0xf2>
  40285c:	2001      	movs	r0, #1
  40285e:	f8da 3008 	ldr.w	r3, [sl, #8]
  402862:	1bdb      	subs	r3, r3, r7
  402864:	443d      	add	r5, r7
  402866:	1bf6      	subs	r6, r6, r7
  402868:	f8ca 3008 	str.w	r3, [sl, #8]
  40286c:	2b00      	cmp	r3, #0
  40286e:	f43f af78 	beq.w	402762 <__sfvwrite_r+0x5e>
  402872:	2e00      	cmp	r6, #0
  402874:	d1d5      	bne.n	402822 <__sfvwrite_r+0x11e>
  402876:	f108 0308 	add.w	r3, r8, #8
  40287a:	e913 0060 	ldmdb	r3, {r5, r6}
  40287e:	4698      	mov	r8, r3
  402880:	3308      	adds	r3, #8
  402882:	2e00      	cmp	r6, #0
  402884:	d0f9      	beq.n	40287a <__sfvwrite_r+0x176>
  402886:	4632      	mov	r2, r6
  402888:	210a      	movs	r1, #10
  40288a:	4628      	mov	r0, r5
  40288c:	f000 fc60 	bl	403150 <memchr>
  402890:	2800      	cmp	r0, #0
  402892:	f000 80a1 	beq.w	4029d8 <__sfvwrite_r+0x2d4>
  402896:	3001      	adds	r0, #1
  402898:	eba0 0905 	sub.w	r9, r0, r5
  40289c:	e7c2      	b.n	402824 <__sfvwrite_r+0x120>
  40289e:	6820      	ldr	r0, [r4, #0]
  4028a0:	6923      	ldr	r3, [r4, #16]
  4028a2:	4298      	cmp	r0, r3
  4028a4:	d802      	bhi.n	4028ac <__sfvwrite_r+0x1a8>
  4028a6:	6963      	ldr	r3, [r4, #20]
  4028a8:	429f      	cmp	r7, r3
  4028aa:	d25d      	bcs.n	402968 <__sfvwrite_r+0x264>
  4028ac:	45b8      	cmp	r8, r7
  4028ae:	bf28      	it	cs
  4028b0:	46b8      	movcs	r8, r7
  4028b2:	4642      	mov	r2, r8
  4028b4:	4649      	mov	r1, r9
  4028b6:	f000 fd35 	bl	403324 <memmove>
  4028ba:	68a3      	ldr	r3, [r4, #8]
  4028bc:	6822      	ldr	r2, [r4, #0]
  4028be:	eba3 0308 	sub.w	r3, r3, r8
  4028c2:	4442      	add	r2, r8
  4028c4:	60a3      	str	r3, [r4, #8]
  4028c6:	6022      	str	r2, [r4, #0]
  4028c8:	b10b      	cbz	r3, 4028ce <__sfvwrite_r+0x1ca>
  4028ca:	46c2      	mov	sl, r8
  4028cc:	e779      	b.n	4027c2 <__sfvwrite_r+0xbe>
  4028ce:	4621      	mov	r1, r4
  4028d0:	9800      	ldr	r0, [sp, #0]
  4028d2:	f7ff fca1 	bl	402218 <_fflush_r>
  4028d6:	2800      	cmp	r0, #0
  4028d8:	d192      	bne.n	402800 <__sfvwrite_r+0xfc>
  4028da:	46c2      	mov	sl, r8
  4028dc:	e771      	b.n	4027c2 <__sfvwrite_r+0xbe>
  4028de:	465a      	mov	r2, fp
  4028e0:	4629      	mov	r1, r5
  4028e2:	f000 fd1f 	bl	403324 <memmove>
  4028e6:	68a2      	ldr	r2, [r4, #8]
  4028e8:	6823      	ldr	r3, [r4, #0]
  4028ea:	eba2 020b 	sub.w	r2, r2, fp
  4028ee:	445b      	add	r3, fp
  4028f0:	60a2      	str	r2, [r4, #8]
  4028f2:	6023      	str	r3, [r4, #0]
  4028f4:	e7af      	b.n	402856 <__sfvwrite_r+0x152>
  4028f6:	6820      	ldr	r0, [r4, #0]
  4028f8:	46b8      	mov	r8, r7
  4028fa:	46ba      	mov	sl, r7
  4028fc:	46bb      	mov	fp, r7
  4028fe:	e755      	b.n	4027ac <__sfvwrite_r+0xa8>
  402900:	6962      	ldr	r2, [r4, #20]
  402902:	6820      	ldr	r0, [r4, #0]
  402904:	6921      	ldr	r1, [r4, #16]
  402906:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40290a:	eba0 0a01 	sub.w	sl, r0, r1
  40290e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402912:	f10a 0001 	add.w	r0, sl, #1
  402916:	ea4f 0868 	mov.w	r8, r8, asr #1
  40291a:	4438      	add	r0, r7
  40291c:	4540      	cmp	r0, r8
  40291e:	4642      	mov	r2, r8
  402920:	bf84      	itt	hi
  402922:	4680      	movhi	r8, r0
  402924:	4642      	movhi	r2, r8
  402926:	055b      	lsls	r3, r3, #21
  402928:	d544      	bpl.n	4029b4 <__sfvwrite_r+0x2b0>
  40292a:	4611      	mov	r1, r2
  40292c:	9800      	ldr	r0, [sp, #0]
  40292e:	f000 f947 	bl	402bc0 <_malloc_r>
  402932:	4683      	mov	fp, r0
  402934:	2800      	cmp	r0, #0
  402936:	d055      	beq.n	4029e4 <__sfvwrite_r+0x2e0>
  402938:	4652      	mov	r2, sl
  40293a:	6921      	ldr	r1, [r4, #16]
  40293c:	f000 fc58 	bl	4031f0 <memcpy>
  402940:	89a3      	ldrh	r3, [r4, #12]
  402942:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402946:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40294a:	81a3      	strh	r3, [r4, #12]
  40294c:	eb0b 000a 	add.w	r0, fp, sl
  402950:	eba8 030a 	sub.w	r3, r8, sl
  402954:	f8c4 b010 	str.w	fp, [r4, #16]
  402958:	f8c4 8014 	str.w	r8, [r4, #20]
  40295c:	6020      	str	r0, [r4, #0]
  40295e:	60a3      	str	r3, [r4, #8]
  402960:	46b8      	mov	r8, r7
  402962:	46ba      	mov	sl, r7
  402964:	46bb      	mov	fp, r7
  402966:	e721      	b.n	4027ac <__sfvwrite_r+0xa8>
  402968:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40296c:	42b9      	cmp	r1, r7
  40296e:	bf28      	it	cs
  402970:	4639      	movcs	r1, r7
  402972:	464a      	mov	r2, r9
  402974:	fb91 f1f3 	sdiv	r1, r1, r3
  402978:	9800      	ldr	r0, [sp, #0]
  40297a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40297c:	fb03 f301 	mul.w	r3, r3, r1
  402980:	69e1      	ldr	r1, [r4, #28]
  402982:	47b0      	blx	r6
  402984:	f1b0 0a00 	subs.w	sl, r0, #0
  402988:	f73f af1b 	bgt.w	4027c2 <__sfvwrite_r+0xbe>
  40298c:	e738      	b.n	402800 <__sfvwrite_r+0xfc>
  40298e:	461a      	mov	r2, r3
  402990:	4629      	mov	r1, r5
  402992:	9301      	str	r3, [sp, #4]
  402994:	f000 fcc6 	bl	403324 <memmove>
  402998:	6822      	ldr	r2, [r4, #0]
  40299a:	9b01      	ldr	r3, [sp, #4]
  40299c:	9800      	ldr	r0, [sp, #0]
  40299e:	441a      	add	r2, r3
  4029a0:	6022      	str	r2, [r4, #0]
  4029a2:	4621      	mov	r1, r4
  4029a4:	f7ff fc38 	bl	402218 <_fflush_r>
  4029a8:	9b01      	ldr	r3, [sp, #4]
  4029aa:	2800      	cmp	r0, #0
  4029ac:	f47f af28 	bne.w	402800 <__sfvwrite_r+0xfc>
  4029b0:	461f      	mov	r7, r3
  4029b2:	e750      	b.n	402856 <__sfvwrite_r+0x152>
  4029b4:	9800      	ldr	r0, [sp, #0]
  4029b6:	f000 fd25 	bl	403404 <_realloc_r>
  4029ba:	4683      	mov	fp, r0
  4029bc:	2800      	cmp	r0, #0
  4029be:	d1c5      	bne.n	40294c <__sfvwrite_r+0x248>
  4029c0:	9d00      	ldr	r5, [sp, #0]
  4029c2:	6921      	ldr	r1, [r4, #16]
  4029c4:	4628      	mov	r0, r5
  4029c6:	f7ff fdb7 	bl	402538 <_free_r>
  4029ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029ce:	220c      	movs	r2, #12
  4029d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4029d4:	602a      	str	r2, [r5, #0]
  4029d6:	e715      	b.n	402804 <__sfvwrite_r+0x100>
  4029d8:	f106 0901 	add.w	r9, r6, #1
  4029dc:	e722      	b.n	402824 <__sfvwrite_r+0x120>
  4029de:	f04f 30ff 	mov.w	r0, #4294967295
  4029e2:	e6bf      	b.n	402764 <__sfvwrite_r+0x60>
  4029e4:	9a00      	ldr	r2, [sp, #0]
  4029e6:	230c      	movs	r3, #12
  4029e8:	6013      	str	r3, [r2, #0]
  4029ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029ee:	e709      	b.n	402804 <__sfvwrite_r+0x100>
  4029f0:	7ffffc00 	.word	0x7ffffc00

004029f4 <_fwalk>:
  4029f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4029f8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4029fc:	d01b      	beq.n	402a36 <_fwalk+0x42>
  4029fe:	4688      	mov	r8, r1
  402a00:	2600      	movs	r6, #0
  402a02:	687d      	ldr	r5, [r7, #4]
  402a04:	68bc      	ldr	r4, [r7, #8]
  402a06:	3d01      	subs	r5, #1
  402a08:	d40f      	bmi.n	402a2a <_fwalk+0x36>
  402a0a:	89a3      	ldrh	r3, [r4, #12]
  402a0c:	2b01      	cmp	r3, #1
  402a0e:	f105 35ff 	add.w	r5, r5, #4294967295
  402a12:	d906      	bls.n	402a22 <_fwalk+0x2e>
  402a14:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402a18:	3301      	adds	r3, #1
  402a1a:	4620      	mov	r0, r4
  402a1c:	d001      	beq.n	402a22 <_fwalk+0x2e>
  402a1e:	47c0      	blx	r8
  402a20:	4306      	orrs	r6, r0
  402a22:	1c6b      	adds	r3, r5, #1
  402a24:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402a28:	d1ef      	bne.n	402a0a <_fwalk+0x16>
  402a2a:	683f      	ldr	r7, [r7, #0]
  402a2c:	2f00      	cmp	r7, #0
  402a2e:	d1e8      	bne.n	402a02 <_fwalk+0xe>
  402a30:	4630      	mov	r0, r6
  402a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a36:	463e      	mov	r6, r7
  402a38:	4630      	mov	r0, r6
  402a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a3e:	bf00      	nop

00402a40 <_fwalk_reent>:
  402a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402a44:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402a48:	d01f      	beq.n	402a8a <_fwalk_reent+0x4a>
  402a4a:	4688      	mov	r8, r1
  402a4c:	4606      	mov	r6, r0
  402a4e:	f04f 0900 	mov.w	r9, #0
  402a52:	687d      	ldr	r5, [r7, #4]
  402a54:	68bc      	ldr	r4, [r7, #8]
  402a56:	3d01      	subs	r5, #1
  402a58:	d411      	bmi.n	402a7e <_fwalk_reent+0x3e>
  402a5a:	89a3      	ldrh	r3, [r4, #12]
  402a5c:	2b01      	cmp	r3, #1
  402a5e:	f105 35ff 	add.w	r5, r5, #4294967295
  402a62:	d908      	bls.n	402a76 <_fwalk_reent+0x36>
  402a64:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402a68:	3301      	adds	r3, #1
  402a6a:	4621      	mov	r1, r4
  402a6c:	4630      	mov	r0, r6
  402a6e:	d002      	beq.n	402a76 <_fwalk_reent+0x36>
  402a70:	47c0      	blx	r8
  402a72:	ea49 0900 	orr.w	r9, r9, r0
  402a76:	1c6b      	adds	r3, r5, #1
  402a78:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402a7c:	d1ed      	bne.n	402a5a <_fwalk_reent+0x1a>
  402a7e:	683f      	ldr	r7, [r7, #0]
  402a80:	2f00      	cmp	r7, #0
  402a82:	d1e6      	bne.n	402a52 <_fwalk_reent+0x12>
  402a84:	4648      	mov	r0, r9
  402a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402a8a:	46b9      	mov	r9, r7
  402a8c:	4648      	mov	r0, r9
  402a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402a92:	bf00      	nop

00402a94 <__locale_mb_cur_max>:
  402a94:	4b04      	ldr	r3, [pc, #16]	; (402aa8 <__locale_mb_cur_max+0x14>)
  402a96:	4a05      	ldr	r2, [pc, #20]	; (402aac <__locale_mb_cur_max+0x18>)
  402a98:	681b      	ldr	r3, [r3, #0]
  402a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402a9c:	2b00      	cmp	r3, #0
  402a9e:	bf08      	it	eq
  402aa0:	4613      	moveq	r3, r2
  402aa2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402aa6:	4770      	bx	lr
  402aa8:	20000014 	.word	0x20000014
  402aac:	20000444 	.word	0x20000444

00402ab0 <__retarget_lock_init_recursive>:
  402ab0:	4770      	bx	lr
  402ab2:	bf00      	nop

00402ab4 <__retarget_lock_close_recursive>:
  402ab4:	4770      	bx	lr
  402ab6:	bf00      	nop

00402ab8 <__retarget_lock_acquire_recursive>:
  402ab8:	4770      	bx	lr
  402aba:	bf00      	nop

00402abc <__retarget_lock_release_recursive>:
  402abc:	4770      	bx	lr
  402abe:	bf00      	nop

00402ac0 <__swhatbuf_r>:
  402ac0:	b570      	push	{r4, r5, r6, lr}
  402ac2:	460c      	mov	r4, r1
  402ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402ac8:	2900      	cmp	r1, #0
  402aca:	b090      	sub	sp, #64	; 0x40
  402acc:	4615      	mov	r5, r2
  402ace:	461e      	mov	r6, r3
  402ad0:	db14      	blt.n	402afc <__swhatbuf_r+0x3c>
  402ad2:	aa01      	add	r2, sp, #4
  402ad4:	f001 f8a2 	bl	403c1c <_fstat_r>
  402ad8:	2800      	cmp	r0, #0
  402ada:	db0f      	blt.n	402afc <__swhatbuf_r+0x3c>
  402adc:	9a02      	ldr	r2, [sp, #8]
  402ade:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402ae2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402ae6:	fab2 f282 	clz	r2, r2
  402aea:	0952      	lsrs	r2, r2, #5
  402aec:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402af0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402af4:	6032      	str	r2, [r6, #0]
  402af6:	602b      	str	r3, [r5, #0]
  402af8:	b010      	add	sp, #64	; 0x40
  402afa:	bd70      	pop	{r4, r5, r6, pc}
  402afc:	89a2      	ldrh	r2, [r4, #12]
  402afe:	2300      	movs	r3, #0
  402b00:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402b04:	6033      	str	r3, [r6, #0]
  402b06:	d004      	beq.n	402b12 <__swhatbuf_r+0x52>
  402b08:	2240      	movs	r2, #64	; 0x40
  402b0a:	4618      	mov	r0, r3
  402b0c:	602a      	str	r2, [r5, #0]
  402b0e:	b010      	add	sp, #64	; 0x40
  402b10:	bd70      	pop	{r4, r5, r6, pc}
  402b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402b16:	602b      	str	r3, [r5, #0]
  402b18:	b010      	add	sp, #64	; 0x40
  402b1a:	bd70      	pop	{r4, r5, r6, pc}

00402b1c <__smakebuf_r>:
  402b1c:	898a      	ldrh	r2, [r1, #12]
  402b1e:	0792      	lsls	r2, r2, #30
  402b20:	460b      	mov	r3, r1
  402b22:	d506      	bpl.n	402b32 <__smakebuf_r+0x16>
  402b24:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402b28:	2101      	movs	r1, #1
  402b2a:	601a      	str	r2, [r3, #0]
  402b2c:	611a      	str	r2, [r3, #16]
  402b2e:	6159      	str	r1, [r3, #20]
  402b30:	4770      	bx	lr
  402b32:	b5f0      	push	{r4, r5, r6, r7, lr}
  402b34:	b083      	sub	sp, #12
  402b36:	ab01      	add	r3, sp, #4
  402b38:	466a      	mov	r2, sp
  402b3a:	460c      	mov	r4, r1
  402b3c:	4606      	mov	r6, r0
  402b3e:	f7ff ffbf 	bl	402ac0 <__swhatbuf_r>
  402b42:	9900      	ldr	r1, [sp, #0]
  402b44:	4605      	mov	r5, r0
  402b46:	4630      	mov	r0, r6
  402b48:	f000 f83a 	bl	402bc0 <_malloc_r>
  402b4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b50:	b1d8      	cbz	r0, 402b8a <__smakebuf_r+0x6e>
  402b52:	9a01      	ldr	r2, [sp, #4]
  402b54:	4f15      	ldr	r7, [pc, #84]	; (402bac <__smakebuf_r+0x90>)
  402b56:	9900      	ldr	r1, [sp, #0]
  402b58:	63f7      	str	r7, [r6, #60]	; 0x3c
  402b5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402b5e:	81a3      	strh	r3, [r4, #12]
  402b60:	6020      	str	r0, [r4, #0]
  402b62:	6120      	str	r0, [r4, #16]
  402b64:	6161      	str	r1, [r4, #20]
  402b66:	b91a      	cbnz	r2, 402b70 <__smakebuf_r+0x54>
  402b68:	432b      	orrs	r3, r5
  402b6a:	81a3      	strh	r3, [r4, #12]
  402b6c:	b003      	add	sp, #12
  402b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402b70:	4630      	mov	r0, r6
  402b72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402b76:	f001 f865 	bl	403c44 <_isatty_r>
  402b7a:	b1a0      	cbz	r0, 402ba6 <__smakebuf_r+0x8a>
  402b7c:	89a3      	ldrh	r3, [r4, #12]
  402b7e:	f023 0303 	bic.w	r3, r3, #3
  402b82:	f043 0301 	orr.w	r3, r3, #1
  402b86:	b21b      	sxth	r3, r3
  402b88:	e7ee      	b.n	402b68 <__smakebuf_r+0x4c>
  402b8a:	059a      	lsls	r2, r3, #22
  402b8c:	d4ee      	bmi.n	402b6c <__smakebuf_r+0x50>
  402b8e:	f023 0303 	bic.w	r3, r3, #3
  402b92:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402b96:	f043 0302 	orr.w	r3, r3, #2
  402b9a:	2101      	movs	r1, #1
  402b9c:	81a3      	strh	r3, [r4, #12]
  402b9e:	6022      	str	r2, [r4, #0]
  402ba0:	6122      	str	r2, [r4, #16]
  402ba2:	6161      	str	r1, [r4, #20]
  402ba4:	e7e2      	b.n	402b6c <__smakebuf_r+0x50>
  402ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402baa:	e7dd      	b.n	402b68 <__smakebuf_r+0x4c>
  402bac:	00402291 	.word	0x00402291

00402bb0 <malloc>:
  402bb0:	4b02      	ldr	r3, [pc, #8]	; (402bbc <malloc+0xc>)
  402bb2:	4601      	mov	r1, r0
  402bb4:	6818      	ldr	r0, [r3, #0]
  402bb6:	f000 b803 	b.w	402bc0 <_malloc_r>
  402bba:	bf00      	nop
  402bbc:	20000014 	.word	0x20000014

00402bc0 <_malloc_r>:
  402bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402bc4:	f101 060b 	add.w	r6, r1, #11
  402bc8:	2e16      	cmp	r6, #22
  402bca:	b083      	sub	sp, #12
  402bcc:	4605      	mov	r5, r0
  402bce:	f240 809e 	bls.w	402d0e <_malloc_r+0x14e>
  402bd2:	f036 0607 	bics.w	r6, r6, #7
  402bd6:	f100 80bd 	bmi.w	402d54 <_malloc_r+0x194>
  402bda:	42b1      	cmp	r1, r6
  402bdc:	f200 80ba 	bhi.w	402d54 <_malloc_r+0x194>
  402be0:	f000 fc04 	bl	4033ec <__malloc_lock>
  402be4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402be8:	f0c0 8293 	bcc.w	403112 <_malloc_r+0x552>
  402bec:	0a73      	lsrs	r3, r6, #9
  402bee:	f000 80b8 	beq.w	402d62 <_malloc_r+0x1a2>
  402bf2:	2b04      	cmp	r3, #4
  402bf4:	f200 8179 	bhi.w	402eea <_malloc_r+0x32a>
  402bf8:	09b3      	lsrs	r3, r6, #6
  402bfa:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402bfe:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402c02:	00c3      	lsls	r3, r0, #3
  402c04:	4fbf      	ldr	r7, [pc, #764]	; (402f04 <_malloc_r+0x344>)
  402c06:	443b      	add	r3, r7
  402c08:	f1a3 0108 	sub.w	r1, r3, #8
  402c0c:	685c      	ldr	r4, [r3, #4]
  402c0e:	42a1      	cmp	r1, r4
  402c10:	d106      	bne.n	402c20 <_malloc_r+0x60>
  402c12:	e00c      	b.n	402c2e <_malloc_r+0x6e>
  402c14:	2a00      	cmp	r2, #0
  402c16:	f280 80aa 	bge.w	402d6e <_malloc_r+0x1ae>
  402c1a:	68e4      	ldr	r4, [r4, #12]
  402c1c:	42a1      	cmp	r1, r4
  402c1e:	d006      	beq.n	402c2e <_malloc_r+0x6e>
  402c20:	6863      	ldr	r3, [r4, #4]
  402c22:	f023 0303 	bic.w	r3, r3, #3
  402c26:	1b9a      	subs	r2, r3, r6
  402c28:	2a0f      	cmp	r2, #15
  402c2a:	ddf3      	ble.n	402c14 <_malloc_r+0x54>
  402c2c:	4670      	mov	r0, lr
  402c2e:	693c      	ldr	r4, [r7, #16]
  402c30:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 402f18 <_malloc_r+0x358>
  402c34:	4574      	cmp	r4, lr
  402c36:	f000 81ab 	beq.w	402f90 <_malloc_r+0x3d0>
  402c3a:	6863      	ldr	r3, [r4, #4]
  402c3c:	f023 0303 	bic.w	r3, r3, #3
  402c40:	1b9a      	subs	r2, r3, r6
  402c42:	2a0f      	cmp	r2, #15
  402c44:	f300 8190 	bgt.w	402f68 <_malloc_r+0x3a8>
  402c48:	2a00      	cmp	r2, #0
  402c4a:	f8c7 e014 	str.w	lr, [r7, #20]
  402c4e:	f8c7 e010 	str.w	lr, [r7, #16]
  402c52:	f280 809d 	bge.w	402d90 <_malloc_r+0x1d0>
  402c56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402c5a:	f080 8161 	bcs.w	402f20 <_malloc_r+0x360>
  402c5e:	08db      	lsrs	r3, r3, #3
  402c60:	f103 0c01 	add.w	ip, r3, #1
  402c64:	1099      	asrs	r1, r3, #2
  402c66:	687a      	ldr	r2, [r7, #4]
  402c68:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402c6c:	f8c4 8008 	str.w	r8, [r4, #8]
  402c70:	2301      	movs	r3, #1
  402c72:	408b      	lsls	r3, r1
  402c74:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402c78:	4313      	orrs	r3, r2
  402c7a:	3908      	subs	r1, #8
  402c7c:	60e1      	str	r1, [r4, #12]
  402c7e:	607b      	str	r3, [r7, #4]
  402c80:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402c84:	f8c8 400c 	str.w	r4, [r8, #12]
  402c88:	1082      	asrs	r2, r0, #2
  402c8a:	2401      	movs	r4, #1
  402c8c:	4094      	lsls	r4, r2
  402c8e:	429c      	cmp	r4, r3
  402c90:	f200 808b 	bhi.w	402daa <_malloc_r+0x1ea>
  402c94:	421c      	tst	r4, r3
  402c96:	d106      	bne.n	402ca6 <_malloc_r+0xe6>
  402c98:	f020 0003 	bic.w	r0, r0, #3
  402c9c:	0064      	lsls	r4, r4, #1
  402c9e:	421c      	tst	r4, r3
  402ca0:	f100 0004 	add.w	r0, r0, #4
  402ca4:	d0fa      	beq.n	402c9c <_malloc_r+0xdc>
  402ca6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402caa:	46cc      	mov	ip, r9
  402cac:	4680      	mov	r8, r0
  402cae:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402cb2:	459c      	cmp	ip, r3
  402cb4:	d107      	bne.n	402cc6 <_malloc_r+0x106>
  402cb6:	e16d      	b.n	402f94 <_malloc_r+0x3d4>
  402cb8:	2a00      	cmp	r2, #0
  402cba:	f280 817b 	bge.w	402fb4 <_malloc_r+0x3f4>
  402cbe:	68db      	ldr	r3, [r3, #12]
  402cc0:	459c      	cmp	ip, r3
  402cc2:	f000 8167 	beq.w	402f94 <_malloc_r+0x3d4>
  402cc6:	6859      	ldr	r1, [r3, #4]
  402cc8:	f021 0103 	bic.w	r1, r1, #3
  402ccc:	1b8a      	subs	r2, r1, r6
  402cce:	2a0f      	cmp	r2, #15
  402cd0:	ddf2      	ble.n	402cb8 <_malloc_r+0xf8>
  402cd2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402cd6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402cda:	9300      	str	r3, [sp, #0]
  402cdc:	199c      	adds	r4, r3, r6
  402cde:	4628      	mov	r0, r5
  402ce0:	f046 0601 	orr.w	r6, r6, #1
  402ce4:	f042 0501 	orr.w	r5, r2, #1
  402ce8:	605e      	str	r6, [r3, #4]
  402cea:	f8c8 c00c 	str.w	ip, [r8, #12]
  402cee:	f8cc 8008 	str.w	r8, [ip, #8]
  402cf2:	617c      	str	r4, [r7, #20]
  402cf4:	613c      	str	r4, [r7, #16]
  402cf6:	f8c4 e00c 	str.w	lr, [r4, #12]
  402cfa:	f8c4 e008 	str.w	lr, [r4, #8]
  402cfe:	6065      	str	r5, [r4, #4]
  402d00:	505a      	str	r2, [r3, r1]
  402d02:	f000 fb79 	bl	4033f8 <__malloc_unlock>
  402d06:	9b00      	ldr	r3, [sp, #0]
  402d08:	f103 0408 	add.w	r4, r3, #8
  402d0c:	e01e      	b.n	402d4c <_malloc_r+0x18c>
  402d0e:	2910      	cmp	r1, #16
  402d10:	d820      	bhi.n	402d54 <_malloc_r+0x194>
  402d12:	f000 fb6b 	bl	4033ec <__malloc_lock>
  402d16:	2610      	movs	r6, #16
  402d18:	2318      	movs	r3, #24
  402d1a:	2002      	movs	r0, #2
  402d1c:	4f79      	ldr	r7, [pc, #484]	; (402f04 <_malloc_r+0x344>)
  402d1e:	443b      	add	r3, r7
  402d20:	f1a3 0208 	sub.w	r2, r3, #8
  402d24:	685c      	ldr	r4, [r3, #4]
  402d26:	4294      	cmp	r4, r2
  402d28:	f000 813d 	beq.w	402fa6 <_malloc_r+0x3e6>
  402d2c:	6863      	ldr	r3, [r4, #4]
  402d2e:	68e1      	ldr	r1, [r4, #12]
  402d30:	68a6      	ldr	r6, [r4, #8]
  402d32:	f023 0303 	bic.w	r3, r3, #3
  402d36:	4423      	add	r3, r4
  402d38:	4628      	mov	r0, r5
  402d3a:	685a      	ldr	r2, [r3, #4]
  402d3c:	60f1      	str	r1, [r6, #12]
  402d3e:	f042 0201 	orr.w	r2, r2, #1
  402d42:	608e      	str	r6, [r1, #8]
  402d44:	605a      	str	r2, [r3, #4]
  402d46:	f000 fb57 	bl	4033f8 <__malloc_unlock>
  402d4a:	3408      	adds	r4, #8
  402d4c:	4620      	mov	r0, r4
  402d4e:	b003      	add	sp, #12
  402d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d54:	2400      	movs	r4, #0
  402d56:	230c      	movs	r3, #12
  402d58:	4620      	mov	r0, r4
  402d5a:	602b      	str	r3, [r5, #0]
  402d5c:	b003      	add	sp, #12
  402d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d62:	2040      	movs	r0, #64	; 0x40
  402d64:	f44f 7300 	mov.w	r3, #512	; 0x200
  402d68:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402d6c:	e74a      	b.n	402c04 <_malloc_r+0x44>
  402d6e:	4423      	add	r3, r4
  402d70:	68e1      	ldr	r1, [r4, #12]
  402d72:	685a      	ldr	r2, [r3, #4]
  402d74:	68a6      	ldr	r6, [r4, #8]
  402d76:	f042 0201 	orr.w	r2, r2, #1
  402d7a:	60f1      	str	r1, [r6, #12]
  402d7c:	4628      	mov	r0, r5
  402d7e:	608e      	str	r6, [r1, #8]
  402d80:	605a      	str	r2, [r3, #4]
  402d82:	f000 fb39 	bl	4033f8 <__malloc_unlock>
  402d86:	3408      	adds	r4, #8
  402d88:	4620      	mov	r0, r4
  402d8a:	b003      	add	sp, #12
  402d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d90:	4423      	add	r3, r4
  402d92:	4628      	mov	r0, r5
  402d94:	685a      	ldr	r2, [r3, #4]
  402d96:	f042 0201 	orr.w	r2, r2, #1
  402d9a:	605a      	str	r2, [r3, #4]
  402d9c:	f000 fb2c 	bl	4033f8 <__malloc_unlock>
  402da0:	3408      	adds	r4, #8
  402da2:	4620      	mov	r0, r4
  402da4:	b003      	add	sp, #12
  402da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402daa:	68bc      	ldr	r4, [r7, #8]
  402dac:	6863      	ldr	r3, [r4, #4]
  402dae:	f023 0803 	bic.w	r8, r3, #3
  402db2:	45b0      	cmp	r8, r6
  402db4:	d304      	bcc.n	402dc0 <_malloc_r+0x200>
  402db6:	eba8 0306 	sub.w	r3, r8, r6
  402dba:	2b0f      	cmp	r3, #15
  402dbc:	f300 8085 	bgt.w	402eca <_malloc_r+0x30a>
  402dc0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 402f1c <_malloc_r+0x35c>
  402dc4:	4b50      	ldr	r3, [pc, #320]	; (402f08 <_malloc_r+0x348>)
  402dc6:	f8d9 2000 	ldr.w	r2, [r9]
  402dca:	681b      	ldr	r3, [r3, #0]
  402dcc:	3201      	adds	r2, #1
  402dce:	4433      	add	r3, r6
  402dd0:	eb04 0a08 	add.w	sl, r4, r8
  402dd4:	f000 8155 	beq.w	403082 <_malloc_r+0x4c2>
  402dd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402ddc:	330f      	adds	r3, #15
  402dde:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402de2:	f02b 0b0f 	bic.w	fp, fp, #15
  402de6:	4659      	mov	r1, fp
  402de8:	4628      	mov	r0, r5
  402dea:	f000 fd45 	bl	403878 <_sbrk_r>
  402dee:	1c41      	adds	r1, r0, #1
  402df0:	4602      	mov	r2, r0
  402df2:	f000 80fc 	beq.w	402fee <_malloc_r+0x42e>
  402df6:	4582      	cmp	sl, r0
  402df8:	f200 80f7 	bhi.w	402fea <_malloc_r+0x42a>
  402dfc:	4b43      	ldr	r3, [pc, #268]	; (402f0c <_malloc_r+0x34c>)
  402dfe:	6819      	ldr	r1, [r3, #0]
  402e00:	4459      	add	r1, fp
  402e02:	6019      	str	r1, [r3, #0]
  402e04:	f000 814d 	beq.w	4030a2 <_malloc_r+0x4e2>
  402e08:	f8d9 0000 	ldr.w	r0, [r9]
  402e0c:	3001      	adds	r0, #1
  402e0e:	bf1b      	ittet	ne
  402e10:	eba2 0a0a 	subne.w	sl, r2, sl
  402e14:	4451      	addne	r1, sl
  402e16:	f8c9 2000 	streq.w	r2, [r9]
  402e1a:	6019      	strne	r1, [r3, #0]
  402e1c:	f012 0107 	ands.w	r1, r2, #7
  402e20:	f000 8115 	beq.w	40304e <_malloc_r+0x48e>
  402e24:	f1c1 0008 	rsb	r0, r1, #8
  402e28:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402e2c:	4402      	add	r2, r0
  402e2e:	3108      	adds	r1, #8
  402e30:	eb02 090b 	add.w	r9, r2, fp
  402e34:	f3c9 090b 	ubfx	r9, r9, #0, #12
  402e38:	eba1 0909 	sub.w	r9, r1, r9
  402e3c:	4649      	mov	r1, r9
  402e3e:	4628      	mov	r0, r5
  402e40:	9301      	str	r3, [sp, #4]
  402e42:	9200      	str	r2, [sp, #0]
  402e44:	f000 fd18 	bl	403878 <_sbrk_r>
  402e48:	1c43      	adds	r3, r0, #1
  402e4a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  402e4e:	f000 8143 	beq.w	4030d8 <_malloc_r+0x518>
  402e52:	1a80      	subs	r0, r0, r2
  402e54:	4448      	add	r0, r9
  402e56:	f040 0001 	orr.w	r0, r0, #1
  402e5a:	6819      	ldr	r1, [r3, #0]
  402e5c:	60ba      	str	r2, [r7, #8]
  402e5e:	4449      	add	r1, r9
  402e60:	42bc      	cmp	r4, r7
  402e62:	6050      	str	r0, [r2, #4]
  402e64:	6019      	str	r1, [r3, #0]
  402e66:	d017      	beq.n	402e98 <_malloc_r+0x2d8>
  402e68:	f1b8 0f0f 	cmp.w	r8, #15
  402e6c:	f240 80fb 	bls.w	403066 <_malloc_r+0x4a6>
  402e70:	6860      	ldr	r0, [r4, #4]
  402e72:	f1a8 020c 	sub.w	r2, r8, #12
  402e76:	f022 0207 	bic.w	r2, r2, #7
  402e7a:	eb04 0e02 	add.w	lr, r4, r2
  402e7e:	f000 0001 	and.w	r0, r0, #1
  402e82:	f04f 0c05 	mov.w	ip, #5
  402e86:	4310      	orrs	r0, r2
  402e88:	2a0f      	cmp	r2, #15
  402e8a:	6060      	str	r0, [r4, #4]
  402e8c:	f8ce c004 	str.w	ip, [lr, #4]
  402e90:	f8ce c008 	str.w	ip, [lr, #8]
  402e94:	f200 8117 	bhi.w	4030c6 <_malloc_r+0x506>
  402e98:	4b1d      	ldr	r3, [pc, #116]	; (402f10 <_malloc_r+0x350>)
  402e9a:	68bc      	ldr	r4, [r7, #8]
  402e9c:	681a      	ldr	r2, [r3, #0]
  402e9e:	4291      	cmp	r1, r2
  402ea0:	bf88      	it	hi
  402ea2:	6019      	strhi	r1, [r3, #0]
  402ea4:	4b1b      	ldr	r3, [pc, #108]	; (402f14 <_malloc_r+0x354>)
  402ea6:	681a      	ldr	r2, [r3, #0]
  402ea8:	4291      	cmp	r1, r2
  402eaa:	6862      	ldr	r2, [r4, #4]
  402eac:	bf88      	it	hi
  402eae:	6019      	strhi	r1, [r3, #0]
  402eb0:	f022 0203 	bic.w	r2, r2, #3
  402eb4:	4296      	cmp	r6, r2
  402eb6:	eba2 0306 	sub.w	r3, r2, r6
  402eba:	d801      	bhi.n	402ec0 <_malloc_r+0x300>
  402ebc:	2b0f      	cmp	r3, #15
  402ebe:	dc04      	bgt.n	402eca <_malloc_r+0x30a>
  402ec0:	4628      	mov	r0, r5
  402ec2:	f000 fa99 	bl	4033f8 <__malloc_unlock>
  402ec6:	2400      	movs	r4, #0
  402ec8:	e740      	b.n	402d4c <_malloc_r+0x18c>
  402eca:	19a2      	adds	r2, r4, r6
  402ecc:	f043 0301 	orr.w	r3, r3, #1
  402ed0:	f046 0601 	orr.w	r6, r6, #1
  402ed4:	6066      	str	r6, [r4, #4]
  402ed6:	4628      	mov	r0, r5
  402ed8:	60ba      	str	r2, [r7, #8]
  402eda:	6053      	str	r3, [r2, #4]
  402edc:	f000 fa8c 	bl	4033f8 <__malloc_unlock>
  402ee0:	3408      	adds	r4, #8
  402ee2:	4620      	mov	r0, r4
  402ee4:	b003      	add	sp, #12
  402ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eea:	2b14      	cmp	r3, #20
  402eec:	d971      	bls.n	402fd2 <_malloc_r+0x412>
  402eee:	2b54      	cmp	r3, #84	; 0x54
  402ef0:	f200 80a3 	bhi.w	40303a <_malloc_r+0x47a>
  402ef4:	0b33      	lsrs	r3, r6, #12
  402ef6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  402efa:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402efe:	00c3      	lsls	r3, r0, #3
  402f00:	e680      	b.n	402c04 <_malloc_r+0x44>
  402f02:	bf00      	nop
  402f04:	200005b0 	.word	0x200005b0
  402f08:	20000a84 	.word	0x20000a84
  402f0c:	20000a54 	.word	0x20000a54
  402f10:	20000a7c 	.word	0x20000a7c
  402f14:	20000a80 	.word	0x20000a80
  402f18:	200005b8 	.word	0x200005b8
  402f1c:	200009b8 	.word	0x200009b8
  402f20:	0a5a      	lsrs	r2, r3, #9
  402f22:	2a04      	cmp	r2, #4
  402f24:	d95b      	bls.n	402fde <_malloc_r+0x41e>
  402f26:	2a14      	cmp	r2, #20
  402f28:	f200 80ae 	bhi.w	403088 <_malloc_r+0x4c8>
  402f2c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402f30:	00c9      	lsls	r1, r1, #3
  402f32:	325b      	adds	r2, #91	; 0x5b
  402f34:	eb07 0c01 	add.w	ip, r7, r1
  402f38:	5879      	ldr	r1, [r7, r1]
  402f3a:	f1ac 0c08 	sub.w	ip, ip, #8
  402f3e:	458c      	cmp	ip, r1
  402f40:	f000 8088 	beq.w	403054 <_malloc_r+0x494>
  402f44:	684a      	ldr	r2, [r1, #4]
  402f46:	f022 0203 	bic.w	r2, r2, #3
  402f4a:	4293      	cmp	r3, r2
  402f4c:	d273      	bcs.n	403036 <_malloc_r+0x476>
  402f4e:	6889      	ldr	r1, [r1, #8]
  402f50:	458c      	cmp	ip, r1
  402f52:	d1f7      	bne.n	402f44 <_malloc_r+0x384>
  402f54:	f8dc 200c 	ldr.w	r2, [ip, #12]
  402f58:	687b      	ldr	r3, [r7, #4]
  402f5a:	60e2      	str	r2, [r4, #12]
  402f5c:	f8c4 c008 	str.w	ip, [r4, #8]
  402f60:	6094      	str	r4, [r2, #8]
  402f62:	f8cc 400c 	str.w	r4, [ip, #12]
  402f66:	e68f      	b.n	402c88 <_malloc_r+0xc8>
  402f68:	19a1      	adds	r1, r4, r6
  402f6a:	f046 0c01 	orr.w	ip, r6, #1
  402f6e:	f042 0601 	orr.w	r6, r2, #1
  402f72:	f8c4 c004 	str.w	ip, [r4, #4]
  402f76:	4628      	mov	r0, r5
  402f78:	6179      	str	r1, [r7, #20]
  402f7a:	6139      	str	r1, [r7, #16]
  402f7c:	f8c1 e00c 	str.w	lr, [r1, #12]
  402f80:	f8c1 e008 	str.w	lr, [r1, #8]
  402f84:	604e      	str	r6, [r1, #4]
  402f86:	50e2      	str	r2, [r4, r3]
  402f88:	f000 fa36 	bl	4033f8 <__malloc_unlock>
  402f8c:	3408      	adds	r4, #8
  402f8e:	e6dd      	b.n	402d4c <_malloc_r+0x18c>
  402f90:	687b      	ldr	r3, [r7, #4]
  402f92:	e679      	b.n	402c88 <_malloc_r+0xc8>
  402f94:	f108 0801 	add.w	r8, r8, #1
  402f98:	f018 0f03 	tst.w	r8, #3
  402f9c:	f10c 0c08 	add.w	ip, ip, #8
  402fa0:	f47f ae85 	bne.w	402cae <_malloc_r+0xee>
  402fa4:	e02d      	b.n	403002 <_malloc_r+0x442>
  402fa6:	68dc      	ldr	r4, [r3, #12]
  402fa8:	42a3      	cmp	r3, r4
  402faa:	bf08      	it	eq
  402fac:	3002      	addeq	r0, #2
  402fae:	f43f ae3e 	beq.w	402c2e <_malloc_r+0x6e>
  402fb2:	e6bb      	b.n	402d2c <_malloc_r+0x16c>
  402fb4:	4419      	add	r1, r3
  402fb6:	461c      	mov	r4, r3
  402fb8:	684a      	ldr	r2, [r1, #4]
  402fba:	68db      	ldr	r3, [r3, #12]
  402fbc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402fc0:	f042 0201 	orr.w	r2, r2, #1
  402fc4:	604a      	str	r2, [r1, #4]
  402fc6:	4628      	mov	r0, r5
  402fc8:	60f3      	str	r3, [r6, #12]
  402fca:	609e      	str	r6, [r3, #8]
  402fcc:	f000 fa14 	bl	4033f8 <__malloc_unlock>
  402fd0:	e6bc      	b.n	402d4c <_malloc_r+0x18c>
  402fd2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402fd6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  402fda:	00c3      	lsls	r3, r0, #3
  402fdc:	e612      	b.n	402c04 <_malloc_r+0x44>
  402fde:	099a      	lsrs	r2, r3, #6
  402fe0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402fe4:	00c9      	lsls	r1, r1, #3
  402fe6:	3238      	adds	r2, #56	; 0x38
  402fe8:	e7a4      	b.n	402f34 <_malloc_r+0x374>
  402fea:	42bc      	cmp	r4, r7
  402fec:	d054      	beq.n	403098 <_malloc_r+0x4d8>
  402fee:	68bc      	ldr	r4, [r7, #8]
  402ff0:	6862      	ldr	r2, [r4, #4]
  402ff2:	f022 0203 	bic.w	r2, r2, #3
  402ff6:	e75d      	b.n	402eb4 <_malloc_r+0x2f4>
  402ff8:	f859 3908 	ldr.w	r3, [r9], #-8
  402ffc:	4599      	cmp	r9, r3
  402ffe:	f040 8086 	bne.w	40310e <_malloc_r+0x54e>
  403002:	f010 0f03 	tst.w	r0, #3
  403006:	f100 30ff 	add.w	r0, r0, #4294967295
  40300a:	d1f5      	bne.n	402ff8 <_malloc_r+0x438>
  40300c:	687b      	ldr	r3, [r7, #4]
  40300e:	ea23 0304 	bic.w	r3, r3, r4
  403012:	607b      	str	r3, [r7, #4]
  403014:	0064      	lsls	r4, r4, #1
  403016:	429c      	cmp	r4, r3
  403018:	f63f aec7 	bhi.w	402daa <_malloc_r+0x1ea>
  40301c:	2c00      	cmp	r4, #0
  40301e:	f43f aec4 	beq.w	402daa <_malloc_r+0x1ea>
  403022:	421c      	tst	r4, r3
  403024:	4640      	mov	r0, r8
  403026:	f47f ae3e 	bne.w	402ca6 <_malloc_r+0xe6>
  40302a:	0064      	lsls	r4, r4, #1
  40302c:	421c      	tst	r4, r3
  40302e:	f100 0004 	add.w	r0, r0, #4
  403032:	d0fa      	beq.n	40302a <_malloc_r+0x46a>
  403034:	e637      	b.n	402ca6 <_malloc_r+0xe6>
  403036:	468c      	mov	ip, r1
  403038:	e78c      	b.n	402f54 <_malloc_r+0x394>
  40303a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40303e:	d815      	bhi.n	40306c <_malloc_r+0x4ac>
  403040:	0bf3      	lsrs	r3, r6, #15
  403042:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403046:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40304a:	00c3      	lsls	r3, r0, #3
  40304c:	e5da      	b.n	402c04 <_malloc_r+0x44>
  40304e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403052:	e6ed      	b.n	402e30 <_malloc_r+0x270>
  403054:	687b      	ldr	r3, [r7, #4]
  403056:	1092      	asrs	r2, r2, #2
  403058:	2101      	movs	r1, #1
  40305a:	fa01 f202 	lsl.w	r2, r1, r2
  40305e:	4313      	orrs	r3, r2
  403060:	607b      	str	r3, [r7, #4]
  403062:	4662      	mov	r2, ip
  403064:	e779      	b.n	402f5a <_malloc_r+0x39a>
  403066:	2301      	movs	r3, #1
  403068:	6053      	str	r3, [r2, #4]
  40306a:	e729      	b.n	402ec0 <_malloc_r+0x300>
  40306c:	f240 5254 	movw	r2, #1364	; 0x554
  403070:	4293      	cmp	r3, r2
  403072:	d822      	bhi.n	4030ba <_malloc_r+0x4fa>
  403074:	0cb3      	lsrs	r3, r6, #18
  403076:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40307a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40307e:	00c3      	lsls	r3, r0, #3
  403080:	e5c0      	b.n	402c04 <_malloc_r+0x44>
  403082:	f103 0b10 	add.w	fp, r3, #16
  403086:	e6ae      	b.n	402de6 <_malloc_r+0x226>
  403088:	2a54      	cmp	r2, #84	; 0x54
  40308a:	d829      	bhi.n	4030e0 <_malloc_r+0x520>
  40308c:	0b1a      	lsrs	r2, r3, #12
  40308e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403092:	00c9      	lsls	r1, r1, #3
  403094:	326e      	adds	r2, #110	; 0x6e
  403096:	e74d      	b.n	402f34 <_malloc_r+0x374>
  403098:	4b20      	ldr	r3, [pc, #128]	; (40311c <_malloc_r+0x55c>)
  40309a:	6819      	ldr	r1, [r3, #0]
  40309c:	4459      	add	r1, fp
  40309e:	6019      	str	r1, [r3, #0]
  4030a0:	e6b2      	b.n	402e08 <_malloc_r+0x248>
  4030a2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4030a6:	2800      	cmp	r0, #0
  4030a8:	f47f aeae 	bne.w	402e08 <_malloc_r+0x248>
  4030ac:	eb08 030b 	add.w	r3, r8, fp
  4030b0:	68ba      	ldr	r2, [r7, #8]
  4030b2:	f043 0301 	orr.w	r3, r3, #1
  4030b6:	6053      	str	r3, [r2, #4]
  4030b8:	e6ee      	b.n	402e98 <_malloc_r+0x2d8>
  4030ba:	207f      	movs	r0, #127	; 0x7f
  4030bc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4030c0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4030c4:	e59e      	b.n	402c04 <_malloc_r+0x44>
  4030c6:	f104 0108 	add.w	r1, r4, #8
  4030ca:	4628      	mov	r0, r5
  4030cc:	9300      	str	r3, [sp, #0]
  4030ce:	f7ff fa33 	bl	402538 <_free_r>
  4030d2:	9b00      	ldr	r3, [sp, #0]
  4030d4:	6819      	ldr	r1, [r3, #0]
  4030d6:	e6df      	b.n	402e98 <_malloc_r+0x2d8>
  4030d8:	2001      	movs	r0, #1
  4030da:	f04f 0900 	mov.w	r9, #0
  4030de:	e6bc      	b.n	402e5a <_malloc_r+0x29a>
  4030e0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4030e4:	d805      	bhi.n	4030f2 <_malloc_r+0x532>
  4030e6:	0bda      	lsrs	r2, r3, #15
  4030e8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4030ec:	00c9      	lsls	r1, r1, #3
  4030ee:	3277      	adds	r2, #119	; 0x77
  4030f0:	e720      	b.n	402f34 <_malloc_r+0x374>
  4030f2:	f240 5154 	movw	r1, #1364	; 0x554
  4030f6:	428a      	cmp	r2, r1
  4030f8:	d805      	bhi.n	403106 <_malloc_r+0x546>
  4030fa:	0c9a      	lsrs	r2, r3, #18
  4030fc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403100:	00c9      	lsls	r1, r1, #3
  403102:	327c      	adds	r2, #124	; 0x7c
  403104:	e716      	b.n	402f34 <_malloc_r+0x374>
  403106:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40310a:	227e      	movs	r2, #126	; 0x7e
  40310c:	e712      	b.n	402f34 <_malloc_r+0x374>
  40310e:	687b      	ldr	r3, [r7, #4]
  403110:	e780      	b.n	403014 <_malloc_r+0x454>
  403112:	08f0      	lsrs	r0, r6, #3
  403114:	f106 0308 	add.w	r3, r6, #8
  403118:	e600      	b.n	402d1c <_malloc_r+0x15c>
  40311a:	bf00      	nop
  40311c:	20000a54 	.word	0x20000a54

00403120 <__ascii_mbtowc>:
  403120:	b082      	sub	sp, #8
  403122:	b149      	cbz	r1, 403138 <__ascii_mbtowc+0x18>
  403124:	b15a      	cbz	r2, 40313e <__ascii_mbtowc+0x1e>
  403126:	b16b      	cbz	r3, 403144 <__ascii_mbtowc+0x24>
  403128:	7813      	ldrb	r3, [r2, #0]
  40312a:	600b      	str	r3, [r1, #0]
  40312c:	7812      	ldrb	r2, [r2, #0]
  40312e:	1c10      	adds	r0, r2, #0
  403130:	bf18      	it	ne
  403132:	2001      	movne	r0, #1
  403134:	b002      	add	sp, #8
  403136:	4770      	bx	lr
  403138:	a901      	add	r1, sp, #4
  40313a:	2a00      	cmp	r2, #0
  40313c:	d1f3      	bne.n	403126 <__ascii_mbtowc+0x6>
  40313e:	4610      	mov	r0, r2
  403140:	b002      	add	sp, #8
  403142:	4770      	bx	lr
  403144:	f06f 0001 	mvn.w	r0, #1
  403148:	e7f4      	b.n	403134 <__ascii_mbtowc+0x14>
  40314a:	bf00      	nop
  40314c:	0000      	movs	r0, r0
	...

00403150 <memchr>:
  403150:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403154:	2a10      	cmp	r2, #16
  403156:	db2b      	blt.n	4031b0 <memchr+0x60>
  403158:	f010 0f07 	tst.w	r0, #7
  40315c:	d008      	beq.n	403170 <memchr+0x20>
  40315e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403162:	3a01      	subs	r2, #1
  403164:	428b      	cmp	r3, r1
  403166:	d02d      	beq.n	4031c4 <memchr+0x74>
  403168:	f010 0f07 	tst.w	r0, #7
  40316c:	b342      	cbz	r2, 4031c0 <memchr+0x70>
  40316e:	d1f6      	bne.n	40315e <memchr+0xe>
  403170:	b4f0      	push	{r4, r5, r6, r7}
  403172:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403176:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40317a:	f022 0407 	bic.w	r4, r2, #7
  40317e:	f07f 0700 	mvns.w	r7, #0
  403182:	2300      	movs	r3, #0
  403184:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403188:	3c08      	subs	r4, #8
  40318a:	ea85 0501 	eor.w	r5, r5, r1
  40318e:	ea86 0601 	eor.w	r6, r6, r1
  403192:	fa85 f547 	uadd8	r5, r5, r7
  403196:	faa3 f587 	sel	r5, r3, r7
  40319a:	fa86 f647 	uadd8	r6, r6, r7
  40319e:	faa5 f687 	sel	r6, r5, r7
  4031a2:	b98e      	cbnz	r6, 4031c8 <memchr+0x78>
  4031a4:	d1ee      	bne.n	403184 <memchr+0x34>
  4031a6:	bcf0      	pop	{r4, r5, r6, r7}
  4031a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4031ac:	f002 0207 	and.w	r2, r2, #7
  4031b0:	b132      	cbz	r2, 4031c0 <memchr+0x70>
  4031b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4031b6:	3a01      	subs	r2, #1
  4031b8:	ea83 0301 	eor.w	r3, r3, r1
  4031bc:	b113      	cbz	r3, 4031c4 <memchr+0x74>
  4031be:	d1f8      	bne.n	4031b2 <memchr+0x62>
  4031c0:	2000      	movs	r0, #0
  4031c2:	4770      	bx	lr
  4031c4:	3801      	subs	r0, #1
  4031c6:	4770      	bx	lr
  4031c8:	2d00      	cmp	r5, #0
  4031ca:	bf06      	itte	eq
  4031cc:	4635      	moveq	r5, r6
  4031ce:	3803      	subeq	r0, #3
  4031d0:	3807      	subne	r0, #7
  4031d2:	f015 0f01 	tst.w	r5, #1
  4031d6:	d107      	bne.n	4031e8 <memchr+0x98>
  4031d8:	3001      	adds	r0, #1
  4031da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4031de:	bf02      	ittt	eq
  4031e0:	3001      	addeq	r0, #1
  4031e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4031e6:	3001      	addeq	r0, #1
  4031e8:	bcf0      	pop	{r4, r5, r6, r7}
  4031ea:	3801      	subs	r0, #1
  4031ec:	4770      	bx	lr
  4031ee:	bf00      	nop

004031f0 <memcpy>:
  4031f0:	4684      	mov	ip, r0
  4031f2:	ea41 0300 	orr.w	r3, r1, r0
  4031f6:	f013 0303 	ands.w	r3, r3, #3
  4031fa:	d16d      	bne.n	4032d8 <memcpy+0xe8>
  4031fc:	3a40      	subs	r2, #64	; 0x40
  4031fe:	d341      	bcc.n	403284 <memcpy+0x94>
  403200:	f851 3b04 	ldr.w	r3, [r1], #4
  403204:	f840 3b04 	str.w	r3, [r0], #4
  403208:	f851 3b04 	ldr.w	r3, [r1], #4
  40320c:	f840 3b04 	str.w	r3, [r0], #4
  403210:	f851 3b04 	ldr.w	r3, [r1], #4
  403214:	f840 3b04 	str.w	r3, [r0], #4
  403218:	f851 3b04 	ldr.w	r3, [r1], #4
  40321c:	f840 3b04 	str.w	r3, [r0], #4
  403220:	f851 3b04 	ldr.w	r3, [r1], #4
  403224:	f840 3b04 	str.w	r3, [r0], #4
  403228:	f851 3b04 	ldr.w	r3, [r1], #4
  40322c:	f840 3b04 	str.w	r3, [r0], #4
  403230:	f851 3b04 	ldr.w	r3, [r1], #4
  403234:	f840 3b04 	str.w	r3, [r0], #4
  403238:	f851 3b04 	ldr.w	r3, [r1], #4
  40323c:	f840 3b04 	str.w	r3, [r0], #4
  403240:	f851 3b04 	ldr.w	r3, [r1], #4
  403244:	f840 3b04 	str.w	r3, [r0], #4
  403248:	f851 3b04 	ldr.w	r3, [r1], #4
  40324c:	f840 3b04 	str.w	r3, [r0], #4
  403250:	f851 3b04 	ldr.w	r3, [r1], #4
  403254:	f840 3b04 	str.w	r3, [r0], #4
  403258:	f851 3b04 	ldr.w	r3, [r1], #4
  40325c:	f840 3b04 	str.w	r3, [r0], #4
  403260:	f851 3b04 	ldr.w	r3, [r1], #4
  403264:	f840 3b04 	str.w	r3, [r0], #4
  403268:	f851 3b04 	ldr.w	r3, [r1], #4
  40326c:	f840 3b04 	str.w	r3, [r0], #4
  403270:	f851 3b04 	ldr.w	r3, [r1], #4
  403274:	f840 3b04 	str.w	r3, [r0], #4
  403278:	f851 3b04 	ldr.w	r3, [r1], #4
  40327c:	f840 3b04 	str.w	r3, [r0], #4
  403280:	3a40      	subs	r2, #64	; 0x40
  403282:	d2bd      	bcs.n	403200 <memcpy+0x10>
  403284:	3230      	adds	r2, #48	; 0x30
  403286:	d311      	bcc.n	4032ac <memcpy+0xbc>
  403288:	f851 3b04 	ldr.w	r3, [r1], #4
  40328c:	f840 3b04 	str.w	r3, [r0], #4
  403290:	f851 3b04 	ldr.w	r3, [r1], #4
  403294:	f840 3b04 	str.w	r3, [r0], #4
  403298:	f851 3b04 	ldr.w	r3, [r1], #4
  40329c:	f840 3b04 	str.w	r3, [r0], #4
  4032a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032a4:	f840 3b04 	str.w	r3, [r0], #4
  4032a8:	3a10      	subs	r2, #16
  4032aa:	d2ed      	bcs.n	403288 <memcpy+0x98>
  4032ac:	320c      	adds	r2, #12
  4032ae:	d305      	bcc.n	4032bc <memcpy+0xcc>
  4032b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4032b4:	f840 3b04 	str.w	r3, [r0], #4
  4032b8:	3a04      	subs	r2, #4
  4032ba:	d2f9      	bcs.n	4032b0 <memcpy+0xc0>
  4032bc:	3204      	adds	r2, #4
  4032be:	d008      	beq.n	4032d2 <memcpy+0xe2>
  4032c0:	07d2      	lsls	r2, r2, #31
  4032c2:	bf1c      	itt	ne
  4032c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4032c8:	f800 3b01 	strbne.w	r3, [r0], #1
  4032cc:	d301      	bcc.n	4032d2 <memcpy+0xe2>
  4032ce:	880b      	ldrh	r3, [r1, #0]
  4032d0:	8003      	strh	r3, [r0, #0]
  4032d2:	4660      	mov	r0, ip
  4032d4:	4770      	bx	lr
  4032d6:	bf00      	nop
  4032d8:	2a08      	cmp	r2, #8
  4032da:	d313      	bcc.n	403304 <memcpy+0x114>
  4032dc:	078b      	lsls	r3, r1, #30
  4032de:	d08d      	beq.n	4031fc <memcpy+0xc>
  4032e0:	f010 0303 	ands.w	r3, r0, #3
  4032e4:	d08a      	beq.n	4031fc <memcpy+0xc>
  4032e6:	f1c3 0304 	rsb	r3, r3, #4
  4032ea:	1ad2      	subs	r2, r2, r3
  4032ec:	07db      	lsls	r3, r3, #31
  4032ee:	bf1c      	itt	ne
  4032f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4032f4:	f800 3b01 	strbne.w	r3, [r0], #1
  4032f8:	d380      	bcc.n	4031fc <memcpy+0xc>
  4032fa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4032fe:	f820 3b02 	strh.w	r3, [r0], #2
  403302:	e77b      	b.n	4031fc <memcpy+0xc>
  403304:	3a04      	subs	r2, #4
  403306:	d3d9      	bcc.n	4032bc <memcpy+0xcc>
  403308:	3a01      	subs	r2, #1
  40330a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40330e:	f800 3b01 	strb.w	r3, [r0], #1
  403312:	d2f9      	bcs.n	403308 <memcpy+0x118>
  403314:	780b      	ldrb	r3, [r1, #0]
  403316:	7003      	strb	r3, [r0, #0]
  403318:	784b      	ldrb	r3, [r1, #1]
  40331a:	7043      	strb	r3, [r0, #1]
  40331c:	788b      	ldrb	r3, [r1, #2]
  40331e:	7083      	strb	r3, [r0, #2]
  403320:	4660      	mov	r0, ip
  403322:	4770      	bx	lr

00403324 <memmove>:
  403324:	4288      	cmp	r0, r1
  403326:	b5f0      	push	{r4, r5, r6, r7, lr}
  403328:	d90d      	bls.n	403346 <memmove+0x22>
  40332a:	188b      	adds	r3, r1, r2
  40332c:	4298      	cmp	r0, r3
  40332e:	d20a      	bcs.n	403346 <memmove+0x22>
  403330:	1884      	adds	r4, r0, r2
  403332:	2a00      	cmp	r2, #0
  403334:	d051      	beq.n	4033da <memmove+0xb6>
  403336:	4622      	mov	r2, r4
  403338:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40333c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403340:	4299      	cmp	r1, r3
  403342:	d1f9      	bne.n	403338 <memmove+0x14>
  403344:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403346:	2a0f      	cmp	r2, #15
  403348:	d948      	bls.n	4033dc <memmove+0xb8>
  40334a:	ea41 0300 	orr.w	r3, r1, r0
  40334e:	079b      	lsls	r3, r3, #30
  403350:	d146      	bne.n	4033e0 <memmove+0xbc>
  403352:	f100 0410 	add.w	r4, r0, #16
  403356:	f101 0310 	add.w	r3, r1, #16
  40335a:	4615      	mov	r5, r2
  40335c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403360:	f844 6c10 	str.w	r6, [r4, #-16]
  403364:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403368:	f844 6c0c 	str.w	r6, [r4, #-12]
  40336c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403370:	f844 6c08 	str.w	r6, [r4, #-8]
  403374:	3d10      	subs	r5, #16
  403376:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40337a:	f844 6c04 	str.w	r6, [r4, #-4]
  40337e:	2d0f      	cmp	r5, #15
  403380:	f103 0310 	add.w	r3, r3, #16
  403384:	f104 0410 	add.w	r4, r4, #16
  403388:	d8e8      	bhi.n	40335c <memmove+0x38>
  40338a:	f1a2 0310 	sub.w	r3, r2, #16
  40338e:	f023 030f 	bic.w	r3, r3, #15
  403392:	f002 0e0f 	and.w	lr, r2, #15
  403396:	3310      	adds	r3, #16
  403398:	f1be 0f03 	cmp.w	lr, #3
  40339c:	4419      	add	r1, r3
  40339e:	4403      	add	r3, r0
  4033a0:	d921      	bls.n	4033e6 <memmove+0xc2>
  4033a2:	1f1e      	subs	r6, r3, #4
  4033a4:	460d      	mov	r5, r1
  4033a6:	4674      	mov	r4, lr
  4033a8:	3c04      	subs	r4, #4
  4033aa:	f855 7b04 	ldr.w	r7, [r5], #4
  4033ae:	f846 7f04 	str.w	r7, [r6, #4]!
  4033b2:	2c03      	cmp	r4, #3
  4033b4:	d8f8      	bhi.n	4033a8 <memmove+0x84>
  4033b6:	f1ae 0404 	sub.w	r4, lr, #4
  4033ba:	f024 0403 	bic.w	r4, r4, #3
  4033be:	3404      	adds	r4, #4
  4033c0:	4421      	add	r1, r4
  4033c2:	4423      	add	r3, r4
  4033c4:	f002 0203 	and.w	r2, r2, #3
  4033c8:	b162      	cbz	r2, 4033e4 <memmove+0xc0>
  4033ca:	3b01      	subs	r3, #1
  4033cc:	440a      	add	r2, r1
  4033ce:	f811 4b01 	ldrb.w	r4, [r1], #1
  4033d2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4033d6:	428a      	cmp	r2, r1
  4033d8:	d1f9      	bne.n	4033ce <memmove+0xaa>
  4033da:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4033dc:	4603      	mov	r3, r0
  4033de:	e7f3      	b.n	4033c8 <memmove+0xa4>
  4033e0:	4603      	mov	r3, r0
  4033e2:	e7f2      	b.n	4033ca <memmove+0xa6>
  4033e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4033e6:	4672      	mov	r2, lr
  4033e8:	e7ee      	b.n	4033c8 <memmove+0xa4>
  4033ea:	bf00      	nop

004033ec <__malloc_lock>:
  4033ec:	4801      	ldr	r0, [pc, #4]	; (4033f4 <__malloc_lock+0x8>)
  4033ee:	f7ff bb63 	b.w	402ab8 <__retarget_lock_acquire_recursive>
  4033f2:	bf00      	nop
  4033f4:	20000aa8 	.word	0x20000aa8

004033f8 <__malloc_unlock>:
  4033f8:	4801      	ldr	r0, [pc, #4]	; (403400 <__malloc_unlock+0x8>)
  4033fa:	f7ff bb5f 	b.w	402abc <__retarget_lock_release_recursive>
  4033fe:	bf00      	nop
  403400:	20000aa8 	.word	0x20000aa8

00403404 <_realloc_r>:
  403404:	2900      	cmp	r1, #0
  403406:	f000 8095 	beq.w	403534 <_realloc_r+0x130>
  40340a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40340e:	460d      	mov	r5, r1
  403410:	4616      	mov	r6, r2
  403412:	b083      	sub	sp, #12
  403414:	4680      	mov	r8, r0
  403416:	f106 070b 	add.w	r7, r6, #11
  40341a:	f7ff ffe7 	bl	4033ec <__malloc_lock>
  40341e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403422:	2f16      	cmp	r7, #22
  403424:	f02e 0403 	bic.w	r4, lr, #3
  403428:	f1a5 0908 	sub.w	r9, r5, #8
  40342c:	d83c      	bhi.n	4034a8 <_realloc_r+0xa4>
  40342e:	2210      	movs	r2, #16
  403430:	4617      	mov	r7, r2
  403432:	42be      	cmp	r6, r7
  403434:	d83d      	bhi.n	4034b2 <_realloc_r+0xae>
  403436:	4294      	cmp	r4, r2
  403438:	da43      	bge.n	4034c2 <_realloc_r+0xbe>
  40343a:	4bc4      	ldr	r3, [pc, #784]	; (40374c <_realloc_r+0x348>)
  40343c:	6899      	ldr	r1, [r3, #8]
  40343e:	eb09 0004 	add.w	r0, r9, r4
  403442:	4288      	cmp	r0, r1
  403444:	f000 80b4 	beq.w	4035b0 <_realloc_r+0x1ac>
  403448:	6843      	ldr	r3, [r0, #4]
  40344a:	f023 0101 	bic.w	r1, r3, #1
  40344e:	4401      	add	r1, r0
  403450:	6849      	ldr	r1, [r1, #4]
  403452:	07c9      	lsls	r1, r1, #31
  403454:	d54c      	bpl.n	4034f0 <_realloc_r+0xec>
  403456:	f01e 0f01 	tst.w	lr, #1
  40345a:	f000 809b 	beq.w	403594 <_realloc_r+0x190>
  40345e:	4631      	mov	r1, r6
  403460:	4640      	mov	r0, r8
  403462:	f7ff fbad 	bl	402bc0 <_malloc_r>
  403466:	4606      	mov	r6, r0
  403468:	2800      	cmp	r0, #0
  40346a:	d03a      	beq.n	4034e2 <_realloc_r+0xde>
  40346c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403470:	f023 0301 	bic.w	r3, r3, #1
  403474:	444b      	add	r3, r9
  403476:	f1a0 0208 	sub.w	r2, r0, #8
  40347a:	429a      	cmp	r2, r3
  40347c:	f000 8121 	beq.w	4036c2 <_realloc_r+0x2be>
  403480:	1f22      	subs	r2, r4, #4
  403482:	2a24      	cmp	r2, #36	; 0x24
  403484:	f200 8107 	bhi.w	403696 <_realloc_r+0x292>
  403488:	2a13      	cmp	r2, #19
  40348a:	f200 80db 	bhi.w	403644 <_realloc_r+0x240>
  40348e:	4603      	mov	r3, r0
  403490:	462a      	mov	r2, r5
  403492:	6811      	ldr	r1, [r2, #0]
  403494:	6019      	str	r1, [r3, #0]
  403496:	6851      	ldr	r1, [r2, #4]
  403498:	6059      	str	r1, [r3, #4]
  40349a:	6892      	ldr	r2, [r2, #8]
  40349c:	609a      	str	r2, [r3, #8]
  40349e:	4629      	mov	r1, r5
  4034a0:	4640      	mov	r0, r8
  4034a2:	f7ff f849 	bl	402538 <_free_r>
  4034a6:	e01c      	b.n	4034e2 <_realloc_r+0xde>
  4034a8:	f027 0707 	bic.w	r7, r7, #7
  4034ac:	2f00      	cmp	r7, #0
  4034ae:	463a      	mov	r2, r7
  4034b0:	dabf      	bge.n	403432 <_realloc_r+0x2e>
  4034b2:	2600      	movs	r6, #0
  4034b4:	230c      	movs	r3, #12
  4034b6:	4630      	mov	r0, r6
  4034b8:	f8c8 3000 	str.w	r3, [r8]
  4034bc:	b003      	add	sp, #12
  4034be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034c2:	462e      	mov	r6, r5
  4034c4:	1be3      	subs	r3, r4, r7
  4034c6:	2b0f      	cmp	r3, #15
  4034c8:	d81e      	bhi.n	403508 <_realloc_r+0x104>
  4034ca:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4034ce:	f003 0301 	and.w	r3, r3, #1
  4034d2:	4323      	orrs	r3, r4
  4034d4:	444c      	add	r4, r9
  4034d6:	f8c9 3004 	str.w	r3, [r9, #4]
  4034da:	6863      	ldr	r3, [r4, #4]
  4034dc:	f043 0301 	orr.w	r3, r3, #1
  4034e0:	6063      	str	r3, [r4, #4]
  4034e2:	4640      	mov	r0, r8
  4034e4:	f7ff ff88 	bl	4033f8 <__malloc_unlock>
  4034e8:	4630      	mov	r0, r6
  4034ea:	b003      	add	sp, #12
  4034ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034f0:	f023 0303 	bic.w	r3, r3, #3
  4034f4:	18e1      	adds	r1, r4, r3
  4034f6:	4291      	cmp	r1, r2
  4034f8:	db1f      	blt.n	40353a <_realloc_r+0x136>
  4034fa:	68c3      	ldr	r3, [r0, #12]
  4034fc:	6882      	ldr	r2, [r0, #8]
  4034fe:	462e      	mov	r6, r5
  403500:	60d3      	str	r3, [r2, #12]
  403502:	460c      	mov	r4, r1
  403504:	609a      	str	r2, [r3, #8]
  403506:	e7dd      	b.n	4034c4 <_realloc_r+0xc0>
  403508:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40350c:	eb09 0107 	add.w	r1, r9, r7
  403510:	f002 0201 	and.w	r2, r2, #1
  403514:	444c      	add	r4, r9
  403516:	f043 0301 	orr.w	r3, r3, #1
  40351a:	4317      	orrs	r7, r2
  40351c:	f8c9 7004 	str.w	r7, [r9, #4]
  403520:	604b      	str	r3, [r1, #4]
  403522:	6863      	ldr	r3, [r4, #4]
  403524:	f043 0301 	orr.w	r3, r3, #1
  403528:	3108      	adds	r1, #8
  40352a:	6063      	str	r3, [r4, #4]
  40352c:	4640      	mov	r0, r8
  40352e:	f7ff f803 	bl	402538 <_free_r>
  403532:	e7d6      	b.n	4034e2 <_realloc_r+0xde>
  403534:	4611      	mov	r1, r2
  403536:	f7ff bb43 	b.w	402bc0 <_malloc_r>
  40353a:	f01e 0f01 	tst.w	lr, #1
  40353e:	d18e      	bne.n	40345e <_realloc_r+0x5a>
  403540:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403544:	eba9 0a01 	sub.w	sl, r9, r1
  403548:	f8da 1004 	ldr.w	r1, [sl, #4]
  40354c:	f021 0103 	bic.w	r1, r1, #3
  403550:	440b      	add	r3, r1
  403552:	4423      	add	r3, r4
  403554:	4293      	cmp	r3, r2
  403556:	db25      	blt.n	4035a4 <_realloc_r+0x1a0>
  403558:	68c2      	ldr	r2, [r0, #12]
  40355a:	6881      	ldr	r1, [r0, #8]
  40355c:	4656      	mov	r6, sl
  40355e:	60ca      	str	r2, [r1, #12]
  403560:	6091      	str	r1, [r2, #8]
  403562:	f8da 100c 	ldr.w	r1, [sl, #12]
  403566:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40356a:	1f22      	subs	r2, r4, #4
  40356c:	2a24      	cmp	r2, #36	; 0x24
  40356e:	60c1      	str	r1, [r0, #12]
  403570:	6088      	str	r0, [r1, #8]
  403572:	f200 8094 	bhi.w	40369e <_realloc_r+0x29a>
  403576:	2a13      	cmp	r2, #19
  403578:	d96f      	bls.n	40365a <_realloc_r+0x256>
  40357a:	6829      	ldr	r1, [r5, #0]
  40357c:	f8ca 1008 	str.w	r1, [sl, #8]
  403580:	6869      	ldr	r1, [r5, #4]
  403582:	f8ca 100c 	str.w	r1, [sl, #12]
  403586:	2a1b      	cmp	r2, #27
  403588:	f200 80a2 	bhi.w	4036d0 <_realloc_r+0x2cc>
  40358c:	3508      	adds	r5, #8
  40358e:	f10a 0210 	add.w	r2, sl, #16
  403592:	e063      	b.n	40365c <_realloc_r+0x258>
  403594:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403598:	eba9 0a03 	sub.w	sl, r9, r3
  40359c:	f8da 1004 	ldr.w	r1, [sl, #4]
  4035a0:	f021 0103 	bic.w	r1, r1, #3
  4035a4:	1863      	adds	r3, r4, r1
  4035a6:	4293      	cmp	r3, r2
  4035a8:	f6ff af59 	blt.w	40345e <_realloc_r+0x5a>
  4035ac:	4656      	mov	r6, sl
  4035ae:	e7d8      	b.n	403562 <_realloc_r+0x15e>
  4035b0:	6841      	ldr	r1, [r0, #4]
  4035b2:	f021 0b03 	bic.w	fp, r1, #3
  4035b6:	44a3      	add	fp, r4
  4035b8:	f107 0010 	add.w	r0, r7, #16
  4035bc:	4583      	cmp	fp, r0
  4035be:	da56      	bge.n	40366e <_realloc_r+0x26a>
  4035c0:	f01e 0f01 	tst.w	lr, #1
  4035c4:	f47f af4b 	bne.w	40345e <_realloc_r+0x5a>
  4035c8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4035cc:	eba9 0a01 	sub.w	sl, r9, r1
  4035d0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4035d4:	f021 0103 	bic.w	r1, r1, #3
  4035d8:	448b      	add	fp, r1
  4035da:	4558      	cmp	r0, fp
  4035dc:	dce2      	bgt.n	4035a4 <_realloc_r+0x1a0>
  4035de:	4656      	mov	r6, sl
  4035e0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4035e4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4035e8:	1f22      	subs	r2, r4, #4
  4035ea:	2a24      	cmp	r2, #36	; 0x24
  4035ec:	60c1      	str	r1, [r0, #12]
  4035ee:	6088      	str	r0, [r1, #8]
  4035f0:	f200 808f 	bhi.w	403712 <_realloc_r+0x30e>
  4035f4:	2a13      	cmp	r2, #19
  4035f6:	f240 808a 	bls.w	40370e <_realloc_r+0x30a>
  4035fa:	6829      	ldr	r1, [r5, #0]
  4035fc:	f8ca 1008 	str.w	r1, [sl, #8]
  403600:	6869      	ldr	r1, [r5, #4]
  403602:	f8ca 100c 	str.w	r1, [sl, #12]
  403606:	2a1b      	cmp	r2, #27
  403608:	f200 808a 	bhi.w	403720 <_realloc_r+0x31c>
  40360c:	3508      	adds	r5, #8
  40360e:	f10a 0210 	add.w	r2, sl, #16
  403612:	6829      	ldr	r1, [r5, #0]
  403614:	6011      	str	r1, [r2, #0]
  403616:	6869      	ldr	r1, [r5, #4]
  403618:	6051      	str	r1, [r2, #4]
  40361a:	68a9      	ldr	r1, [r5, #8]
  40361c:	6091      	str	r1, [r2, #8]
  40361e:	eb0a 0107 	add.w	r1, sl, r7
  403622:	ebab 0207 	sub.w	r2, fp, r7
  403626:	f042 0201 	orr.w	r2, r2, #1
  40362a:	6099      	str	r1, [r3, #8]
  40362c:	604a      	str	r2, [r1, #4]
  40362e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403632:	f003 0301 	and.w	r3, r3, #1
  403636:	431f      	orrs	r7, r3
  403638:	4640      	mov	r0, r8
  40363a:	f8ca 7004 	str.w	r7, [sl, #4]
  40363e:	f7ff fedb 	bl	4033f8 <__malloc_unlock>
  403642:	e751      	b.n	4034e8 <_realloc_r+0xe4>
  403644:	682b      	ldr	r3, [r5, #0]
  403646:	6003      	str	r3, [r0, #0]
  403648:	686b      	ldr	r3, [r5, #4]
  40364a:	6043      	str	r3, [r0, #4]
  40364c:	2a1b      	cmp	r2, #27
  40364e:	d82d      	bhi.n	4036ac <_realloc_r+0x2a8>
  403650:	f100 0308 	add.w	r3, r0, #8
  403654:	f105 0208 	add.w	r2, r5, #8
  403658:	e71b      	b.n	403492 <_realloc_r+0x8e>
  40365a:	4632      	mov	r2, r6
  40365c:	6829      	ldr	r1, [r5, #0]
  40365e:	6011      	str	r1, [r2, #0]
  403660:	6869      	ldr	r1, [r5, #4]
  403662:	6051      	str	r1, [r2, #4]
  403664:	68a9      	ldr	r1, [r5, #8]
  403666:	6091      	str	r1, [r2, #8]
  403668:	461c      	mov	r4, r3
  40366a:	46d1      	mov	r9, sl
  40366c:	e72a      	b.n	4034c4 <_realloc_r+0xc0>
  40366e:	eb09 0107 	add.w	r1, r9, r7
  403672:	ebab 0b07 	sub.w	fp, fp, r7
  403676:	f04b 0201 	orr.w	r2, fp, #1
  40367a:	6099      	str	r1, [r3, #8]
  40367c:	604a      	str	r2, [r1, #4]
  40367e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403682:	f003 0301 	and.w	r3, r3, #1
  403686:	431f      	orrs	r7, r3
  403688:	4640      	mov	r0, r8
  40368a:	f845 7c04 	str.w	r7, [r5, #-4]
  40368e:	f7ff feb3 	bl	4033f8 <__malloc_unlock>
  403692:	462e      	mov	r6, r5
  403694:	e728      	b.n	4034e8 <_realloc_r+0xe4>
  403696:	4629      	mov	r1, r5
  403698:	f7ff fe44 	bl	403324 <memmove>
  40369c:	e6ff      	b.n	40349e <_realloc_r+0x9a>
  40369e:	4629      	mov	r1, r5
  4036a0:	4630      	mov	r0, r6
  4036a2:	461c      	mov	r4, r3
  4036a4:	46d1      	mov	r9, sl
  4036a6:	f7ff fe3d 	bl	403324 <memmove>
  4036aa:	e70b      	b.n	4034c4 <_realloc_r+0xc0>
  4036ac:	68ab      	ldr	r3, [r5, #8]
  4036ae:	6083      	str	r3, [r0, #8]
  4036b0:	68eb      	ldr	r3, [r5, #12]
  4036b2:	60c3      	str	r3, [r0, #12]
  4036b4:	2a24      	cmp	r2, #36	; 0x24
  4036b6:	d017      	beq.n	4036e8 <_realloc_r+0x2e4>
  4036b8:	f100 0310 	add.w	r3, r0, #16
  4036bc:	f105 0210 	add.w	r2, r5, #16
  4036c0:	e6e7      	b.n	403492 <_realloc_r+0x8e>
  4036c2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4036c6:	f023 0303 	bic.w	r3, r3, #3
  4036ca:	441c      	add	r4, r3
  4036cc:	462e      	mov	r6, r5
  4036ce:	e6f9      	b.n	4034c4 <_realloc_r+0xc0>
  4036d0:	68a9      	ldr	r1, [r5, #8]
  4036d2:	f8ca 1010 	str.w	r1, [sl, #16]
  4036d6:	68e9      	ldr	r1, [r5, #12]
  4036d8:	f8ca 1014 	str.w	r1, [sl, #20]
  4036dc:	2a24      	cmp	r2, #36	; 0x24
  4036de:	d00c      	beq.n	4036fa <_realloc_r+0x2f6>
  4036e0:	3510      	adds	r5, #16
  4036e2:	f10a 0218 	add.w	r2, sl, #24
  4036e6:	e7b9      	b.n	40365c <_realloc_r+0x258>
  4036e8:	692b      	ldr	r3, [r5, #16]
  4036ea:	6103      	str	r3, [r0, #16]
  4036ec:	696b      	ldr	r3, [r5, #20]
  4036ee:	6143      	str	r3, [r0, #20]
  4036f0:	f105 0218 	add.w	r2, r5, #24
  4036f4:	f100 0318 	add.w	r3, r0, #24
  4036f8:	e6cb      	b.n	403492 <_realloc_r+0x8e>
  4036fa:	692a      	ldr	r2, [r5, #16]
  4036fc:	f8ca 2018 	str.w	r2, [sl, #24]
  403700:	696a      	ldr	r2, [r5, #20]
  403702:	f8ca 201c 	str.w	r2, [sl, #28]
  403706:	3518      	adds	r5, #24
  403708:	f10a 0220 	add.w	r2, sl, #32
  40370c:	e7a6      	b.n	40365c <_realloc_r+0x258>
  40370e:	4632      	mov	r2, r6
  403710:	e77f      	b.n	403612 <_realloc_r+0x20e>
  403712:	4629      	mov	r1, r5
  403714:	4630      	mov	r0, r6
  403716:	9301      	str	r3, [sp, #4]
  403718:	f7ff fe04 	bl	403324 <memmove>
  40371c:	9b01      	ldr	r3, [sp, #4]
  40371e:	e77e      	b.n	40361e <_realloc_r+0x21a>
  403720:	68a9      	ldr	r1, [r5, #8]
  403722:	f8ca 1010 	str.w	r1, [sl, #16]
  403726:	68e9      	ldr	r1, [r5, #12]
  403728:	f8ca 1014 	str.w	r1, [sl, #20]
  40372c:	2a24      	cmp	r2, #36	; 0x24
  40372e:	d003      	beq.n	403738 <_realloc_r+0x334>
  403730:	3510      	adds	r5, #16
  403732:	f10a 0218 	add.w	r2, sl, #24
  403736:	e76c      	b.n	403612 <_realloc_r+0x20e>
  403738:	692a      	ldr	r2, [r5, #16]
  40373a:	f8ca 2018 	str.w	r2, [sl, #24]
  40373e:	696a      	ldr	r2, [r5, #20]
  403740:	f8ca 201c 	str.w	r2, [sl, #28]
  403744:	3518      	adds	r5, #24
  403746:	f10a 0220 	add.w	r2, sl, #32
  40374a:	e762      	b.n	403612 <_realloc_r+0x20e>
  40374c:	200005b0 	.word	0x200005b0

00403750 <lflush>:
  403750:	8983      	ldrh	r3, [r0, #12]
  403752:	f003 0309 	and.w	r3, r3, #9
  403756:	2b09      	cmp	r3, #9
  403758:	d001      	beq.n	40375e <lflush+0xe>
  40375a:	2000      	movs	r0, #0
  40375c:	4770      	bx	lr
  40375e:	f7fe bd85 	b.w	40226c <fflush>
  403762:	bf00      	nop

00403764 <__srefill_r>:
  403764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403766:	460c      	mov	r4, r1
  403768:	4605      	mov	r5, r0
  40376a:	b110      	cbz	r0, 403772 <__srefill_r+0xe>
  40376c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40376e:	2b00      	cmp	r3, #0
  403770:	d045      	beq.n	4037fe <__srefill_r+0x9a>
  403772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403776:	b29a      	uxth	r2, r3
  403778:	0497      	lsls	r7, r2, #18
  40377a:	d407      	bmi.n	40378c <__srefill_r+0x28>
  40377c:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40377e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403782:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  403786:	6662      	str	r2, [r4, #100]	; 0x64
  403788:	81a3      	strh	r3, [r4, #12]
  40378a:	b29a      	uxth	r2, r3
  40378c:	2100      	movs	r1, #0
  40378e:	0696      	lsls	r6, r2, #26
  403790:	6061      	str	r1, [r4, #4]
  403792:	d431      	bmi.n	4037f8 <__srefill_r+0x94>
  403794:	0750      	lsls	r0, r2, #29
  403796:	d522      	bpl.n	4037de <__srefill_r+0x7a>
  403798:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40379a:	b161      	cbz	r1, 4037b6 <__srefill_r+0x52>
  40379c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4037a0:	4299      	cmp	r1, r3
  4037a2:	d002      	beq.n	4037aa <__srefill_r+0x46>
  4037a4:	4628      	mov	r0, r5
  4037a6:	f7fe fec7 	bl	402538 <_free_r>
  4037aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4037ac:	6063      	str	r3, [r4, #4]
  4037ae:	2000      	movs	r0, #0
  4037b0:	6320      	str	r0, [r4, #48]	; 0x30
  4037b2:	2b00      	cmp	r3, #0
  4037b4:	d13f      	bne.n	403836 <__srefill_r+0xd2>
  4037b6:	6923      	ldr	r3, [r4, #16]
  4037b8:	2b00      	cmp	r3, #0
  4037ba:	d04c      	beq.n	403856 <__srefill_r+0xf2>
  4037bc:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  4037c0:	b2be      	uxth	r6, r7
  4037c2:	07b3      	lsls	r3, r6, #30
  4037c4:	d11e      	bne.n	403804 <__srefill_r+0xa0>
  4037c6:	6922      	ldr	r2, [r4, #16]
  4037c8:	6022      	str	r2, [r4, #0]
  4037ca:	4628      	mov	r0, r5
  4037cc:	6963      	ldr	r3, [r4, #20]
  4037ce:	6a25      	ldr	r5, [r4, #32]
  4037d0:	69e1      	ldr	r1, [r4, #28]
  4037d2:	47a8      	blx	r5
  4037d4:	2800      	cmp	r0, #0
  4037d6:	6060      	str	r0, [r4, #4]
  4037d8:	dd09      	ble.n	4037ee <__srefill_r+0x8a>
  4037da:	2000      	movs	r0, #0
  4037dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4037de:	06d1      	lsls	r1, r2, #27
  4037e0:	d53e      	bpl.n	403860 <__srefill_r+0xfc>
  4037e2:	0712      	lsls	r2, r2, #28
  4037e4:	d42a      	bmi.n	40383c <__srefill_r+0xd8>
  4037e6:	f043 0304 	orr.w	r3, r3, #4
  4037ea:	81a3      	strh	r3, [r4, #12]
  4037ec:	e7e3      	b.n	4037b6 <__srefill_r+0x52>
  4037ee:	89a3      	ldrh	r3, [r4, #12]
  4037f0:	d119      	bne.n	403826 <__srefill_r+0xc2>
  4037f2:	f043 0320 	orr.w	r3, r3, #32
  4037f6:	81a3      	strh	r3, [r4, #12]
  4037f8:	f04f 30ff 	mov.w	r0, #4294967295
  4037fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4037fe:	f7fe fd75 	bl	4022ec <__sinit>
  403802:	e7b6      	b.n	403772 <__srefill_r+0xe>
  403804:	4b1a      	ldr	r3, [pc, #104]	; (403870 <__srefill_r+0x10c>)
  403806:	491b      	ldr	r1, [pc, #108]	; (403874 <__srefill_r+0x110>)
  403808:	6818      	ldr	r0, [r3, #0]
  40380a:	2301      	movs	r3, #1
  40380c:	81a3      	strh	r3, [r4, #12]
  40380e:	f006 0609 	and.w	r6, r6, #9
  403812:	f7ff f8ef 	bl	4029f4 <_fwalk>
  403816:	2e09      	cmp	r6, #9
  403818:	81a7      	strh	r7, [r4, #12]
  40381a:	d1d4      	bne.n	4037c6 <__srefill_r+0x62>
  40381c:	4621      	mov	r1, r4
  40381e:	4628      	mov	r0, r5
  403820:	f7fe fc5a 	bl	4020d8 <__sflush_r>
  403824:	e7cf      	b.n	4037c6 <__srefill_r+0x62>
  403826:	2200      	movs	r2, #0
  403828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40382c:	81a3      	strh	r3, [r4, #12]
  40382e:	6062      	str	r2, [r4, #4]
  403830:	f04f 30ff 	mov.w	r0, #4294967295
  403834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403836:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  403838:	6023      	str	r3, [r4, #0]
  40383a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40383c:	4621      	mov	r1, r4
  40383e:	4628      	mov	r0, r5
  403840:	f7fe fcea 	bl	402218 <_fflush_r>
  403844:	2800      	cmp	r0, #0
  403846:	d1d7      	bne.n	4037f8 <__srefill_r+0x94>
  403848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40384c:	60a0      	str	r0, [r4, #8]
  40384e:	61a0      	str	r0, [r4, #24]
  403850:	f023 0308 	bic.w	r3, r3, #8
  403854:	e7c7      	b.n	4037e6 <__srefill_r+0x82>
  403856:	4621      	mov	r1, r4
  403858:	4628      	mov	r0, r5
  40385a:	f7ff f95f 	bl	402b1c <__smakebuf_r>
  40385e:	e7ad      	b.n	4037bc <__srefill_r+0x58>
  403860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403864:	2209      	movs	r2, #9
  403866:	602a      	str	r2, [r5, #0]
  403868:	f04f 30ff 	mov.w	r0, #4294967295
  40386c:	81a3      	strh	r3, [r4, #12]
  40386e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403870:	0040409c 	.word	0x0040409c
  403874:	00403751 	.word	0x00403751

00403878 <_sbrk_r>:
  403878:	b538      	push	{r3, r4, r5, lr}
  40387a:	4c07      	ldr	r4, [pc, #28]	; (403898 <_sbrk_r+0x20>)
  40387c:	2300      	movs	r3, #0
  40387e:	4605      	mov	r5, r0
  403880:	4608      	mov	r0, r1
  403882:	6023      	str	r3, [r4, #0]
  403884:	f7fd f950 	bl	400b28 <_sbrk>
  403888:	1c43      	adds	r3, r0, #1
  40388a:	d000      	beq.n	40388e <_sbrk_r+0x16>
  40388c:	bd38      	pop	{r3, r4, r5, pc}
  40388e:	6823      	ldr	r3, [r4, #0]
  403890:	2b00      	cmp	r3, #0
  403892:	d0fb      	beq.n	40388c <_sbrk_r+0x14>
  403894:	602b      	str	r3, [r5, #0]
  403896:	bd38      	pop	{r3, r4, r5, pc}
  403898:	20000abc 	.word	0x20000abc

0040389c <__sread>:
  40389c:	b510      	push	{r4, lr}
  40389e:	460c      	mov	r4, r1
  4038a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4038a4:	f000 f9f6 	bl	403c94 <_read_r>
  4038a8:	2800      	cmp	r0, #0
  4038aa:	db03      	blt.n	4038b4 <__sread+0x18>
  4038ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4038ae:	4403      	add	r3, r0
  4038b0:	6523      	str	r3, [r4, #80]	; 0x50
  4038b2:	bd10      	pop	{r4, pc}
  4038b4:	89a3      	ldrh	r3, [r4, #12]
  4038b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4038ba:	81a3      	strh	r3, [r4, #12]
  4038bc:	bd10      	pop	{r4, pc}
  4038be:	bf00      	nop

004038c0 <__swrite>:
  4038c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4038c4:	4616      	mov	r6, r2
  4038c6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4038ca:	461f      	mov	r7, r3
  4038cc:	05d3      	lsls	r3, r2, #23
  4038ce:	460c      	mov	r4, r1
  4038d0:	4605      	mov	r5, r0
  4038d2:	d507      	bpl.n	4038e4 <__swrite+0x24>
  4038d4:	2200      	movs	r2, #0
  4038d6:	2302      	movs	r3, #2
  4038d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4038dc:	f000 f9c4 	bl	403c68 <_lseek_r>
  4038e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4038e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4038e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4038ec:	81a2      	strh	r2, [r4, #12]
  4038ee:	463b      	mov	r3, r7
  4038f0:	4632      	mov	r2, r6
  4038f2:	4628      	mov	r0, r5
  4038f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4038f8:	f000 b8a4 	b.w	403a44 <_write_r>

004038fc <__sseek>:
  4038fc:	b510      	push	{r4, lr}
  4038fe:	460c      	mov	r4, r1
  403900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403904:	f000 f9b0 	bl	403c68 <_lseek_r>
  403908:	89a3      	ldrh	r3, [r4, #12]
  40390a:	1c42      	adds	r2, r0, #1
  40390c:	bf0e      	itee	eq
  40390e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403912:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403916:	6520      	strne	r0, [r4, #80]	; 0x50
  403918:	81a3      	strh	r3, [r4, #12]
  40391a:	bd10      	pop	{r4, pc}

0040391c <__sclose>:
  40391c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403920:	f000 b908 	b.w	403b34 <_close_r>

00403924 <__swbuf_r>:
  403924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403926:	460d      	mov	r5, r1
  403928:	4614      	mov	r4, r2
  40392a:	4606      	mov	r6, r0
  40392c:	b110      	cbz	r0, 403934 <__swbuf_r+0x10>
  40392e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403930:	2b00      	cmp	r3, #0
  403932:	d04b      	beq.n	4039cc <__swbuf_r+0xa8>
  403934:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403938:	69a3      	ldr	r3, [r4, #24]
  40393a:	60a3      	str	r3, [r4, #8]
  40393c:	b291      	uxth	r1, r2
  40393e:	0708      	lsls	r0, r1, #28
  403940:	d539      	bpl.n	4039b6 <__swbuf_r+0x92>
  403942:	6923      	ldr	r3, [r4, #16]
  403944:	2b00      	cmp	r3, #0
  403946:	d036      	beq.n	4039b6 <__swbuf_r+0x92>
  403948:	b2ed      	uxtb	r5, r5
  40394a:	0489      	lsls	r1, r1, #18
  40394c:	462f      	mov	r7, r5
  40394e:	d515      	bpl.n	40397c <__swbuf_r+0x58>
  403950:	6822      	ldr	r2, [r4, #0]
  403952:	6961      	ldr	r1, [r4, #20]
  403954:	1ad3      	subs	r3, r2, r3
  403956:	428b      	cmp	r3, r1
  403958:	da1c      	bge.n	403994 <__swbuf_r+0x70>
  40395a:	3301      	adds	r3, #1
  40395c:	68a1      	ldr	r1, [r4, #8]
  40395e:	1c50      	adds	r0, r2, #1
  403960:	3901      	subs	r1, #1
  403962:	60a1      	str	r1, [r4, #8]
  403964:	6020      	str	r0, [r4, #0]
  403966:	7015      	strb	r5, [r2, #0]
  403968:	6962      	ldr	r2, [r4, #20]
  40396a:	429a      	cmp	r2, r3
  40396c:	d01a      	beq.n	4039a4 <__swbuf_r+0x80>
  40396e:	89a3      	ldrh	r3, [r4, #12]
  403970:	07db      	lsls	r3, r3, #31
  403972:	d501      	bpl.n	403978 <__swbuf_r+0x54>
  403974:	2d0a      	cmp	r5, #10
  403976:	d015      	beq.n	4039a4 <__swbuf_r+0x80>
  403978:	4638      	mov	r0, r7
  40397a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40397c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40397e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403982:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403986:	81a2      	strh	r2, [r4, #12]
  403988:	6822      	ldr	r2, [r4, #0]
  40398a:	6661      	str	r1, [r4, #100]	; 0x64
  40398c:	6961      	ldr	r1, [r4, #20]
  40398e:	1ad3      	subs	r3, r2, r3
  403990:	428b      	cmp	r3, r1
  403992:	dbe2      	blt.n	40395a <__swbuf_r+0x36>
  403994:	4621      	mov	r1, r4
  403996:	4630      	mov	r0, r6
  403998:	f7fe fc3e 	bl	402218 <_fflush_r>
  40399c:	b940      	cbnz	r0, 4039b0 <__swbuf_r+0x8c>
  40399e:	6822      	ldr	r2, [r4, #0]
  4039a0:	2301      	movs	r3, #1
  4039a2:	e7db      	b.n	40395c <__swbuf_r+0x38>
  4039a4:	4621      	mov	r1, r4
  4039a6:	4630      	mov	r0, r6
  4039a8:	f7fe fc36 	bl	402218 <_fflush_r>
  4039ac:	2800      	cmp	r0, #0
  4039ae:	d0e3      	beq.n	403978 <__swbuf_r+0x54>
  4039b0:	f04f 37ff 	mov.w	r7, #4294967295
  4039b4:	e7e0      	b.n	403978 <__swbuf_r+0x54>
  4039b6:	4621      	mov	r1, r4
  4039b8:	4630      	mov	r0, r6
  4039ba:	f7fe fb19 	bl	401ff0 <__swsetup_r>
  4039be:	2800      	cmp	r0, #0
  4039c0:	d1f6      	bne.n	4039b0 <__swbuf_r+0x8c>
  4039c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4039c6:	6923      	ldr	r3, [r4, #16]
  4039c8:	b291      	uxth	r1, r2
  4039ca:	e7bd      	b.n	403948 <__swbuf_r+0x24>
  4039cc:	f7fe fc8e 	bl	4022ec <__sinit>
  4039d0:	e7b0      	b.n	403934 <__swbuf_r+0x10>
  4039d2:	bf00      	nop

004039d4 <_wcrtomb_r>:
  4039d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4039d6:	4606      	mov	r6, r0
  4039d8:	b085      	sub	sp, #20
  4039da:	461f      	mov	r7, r3
  4039dc:	b189      	cbz	r1, 403a02 <_wcrtomb_r+0x2e>
  4039de:	4c10      	ldr	r4, [pc, #64]	; (403a20 <_wcrtomb_r+0x4c>)
  4039e0:	4d10      	ldr	r5, [pc, #64]	; (403a24 <_wcrtomb_r+0x50>)
  4039e2:	6824      	ldr	r4, [r4, #0]
  4039e4:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4039e6:	2c00      	cmp	r4, #0
  4039e8:	bf08      	it	eq
  4039ea:	462c      	moveq	r4, r5
  4039ec:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4039f0:	47a0      	blx	r4
  4039f2:	1c43      	adds	r3, r0, #1
  4039f4:	d103      	bne.n	4039fe <_wcrtomb_r+0x2a>
  4039f6:	2200      	movs	r2, #0
  4039f8:	238a      	movs	r3, #138	; 0x8a
  4039fa:	603a      	str	r2, [r7, #0]
  4039fc:	6033      	str	r3, [r6, #0]
  4039fe:	b005      	add	sp, #20
  403a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a02:	460c      	mov	r4, r1
  403a04:	4906      	ldr	r1, [pc, #24]	; (403a20 <_wcrtomb_r+0x4c>)
  403a06:	4a07      	ldr	r2, [pc, #28]	; (403a24 <_wcrtomb_r+0x50>)
  403a08:	6809      	ldr	r1, [r1, #0]
  403a0a:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403a0c:	2900      	cmp	r1, #0
  403a0e:	bf08      	it	eq
  403a10:	4611      	moveq	r1, r2
  403a12:	4622      	mov	r2, r4
  403a14:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403a18:	a901      	add	r1, sp, #4
  403a1a:	47a0      	blx	r4
  403a1c:	e7e9      	b.n	4039f2 <_wcrtomb_r+0x1e>
  403a1e:	bf00      	nop
  403a20:	20000014 	.word	0x20000014
  403a24:	20000444 	.word	0x20000444

00403a28 <__ascii_wctomb>:
  403a28:	b121      	cbz	r1, 403a34 <__ascii_wctomb+0xc>
  403a2a:	2aff      	cmp	r2, #255	; 0xff
  403a2c:	d804      	bhi.n	403a38 <__ascii_wctomb+0x10>
  403a2e:	700a      	strb	r2, [r1, #0]
  403a30:	2001      	movs	r0, #1
  403a32:	4770      	bx	lr
  403a34:	4608      	mov	r0, r1
  403a36:	4770      	bx	lr
  403a38:	238a      	movs	r3, #138	; 0x8a
  403a3a:	6003      	str	r3, [r0, #0]
  403a3c:	f04f 30ff 	mov.w	r0, #4294967295
  403a40:	4770      	bx	lr
  403a42:	bf00      	nop

00403a44 <_write_r>:
  403a44:	b570      	push	{r4, r5, r6, lr}
  403a46:	460d      	mov	r5, r1
  403a48:	4c08      	ldr	r4, [pc, #32]	; (403a6c <_write_r+0x28>)
  403a4a:	4611      	mov	r1, r2
  403a4c:	4606      	mov	r6, r0
  403a4e:	461a      	mov	r2, r3
  403a50:	4628      	mov	r0, r5
  403a52:	2300      	movs	r3, #0
  403a54:	6023      	str	r3, [r4, #0]
  403a56:	f7fc fb8d 	bl	400174 <_write>
  403a5a:	1c43      	adds	r3, r0, #1
  403a5c:	d000      	beq.n	403a60 <_write_r+0x1c>
  403a5e:	bd70      	pop	{r4, r5, r6, pc}
  403a60:	6823      	ldr	r3, [r4, #0]
  403a62:	2b00      	cmp	r3, #0
  403a64:	d0fb      	beq.n	403a5e <_write_r+0x1a>
  403a66:	6033      	str	r3, [r6, #0]
  403a68:	bd70      	pop	{r4, r5, r6, pc}
  403a6a:	bf00      	nop
  403a6c:	20000abc 	.word	0x20000abc

00403a70 <__register_exitproc>:
  403a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403a74:	4d2c      	ldr	r5, [pc, #176]	; (403b28 <__register_exitproc+0xb8>)
  403a76:	4606      	mov	r6, r0
  403a78:	6828      	ldr	r0, [r5, #0]
  403a7a:	4698      	mov	r8, r3
  403a7c:	460f      	mov	r7, r1
  403a7e:	4691      	mov	r9, r2
  403a80:	f7ff f81a 	bl	402ab8 <__retarget_lock_acquire_recursive>
  403a84:	4b29      	ldr	r3, [pc, #164]	; (403b2c <__register_exitproc+0xbc>)
  403a86:	681c      	ldr	r4, [r3, #0]
  403a88:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403a8c:	2b00      	cmp	r3, #0
  403a8e:	d03e      	beq.n	403b0e <__register_exitproc+0x9e>
  403a90:	685a      	ldr	r2, [r3, #4]
  403a92:	2a1f      	cmp	r2, #31
  403a94:	dc1c      	bgt.n	403ad0 <__register_exitproc+0x60>
  403a96:	f102 0e01 	add.w	lr, r2, #1
  403a9a:	b176      	cbz	r6, 403aba <__register_exitproc+0x4a>
  403a9c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403aa0:	2401      	movs	r4, #1
  403aa2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403aa6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403aaa:	4094      	lsls	r4, r2
  403aac:	4320      	orrs	r0, r4
  403aae:	2e02      	cmp	r6, #2
  403ab0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403ab4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403ab8:	d023      	beq.n	403b02 <__register_exitproc+0x92>
  403aba:	3202      	adds	r2, #2
  403abc:	f8c3 e004 	str.w	lr, [r3, #4]
  403ac0:	6828      	ldr	r0, [r5, #0]
  403ac2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403ac6:	f7fe fff9 	bl	402abc <__retarget_lock_release_recursive>
  403aca:	2000      	movs	r0, #0
  403acc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ad0:	4b17      	ldr	r3, [pc, #92]	; (403b30 <__register_exitproc+0xc0>)
  403ad2:	b30b      	cbz	r3, 403b18 <__register_exitproc+0xa8>
  403ad4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403ad8:	f7ff f86a 	bl	402bb0 <malloc>
  403adc:	4603      	mov	r3, r0
  403ade:	b1d8      	cbz	r0, 403b18 <__register_exitproc+0xa8>
  403ae0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403ae4:	6002      	str	r2, [r0, #0]
  403ae6:	2100      	movs	r1, #0
  403ae8:	6041      	str	r1, [r0, #4]
  403aea:	460a      	mov	r2, r1
  403aec:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403af0:	f04f 0e01 	mov.w	lr, #1
  403af4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403af8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403afc:	2e00      	cmp	r6, #0
  403afe:	d0dc      	beq.n	403aba <__register_exitproc+0x4a>
  403b00:	e7cc      	b.n	403a9c <__register_exitproc+0x2c>
  403b02:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403b06:	430c      	orrs	r4, r1
  403b08:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403b0c:	e7d5      	b.n	403aba <__register_exitproc+0x4a>
  403b0e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403b12:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403b16:	e7bb      	b.n	403a90 <__register_exitproc+0x20>
  403b18:	6828      	ldr	r0, [r5, #0]
  403b1a:	f7fe ffcf 	bl	402abc <__retarget_lock_release_recursive>
  403b1e:	f04f 30ff 	mov.w	r0, #4294967295
  403b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403b26:	bf00      	nop
  403b28:	20000440 	.word	0x20000440
  403b2c:	0040409c 	.word	0x0040409c
  403b30:	00402bb1 	.word	0x00402bb1

00403b34 <_close_r>:
  403b34:	b538      	push	{r3, r4, r5, lr}
  403b36:	4c07      	ldr	r4, [pc, #28]	; (403b54 <_close_r+0x20>)
  403b38:	2300      	movs	r3, #0
  403b3a:	4605      	mov	r5, r0
  403b3c:	4608      	mov	r0, r1
  403b3e:	6023      	str	r3, [r4, #0]
  403b40:	f7fd f80e 	bl	400b60 <_close>
  403b44:	1c43      	adds	r3, r0, #1
  403b46:	d000      	beq.n	403b4a <_close_r+0x16>
  403b48:	bd38      	pop	{r3, r4, r5, pc}
  403b4a:	6823      	ldr	r3, [r4, #0]
  403b4c:	2b00      	cmp	r3, #0
  403b4e:	d0fb      	beq.n	403b48 <_close_r+0x14>
  403b50:	602b      	str	r3, [r5, #0]
  403b52:	bd38      	pop	{r3, r4, r5, pc}
  403b54:	20000abc 	.word	0x20000abc

00403b58 <_fclose_r>:
  403b58:	b570      	push	{r4, r5, r6, lr}
  403b5a:	b159      	cbz	r1, 403b74 <_fclose_r+0x1c>
  403b5c:	4605      	mov	r5, r0
  403b5e:	460c      	mov	r4, r1
  403b60:	b110      	cbz	r0, 403b68 <_fclose_r+0x10>
  403b62:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403b64:	2b00      	cmp	r3, #0
  403b66:	d03c      	beq.n	403be2 <_fclose_r+0x8a>
  403b68:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403b6a:	07d8      	lsls	r0, r3, #31
  403b6c:	d505      	bpl.n	403b7a <_fclose_r+0x22>
  403b6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b72:	b92b      	cbnz	r3, 403b80 <_fclose_r+0x28>
  403b74:	2600      	movs	r6, #0
  403b76:	4630      	mov	r0, r6
  403b78:	bd70      	pop	{r4, r5, r6, pc}
  403b7a:	89a3      	ldrh	r3, [r4, #12]
  403b7c:	0599      	lsls	r1, r3, #22
  403b7e:	d53c      	bpl.n	403bfa <_fclose_r+0xa2>
  403b80:	4621      	mov	r1, r4
  403b82:	4628      	mov	r0, r5
  403b84:	f7fe faa8 	bl	4020d8 <__sflush_r>
  403b88:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403b8a:	4606      	mov	r6, r0
  403b8c:	b133      	cbz	r3, 403b9c <_fclose_r+0x44>
  403b8e:	69e1      	ldr	r1, [r4, #28]
  403b90:	4628      	mov	r0, r5
  403b92:	4798      	blx	r3
  403b94:	2800      	cmp	r0, #0
  403b96:	bfb8      	it	lt
  403b98:	f04f 36ff 	movlt.w	r6, #4294967295
  403b9c:	89a3      	ldrh	r3, [r4, #12]
  403b9e:	061a      	lsls	r2, r3, #24
  403ba0:	d422      	bmi.n	403be8 <_fclose_r+0x90>
  403ba2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403ba4:	b141      	cbz	r1, 403bb8 <_fclose_r+0x60>
  403ba6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403baa:	4299      	cmp	r1, r3
  403bac:	d002      	beq.n	403bb4 <_fclose_r+0x5c>
  403bae:	4628      	mov	r0, r5
  403bb0:	f7fe fcc2 	bl	402538 <_free_r>
  403bb4:	2300      	movs	r3, #0
  403bb6:	6323      	str	r3, [r4, #48]	; 0x30
  403bb8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403bba:	b121      	cbz	r1, 403bc6 <_fclose_r+0x6e>
  403bbc:	4628      	mov	r0, r5
  403bbe:	f7fe fcbb 	bl	402538 <_free_r>
  403bc2:	2300      	movs	r3, #0
  403bc4:	6463      	str	r3, [r4, #68]	; 0x44
  403bc6:	f7fe fbbd 	bl	402344 <__sfp_lock_acquire>
  403bca:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403bcc:	2200      	movs	r2, #0
  403bce:	07db      	lsls	r3, r3, #31
  403bd0:	81a2      	strh	r2, [r4, #12]
  403bd2:	d50e      	bpl.n	403bf2 <_fclose_r+0x9a>
  403bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403bd6:	f7fe ff6d 	bl	402ab4 <__retarget_lock_close_recursive>
  403bda:	f7fe fbb9 	bl	402350 <__sfp_lock_release>
  403bde:	4630      	mov	r0, r6
  403be0:	bd70      	pop	{r4, r5, r6, pc}
  403be2:	f7fe fb83 	bl	4022ec <__sinit>
  403be6:	e7bf      	b.n	403b68 <_fclose_r+0x10>
  403be8:	6921      	ldr	r1, [r4, #16]
  403bea:	4628      	mov	r0, r5
  403bec:	f7fe fca4 	bl	402538 <_free_r>
  403bf0:	e7d7      	b.n	403ba2 <_fclose_r+0x4a>
  403bf2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403bf4:	f7fe ff62 	bl	402abc <__retarget_lock_release_recursive>
  403bf8:	e7ec      	b.n	403bd4 <_fclose_r+0x7c>
  403bfa:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403bfc:	f7fe ff5c 	bl	402ab8 <__retarget_lock_acquire_recursive>
  403c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c04:	2b00      	cmp	r3, #0
  403c06:	d1bb      	bne.n	403b80 <_fclose_r+0x28>
  403c08:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403c0a:	f016 0601 	ands.w	r6, r6, #1
  403c0e:	d1b1      	bne.n	403b74 <_fclose_r+0x1c>
  403c10:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403c12:	f7fe ff53 	bl	402abc <__retarget_lock_release_recursive>
  403c16:	4630      	mov	r0, r6
  403c18:	bd70      	pop	{r4, r5, r6, pc}
  403c1a:	bf00      	nop

00403c1c <_fstat_r>:
  403c1c:	b538      	push	{r3, r4, r5, lr}
  403c1e:	460b      	mov	r3, r1
  403c20:	4c07      	ldr	r4, [pc, #28]	; (403c40 <_fstat_r+0x24>)
  403c22:	4605      	mov	r5, r0
  403c24:	4611      	mov	r1, r2
  403c26:	4618      	mov	r0, r3
  403c28:	2300      	movs	r3, #0
  403c2a:	6023      	str	r3, [r4, #0]
  403c2c:	f7fc ff9b 	bl	400b66 <_fstat>
  403c30:	1c43      	adds	r3, r0, #1
  403c32:	d000      	beq.n	403c36 <_fstat_r+0x1a>
  403c34:	bd38      	pop	{r3, r4, r5, pc}
  403c36:	6823      	ldr	r3, [r4, #0]
  403c38:	2b00      	cmp	r3, #0
  403c3a:	d0fb      	beq.n	403c34 <_fstat_r+0x18>
  403c3c:	602b      	str	r3, [r5, #0]
  403c3e:	bd38      	pop	{r3, r4, r5, pc}
  403c40:	20000abc 	.word	0x20000abc

00403c44 <_isatty_r>:
  403c44:	b538      	push	{r3, r4, r5, lr}
  403c46:	4c07      	ldr	r4, [pc, #28]	; (403c64 <_isatty_r+0x20>)
  403c48:	2300      	movs	r3, #0
  403c4a:	4605      	mov	r5, r0
  403c4c:	4608      	mov	r0, r1
  403c4e:	6023      	str	r3, [r4, #0]
  403c50:	f7fc ff8e 	bl	400b70 <_isatty>
  403c54:	1c43      	adds	r3, r0, #1
  403c56:	d000      	beq.n	403c5a <_isatty_r+0x16>
  403c58:	bd38      	pop	{r3, r4, r5, pc}
  403c5a:	6823      	ldr	r3, [r4, #0]
  403c5c:	2b00      	cmp	r3, #0
  403c5e:	d0fb      	beq.n	403c58 <_isatty_r+0x14>
  403c60:	602b      	str	r3, [r5, #0]
  403c62:	bd38      	pop	{r3, r4, r5, pc}
  403c64:	20000abc 	.word	0x20000abc

00403c68 <_lseek_r>:
  403c68:	b570      	push	{r4, r5, r6, lr}
  403c6a:	460d      	mov	r5, r1
  403c6c:	4c08      	ldr	r4, [pc, #32]	; (403c90 <_lseek_r+0x28>)
  403c6e:	4611      	mov	r1, r2
  403c70:	4606      	mov	r6, r0
  403c72:	461a      	mov	r2, r3
  403c74:	4628      	mov	r0, r5
  403c76:	2300      	movs	r3, #0
  403c78:	6023      	str	r3, [r4, #0]
  403c7a:	f7fc ff7b 	bl	400b74 <_lseek>
  403c7e:	1c43      	adds	r3, r0, #1
  403c80:	d000      	beq.n	403c84 <_lseek_r+0x1c>
  403c82:	bd70      	pop	{r4, r5, r6, pc}
  403c84:	6823      	ldr	r3, [r4, #0]
  403c86:	2b00      	cmp	r3, #0
  403c88:	d0fb      	beq.n	403c82 <_lseek_r+0x1a>
  403c8a:	6033      	str	r3, [r6, #0]
  403c8c:	bd70      	pop	{r4, r5, r6, pc}
  403c8e:	bf00      	nop
  403c90:	20000abc 	.word	0x20000abc

00403c94 <_read_r>:
  403c94:	b570      	push	{r4, r5, r6, lr}
  403c96:	460d      	mov	r5, r1
  403c98:	4c08      	ldr	r4, [pc, #32]	; (403cbc <_read_r+0x28>)
  403c9a:	4611      	mov	r1, r2
  403c9c:	4606      	mov	r6, r0
  403c9e:	461a      	mov	r2, r3
  403ca0:	4628      	mov	r0, r5
  403ca2:	2300      	movs	r3, #0
  403ca4:	6023      	str	r3, [r4, #0]
  403ca6:	f7fc fa47 	bl	400138 <_read>
  403caa:	1c43      	adds	r3, r0, #1
  403cac:	d000      	beq.n	403cb0 <_read_r+0x1c>
  403cae:	bd70      	pop	{r4, r5, r6, pc}
  403cb0:	6823      	ldr	r3, [r4, #0]
  403cb2:	2b00      	cmp	r3, #0
  403cb4:	d0fb      	beq.n	403cae <_read_r+0x1a>
  403cb6:	6033      	str	r3, [r6, #0]
  403cb8:	bd70      	pop	{r4, r5, r6, pc}
  403cba:	bf00      	nop
  403cbc:	20000abc 	.word	0x20000abc

00403cc0 <__aeabi_uldivmod>:
  403cc0:	b953      	cbnz	r3, 403cd8 <__aeabi_uldivmod+0x18>
  403cc2:	b94a      	cbnz	r2, 403cd8 <__aeabi_uldivmod+0x18>
  403cc4:	2900      	cmp	r1, #0
  403cc6:	bf08      	it	eq
  403cc8:	2800      	cmpeq	r0, #0
  403cca:	bf1c      	itt	ne
  403ccc:	f04f 31ff 	movne.w	r1, #4294967295
  403cd0:	f04f 30ff 	movne.w	r0, #4294967295
  403cd4:	f000 b97a 	b.w	403fcc <__aeabi_idiv0>
  403cd8:	f1ad 0c08 	sub.w	ip, sp, #8
  403cdc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403ce0:	f000 f806 	bl	403cf0 <__udivmoddi4>
  403ce4:	f8dd e004 	ldr.w	lr, [sp, #4]
  403ce8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403cec:	b004      	add	sp, #16
  403cee:	4770      	bx	lr

00403cf0 <__udivmoddi4>:
  403cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403cf4:	468c      	mov	ip, r1
  403cf6:	460d      	mov	r5, r1
  403cf8:	4604      	mov	r4, r0
  403cfa:	9e08      	ldr	r6, [sp, #32]
  403cfc:	2b00      	cmp	r3, #0
  403cfe:	d151      	bne.n	403da4 <__udivmoddi4+0xb4>
  403d00:	428a      	cmp	r2, r1
  403d02:	4617      	mov	r7, r2
  403d04:	d96d      	bls.n	403de2 <__udivmoddi4+0xf2>
  403d06:	fab2 fe82 	clz	lr, r2
  403d0a:	f1be 0f00 	cmp.w	lr, #0
  403d0e:	d00b      	beq.n	403d28 <__udivmoddi4+0x38>
  403d10:	f1ce 0c20 	rsb	ip, lr, #32
  403d14:	fa01 f50e 	lsl.w	r5, r1, lr
  403d18:	fa20 fc0c 	lsr.w	ip, r0, ip
  403d1c:	fa02 f70e 	lsl.w	r7, r2, lr
  403d20:	ea4c 0c05 	orr.w	ip, ip, r5
  403d24:	fa00 f40e 	lsl.w	r4, r0, lr
  403d28:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403d2c:	0c25      	lsrs	r5, r4, #16
  403d2e:	fbbc f8fa 	udiv	r8, ip, sl
  403d32:	fa1f f987 	uxth.w	r9, r7
  403d36:	fb0a cc18 	mls	ip, sl, r8, ip
  403d3a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403d3e:	fb08 f309 	mul.w	r3, r8, r9
  403d42:	42ab      	cmp	r3, r5
  403d44:	d90a      	bls.n	403d5c <__udivmoddi4+0x6c>
  403d46:	19ed      	adds	r5, r5, r7
  403d48:	f108 32ff 	add.w	r2, r8, #4294967295
  403d4c:	f080 8123 	bcs.w	403f96 <__udivmoddi4+0x2a6>
  403d50:	42ab      	cmp	r3, r5
  403d52:	f240 8120 	bls.w	403f96 <__udivmoddi4+0x2a6>
  403d56:	f1a8 0802 	sub.w	r8, r8, #2
  403d5a:	443d      	add	r5, r7
  403d5c:	1aed      	subs	r5, r5, r3
  403d5e:	b2a4      	uxth	r4, r4
  403d60:	fbb5 f0fa 	udiv	r0, r5, sl
  403d64:	fb0a 5510 	mls	r5, sl, r0, r5
  403d68:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403d6c:	fb00 f909 	mul.w	r9, r0, r9
  403d70:	45a1      	cmp	r9, r4
  403d72:	d909      	bls.n	403d88 <__udivmoddi4+0x98>
  403d74:	19e4      	adds	r4, r4, r7
  403d76:	f100 33ff 	add.w	r3, r0, #4294967295
  403d7a:	f080 810a 	bcs.w	403f92 <__udivmoddi4+0x2a2>
  403d7e:	45a1      	cmp	r9, r4
  403d80:	f240 8107 	bls.w	403f92 <__udivmoddi4+0x2a2>
  403d84:	3802      	subs	r0, #2
  403d86:	443c      	add	r4, r7
  403d88:	eba4 0409 	sub.w	r4, r4, r9
  403d8c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403d90:	2100      	movs	r1, #0
  403d92:	2e00      	cmp	r6, #0
  403d94:	d061      	beq.n	403e5a <__udivmoddi4+0x16a>
  403d96:	fa24 f40e 	lsr.w	r4, r4, lr
  403d9a:	2300      	movs	r3, #0
  403d9c:	6034      	str	r4, [r6, #0]
  403d9e:	6073      	str	r3, [r6, #4]
  403da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403da4:	428b      	cmp	r3, r1
  403da6:	d907      	bls.n	403db8 <__udivmoddi4+0xc8>
  403da8:	2e00      	cmp	r6, #0
  403daa:	d054      	beq.n	403e56 <__udivmoddi4+0x166>
  403dac:	2100      	movs	r1, #0
  403dae:	e886 0021 	stmia.w	r6, {r0, r5}
  403db2:	4608      	mov	r0, r1
  403db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403db8:	fab3 f183 	clz	r1, r3
  403dbc:	2900      	cmp	r1, #0
  403dbe:	f040 808e 	bne.w	403ede <__udivmoddi4+0x1ee>
  403dc2:	42ab      	cmp	r3, r5
  403dc4:	d302      	bcc.n	403dcc <__udivmoddi4+0xdc>
  403dc6:	4282      	cmp	r2, r0
  403dc8:	f200 80fa 	bhi.w	403fc0 <__udivmoddi4+0x2d0>
  403dcc:	1a84      	subs	r4, r0, r2
  403dce:	eb65 0503 	sbc.w	r5, r5, r3
  403dd2:	2001      	movs	r0, #1
  403dd4:	46ac      	mov	ip, r5
  403dd6:	2e00      	cmp	r6, #0
  403dd8:	d03f      	beq.n	403e5a <__udivmoddi4+0x16a>
  403dda:	e886 1010 	stmia.w	r6, {r4, ip}
  403dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403de2:	b912      	cbnz	r2, 403dea <__udivmoddi4+0xfa>
  403de4:	2701      	movs	r7, #1
  403de6:	fbb7 f7f2 	udiv	r7, r7, r2
  403dea:	fab7 fe87 	clz	lr, r7
  403dee:	f1be 0f00 	cmp.w	lr, #0
  403df2:	d134      	bne.n	403e5e <__udivmoddi4+0x16e>
  403df4:	1beb      	subs	r3, r5, r7
  403df6:	0c3a      	lsrs	r2, r7, #16
  403df8:	fa1f fc87 	uxth.w	ip, r7
  403dfc:	2101      	movs	r1, #1
  403dfe:	fbb3 f8f2 	udiv	r8, r3, r2
  403e02:	0c25      	lsrs	r5, r4, #16
  403e04:	fb02 3318 	mls	r3, r2, r8, r3
  403e08:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403e0c:	fb0c f308 	mul.w	r3, ip, r8
  403e10:	42ab      	cmp	r3, r5
  403e12:	d907      	bls.n	403e24 <__udivmoddi4+0x134>
  403e14:	19ed      	adds	r5, r5, r7
  403e16:	f108 30ff 	add.w	r0, r8, #4294967295
  403e1a:	d202      	bcs.n	403e22 <__udivmoddi4+0x132>
  403e1c:	42ab      	cmp	r3, r5
  403e1e:	f200 80d1 	bhi.w	403fc4 <__udivmoddi4+0x2d4>
  403e22:	4680      	mov	r8, r0
  403e24:	1aed      	subs	r5, r5, r3
  403e26:	b2a3      	uxth	r3, r4
  403e28:	fbb5 f0f2 	udiv	r0, r5, r2
  403e2c:	fb02 5510 	mls	r5, r2, r0, r5
  403e30:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403e34:	fb0c fc00 	mul.w	ip, ip, r0
  403e38:	45a4      	cmp	ip, r4
  403e3a:	d907      	bls.n	403e4c <__udivmoddi4+0x15c>
  403e3c:	19e4      	adds	r4, r4, r7
  403e3e:	f100 33ff 	add.w	r3, r0, #4294967295
  403e42:	d202      	bcs.n	403e4a <__udivmoddi4+0x15a>
  403e44:	45a4      	cmp	ip, r4
  403e46:	f200 80b8 	bhi.w	403fba <__udivmoddi4+0x2ca>
  403e4a:	4618      	mov	r0, r3
  403e4c:	eba4 040c 	sub.w	r4, r4, ip
  403e50:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403e54:	e79d      	b.n	403d92 <__udivmoddi4+0xa2>
  403e56:	4631      	mov	r1, r6
  403e58:	4630      	mov	r0, r6
  403e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e5e:	f1ce 0420 	rsb	r4, lr, #32
  403e62:	fa05 f30e 	lsl.w	r3, r5, lr
  403e66:	fa07 f70e 	lsl.w	r7, r7, lr
  403e6a:	fa20 f804 	lsr.w	r8, r0, r4
  403e6e:	0c3a      	lsrs	r2, r7, #16
  403e70:	fa25 f404 	lsr.w	r4, r5, r4
  403e74:	ea48 0803 	orr.w	r8, r8, r3
  403e78:	fbb4 f1f2 	udiv	r1, r4, r2
  403e7c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403e80:	fb02 4411 	mls	r4, r2, r1, r4
  403e84:	fa1f fc87 	uxth.w	ip, r7
  403e88:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403e8c:	fb01 f30c 	mul.w	r3, r1, ip
  403e90:	42ab      	cmp	r3, r5
  403e92:	fa00 f40e 	lsl.w	r4, r0, lr
  403e96:	d909      	bls.n	403eac <__udivmoddi4+0x1bc>
  403e98:	19ed      	adds	r5, r5, r7
  403e9a:	f101 30ff 	add.w	r0, r1, #4294967295
  403e9e:	f080 808a 	bcs.w	403fb6 <__udivmoddi4+0x2c6>
  403ea2:	42ab      	cmp	r3, r5
  403ea4:	f240 8087 	bls.w	403fb6 <__udivmoddi4+0x2c6>
  403ea8:	3902      	subs	r1, #2
  403eaa:	443d      	add	r5, r7
  403eac:	1aeb      	subs	r3, r5, r3
  403eae:	fa1f f588 	uxth.w	r5, r8
  403eb2:	fbb3 f0f2 	udiv	r0, r3, r2
  403eb6:	fb02 3310 	mls	r3, r2, r0, r3
  403eba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403ebe:	fb00 f30c 	mul.w	r3, r0, ip
  403ec2:	42ab      	cmp	r3, r5
  403ec4:	d907      	bls.n	403ed6 <__udivmoddi4+0x1e6>
  403ec6:	19ed      	adds	r5, r5, r7
  403ec8:	f100 38ff 	add.w	r8, r0, #4294967295
  403ecc:	d26f      	bcs.n	403fae <__udivmoddi4+0x2be>
  403ece:	42ab      	cmp	r3, r5
  403ed0:	d96d      	bls.n	403fae <__udivmoddi4+0x2be>
  403ed2:	3802      	subs	r0, #2
  403ed4:	443d      	add	r5, r7
  403ed6:	1aeb      	subs	r3, r5, r3
  403ed8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403edc:	e78f      	b.n	403dfe <__udivmoddi4+0x10e>
  403ede:	f1c1 0720 	rsb	r7, r1, #32
  403ee2:	fa22 f807 	lsr.w	r8, r2, r7
  403ee6:	408b      	lsls	r3, r1
  403ee8:	fa05 f401 	lsl.w	r4, r5, r1
  403eec:	ea48 0303 	orr.w	r3, r8, r3
  403ef0:	fa20 fe07 	lsr.w	lr, r0, r7
  403ef4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403ef8:	40fd      	lsrs	r5, r7
  403efa:	ea4e 0e04 	orr.w	lr, lr, r4
  403efe:	fbb5 f9fc 	udiv	r9, r5, ip
  403f02:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403f06:	fb0c 5519 	mls	r5, ip, r9, r5
  403f0a:	fa1f f883 	uxth.w	r8, r3
  403f0e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403f12:	fb09 f408 	mul.w	r4, r9, r8
  403f16:	42ac      	cmp	r4, r5
  403f18:	fa02 f201 	lsl.w	r2, r2, r1
  403f1c:	fa00 fa01 	lsl.w	sl, r0, r1
  403f20:	d908      	bls.n	403f34 <__udivmoddi4+0x244>
  403f22:	18ed      	adds	r5, r5, r3
  403f24:	f109 30ff 	add.w	r0, r9, #4294967295
  403f28:	d243      	bcs.n	403fb2 <__udivmoddi4+0x2c2>
  403f2a:	42ac      	cmp	r4, r5
  403f2c:	d941      	bls.n	403fb2 <__udivmoddi4+0x2c2>
  403f2e:	f1a9 0902 	sub.w	r9, r9, #2
  403f32:	441d      	add	r5, r3
  403f34:	1b2d      	subs	r5, r5, r4
  403f36:	fa1f fe8e 	uxth.w	lr, lr
  403f3a:	fbb5 f0fc 	udiv	r0, r5, ip
  403f3e:	fb0c 5510 	mls	r5, ip, r0, r5
  403f42:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403f46:	fb00 f808 	mul.w	r8, r0, r8
  403f4a:	45a0      	cmp	r8, r4
  403f4c:	d907      	bls.n	403f5e <__udivmoddi4+0x26e>
  403f4e:	18e4      	adds	r4, r4, r3
  403f50:	f100 35ff 	add.w	r5, r0, #4294967295
  403f54:	d229      	bcs.n	403faa <__udivmoddi4+0x2ba>
  403f56:	45a0      	cmp	r8, r4
  403f58:	d927      	bls.n	403faa <__udivmoddi4+0x2ba>
  403f5a:	3802      	subs	r0, #2
  403f5c:	441c      	add	r4, r3
  403f5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403f62:	eba4 0408 	sub.w	r4, r4, r8
  403f66:	fba0 8902 	umull	r8, r9, r0, r2
  403f6a:	454c      	cmp	r4, r9
  403f6c:	46c6      	mov	lr, r8
  403f6e:	464d      	mov	r5, r9
  403f70:	d315      	bcc.n	403f9e <__udivmoddi4+0x2ae>
  403f72:	d012      	beq.n	403f9a <__udivmoddi4+0x2aa>
  403f74:	b156      	cbz	r6, 403f8c <__udivmoddi4+0x29c>
  403f76:	ebba 030e 	subs.w	r3, sl, lr
  403f7a:	eb64 0405 	sbc.w	r4, r4, r5
  403f7e:	fa04 f707 	lsl.w	r7, r4, r7
  403f82:	40cb      	lsrs	r3, r1
  403f84:	431f      	orrs	r7, r3
  403f86:	40cc      	lsrs	r4, r1
  403f88:	6037      	str	r7, [r6, #0]
  403f8a:	6074      	str	r4, [r6, #4]
  403f8c:	2100      	movs	r1, #0
  403f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f92:	4618      	mov	r0, r3
  403f94:	e6f8      	b.n	403d88 <__udivmoddi4+0x98>
  403f96:	4690      	mov	r8, r2
  403f98:	e6e0      	b.n	403d5c <__udivmoddi4+0x6c>
  403f9a:	45c2      	cmp	sl, r8
  403f9c:	d2ea      	bcs.n	403f74 <__udivmoddi4+0x284>
  403f9e:	ebb8 0e02 	subs.w	lr, r8, r2
  403fa2:	eb69 0503 	sbc.w	r5, r9, r3
  403fa6:	3801      	subs	r0, #1
  403fa8:	e7e4      	b.n	403f74 <__udivmoddi4+0x284>
  403faa:	4628      	mov	r0, r5
  403fac:	e7d7      	b.n	403f5e <__udivmoddi4+0x26e>
  403fae:	4640      	mov	r0, r8
  403fb0:	e791      	b.n	403ed6 <__udivmoddi4+0x1e6>
  403fb2:	4681      	mov	r9, r0
  403fb4:	e7be      	b.n	403f34 <__udivmoddi4+0x244>
  403fb6:	4601      	mov	r1, r0
  403fb8:	e778      	b.n	403eac <__udivmoddi4+0x1bc>
  403fba:	3802      	subs	r0, #2
  403fbc:	443c      	add	r4, r7
  403fbe:	e745      	b.n	403e4c <__udivmoddi4+0x15c>
  403fc0:	4608      	mov	r0, r1
  403fc2:	e708      	b.n	403dd6 <__udivmoddi4+0xe6>
  403fc4:	f1a8 0802 	sub.w	r8, r8, #2
  403fc8:	443d      	add	r5, r7
  403fca:	e72b      	b.n	403e24 <__udivmoddi4+0x134>

00403fcc <__aeabi_idiv0>:
  403fcc:	4770      	bx	lr
  403fce:	bf00      	nop
  403fd0:	6c6c6548 	.word	0x6c6c6548
  403fd4:	6573206f 	.word	0x6573206f
  403fd8:	6c616972 	.word	0x6c616972
  403fdc:	0000002e 	.word	0x0000002e
  403fe0:	74736574 	.word	0x74736574
  403fe4:	61762065 	.word	0x61762065
  403fe8:	20726f6c 	.word	0x20726f6c
  403fec:	00006925 	.word	0x00006925
  403ff0:	61726150 	.word	0x61726150
  403ff4:	646e6f20 	.word	0x646e6f20
  403ff8:	6f662065 	.word	0x6f662065
  403ffc:	000d3f69 	.word	0x000d3f69
  404000:	6c6c6548 	.word	0x6c6c6548
  404004:	6573206f 	.word	0x6573206f
  404008:	6c616972 	.word	0x6c616972
  40400c:	202e3220 	.word	0x202e3220
  404010:	0000000d 	.word	0x0000000d
  404014:	74736574 	.word	0x74736574
  404018:	61762065 	.word	0x61762065
  40401c:	20726f6c 	.word	0x20726f6c
  404020:	0a206925 	.word	0x0a206925
  404024:	0000000d 	.word	0x0000000d
  404028:	6e6f7250 	.word	0x6e6f7250
  40402c:	20736f74 	.word	0x20736f74
  404030:	61726170 	.word	0x61726170
  404034:	72657420 	.word	0x72657420
  404038:	61206d65 	.word	0x61206d65
  40403c:	64697620 	.word	0x64697620
  404040:	61662061 	.word	0x61662061
  404044:	696c6963 	.word	0x696c6963
  404048:	61646174 	.word	0x61646174
  40404c:	766f6e20 	.word	0x766f6e20
  404050:	6e656d61 	.word	0x6e656d61
  404054:	203f6574 	.word	0x203f6574
  404058:	53203a31 	.word	0x53203a31
  40405c:	202c4d49 	.word	0x202c4d49
  404060:	4e203a32 	.word	0x4e203a32
  404064:	000d4f41 	.word	0x000d4f41
  404068:	6920614a 	.word	0x6920614a
  40406c:	6967616d 	.word	0x6967616d
  404070:	6176616e 	.word	0x6176616e
  404074:	00000d2e 	.word	0x00000d2e
  404078:	50414c43 	.word	0x50414c43
  40407c:	000d2e73 	.word	0x000d2e73
  404080:	6163704f 	.word	0x6163704f
  404084:	616e206f 	.word	0x616e206f
  404088:	6564206f 	.word	0x6564206f
  40408c:	696e6966 	.word	0x696e6966
  404090:	203a6164 	.word	0x203a6164
  404094:	0a206425 	.word	0x0a206425
  404098:	0000000d 	.word	0x0000000d

0040409c <_global_impure_ptr>:
  40409c:	20000018 0000000a 33323130 37363534     ... ....01234567
  4040ac:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  4040bc:	37363534 62613938 66656463 00000000     456789abcdef....
  4040cc:	6c756e28 0000296c                       (null)..

004040d4 <blanks.7217>:
  4040d4:	20202020 20202020 20202020 20202020                     

004040e4 <zeroes.7218>:
  4040e4:	30303030 30303030 30303030 30303030     0000000000000000
  4040f4:	00000043 49534f50 00000058              C...POSIX...

00404100 <_ctype_>:
  404100:	20202000 20202020 28282020 20282828     .         ((((( 
  404110:	20202020 20202020 20202020 20202020                     
  404120:	10108820 10101010 10101010 10101010      ...............
  404130:	04040410 04040404 10040404 10101010     ................
  404140:	41411010 41414141 01010101 01010101     ..AAAAAA........
  404150:	01010101 01010101 01010101 10101010     ................
  404160:	42421010 42424242 02020202 02020202     ..BBBBBB........
  404170:	02020202 02020202 02020202 10101010     ................
  404180:	00000020 00000000 00000000 00000000      ...............
	...

00404204 <_init>:
  404204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404206:	bf00      	nop
  404208:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40420a:	bc08      	pop	{r3}
  40420c:	469e      	mov	lr, r3
  40420e:	4770      	bx	lr

00404210 <__init_array_start>:
  404210:	004020b9 	.word	0x004020b9

00404214 <__frame_dummy_init_array_entry>:
  404214:	004000f1                                ..@.

00404218 <_fini>:
  404218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40421a:	bf00      	nop
  40421c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40421e:	bc08      	pop	{r3}
  404220:	469e      	mov	lr, r3
  404222:	4770      	bx	lr

00404224 <__fini_array_start>:
  404224:	004000cd 	.word	0x004000cd
