Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 25 18:38:16 2025
| Host         : DESKTOP-G2JF73K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s6
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              54 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              29 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------------+------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | dac_inst/iic_drive_inst/iic_scl_i_1_n_0   | sys_rst_IBUF     |                1 |              1 |
|  sys_clk_IBUF_BUFG | dac_inst/iic_drive_inst/bit_cnt           | sys_rst_IBUF     |                2 |              4 |
|  sys_clk_IBUF_BUFG | dac_inst/iic_drive_inst/iic_ready_reg_n_0 | sys_rst_IBUF     |                2 |              8 |
|  sys_clk_IBUF_BUFG | dac_inst/iic_drive_inst/byte_cnt_0        | sys_rst_IBUF     |                3 |              8 |
|  sys_clk_IBUF_BUFG | dac_inst/dac_data0                        | sys_rst_IBUF     |                2 |              8 |
|  sys_clk_IBUF_BUFG |                                           | sys_rst_IBUF     |               25 |             54 |
+--------------------+-------------------------------------------+------------------+------------------+----------------+


