ExecStartTime: 1706177176
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: GEMINI_COMPACT_104x68
Strategy: delay
INFO: Created design: O_SERDES_primitive_inst. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v
INFO: Adding SV_2012 /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_O_SERDES_primitive_inst.v
INFO: Adding constraint file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././constraint.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: O_SERDES_primitive_inst
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/analysis/O_SERDES_primitive_inst_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/analysis/O_SERDES_primitive_inst_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/analysis/O_SERDES_primitive_inst_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v
Parsing Verilog input from `/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v' to AST representation.
Generating RTLIL representation for module `\O_SERDES_primitive_inst'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top O_SERDES_primitive_inst' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst

3.2. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "O_SERDES"
Dumping file port_info.json ...

End of script. Logfile hash: fa6a1f4963, CPU: user 0.07s system 0.01s, MEM: 9.09 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design O_SERDES_primitive_inst is analyzed
INFO: ANL: Top Modules: O_SERDES_primitive_inst

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: O_SERDES_primitive_inst
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s O_SERDES_primitive_inst.ys -l O_SERDES_primitive_inst_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s O_SERDES_primitive_inst.ys -l O_SERDES_primitive_inst_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)


-- Executing script file `O_SERDES_primitive_inst.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v
Parsing Verilog input from `/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v' to AST representation.
Generating RTLIL representation for module `\O_SERDES_primitive_inst'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst

3.2. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst

4.17.2. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.27. Executing CHECK pass (checking for obvious problems).
Checking module O_SERDES_primitive_inst...
Found and reported 0 problems.

4.28. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.70. Executing WREDUCE pass (reducing word size of cells).

4.71. Executing PEEPOPT pass (run peephole optimizers).

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.73. Executing DEMUXMAP pass.

4.74. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.75. Executing RS_DSP_MULTADD pass.

4.76. Executing WREDUCE pass (reducing word size of cells).

4.77. Executing RS_DSP_MACC pass.

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.79. Executing TECHMAP pass (map to technology primitives).

4.79.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.80. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Executing TECHMAP pass (map to technology primitives).

4.82.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.83. Executing rs_pack_dsp_regs pass.

4.84. Executing RS_DSP_IO_REGS pass.

4.85. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.87. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.88. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module O_SERDES_primitive_inst:
  created 0 $alu and 0 $macc cells.

4.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.94. Executing OPT_SHARE pass.

4.95. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.98. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.99. Executing MEMORY pass.

4.99.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.99.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.99.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.99.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.99.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.99.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.99.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.99.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.99.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.99.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.100. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.101. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.103. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.104. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.105. Executing Rs_BRAM_Split pass.

4.106. Executing TECHMAP pass (map to technology primitives).

4.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.107. Executing TECHMAP pass (map to technology primitives).

4.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.108. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.114. Executing OPT_SHARE pass.

4.115. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.118. Executing PMUXTREE pass.

4.119. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.120. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.121.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.121.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.122. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.133. Executing TECHMAP pass (map to technology primitives).

4.133.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.133.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.134. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.138. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.140. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.160. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.161. Executing ABC pass (technology mapping using ABC).

4.161.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.161.2. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.165. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.167. Executing OPT_SHARE pass.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.171. Executing ABC pass (technology mapping using ABC).

4.171.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.171.2. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.177. Executing OPT_SHARE pass.

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.181. Executing ABC pass (technology mapping using ABC).

4.181.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.181.2. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.191.2. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.201. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.216. Executing OPT_SHARE pass.

4.217. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.225. Executing OPT_SHARE pass.

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.230. Executing BMUXMAP pass.

4.231. Executing DEMUXMAP pass.

4.232. Executing ABC pass (technology mapping using ABC).

4.232.1. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.238. Executing OPT_SHARE pass.

4.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.242. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.248. Executing OPT_SHARE pass.

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.255. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.257. Executing OPT_SHARE pass.

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.262. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.263. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.264. Executing RS_DFFSR_CONV pass.

4.265. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.266. Executing TECHMAP pass (map to technology primitives).

4.266.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.266.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.266.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~120 debug messages>

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.268. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.271. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.276. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.278. Executing OPT_SHARE pass.

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.282. Executing TECHMAP pass (map to technology primitives).

4.282.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.282.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.283. Executing ABC pass (technology mapping using ABC).

4.283.1. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.287. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.289. Executing OPT_SHARE pass.

4.290. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.291. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.293. Executing HIERARCHY pass (managing design hierarchy).

4.293.1. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst

4.293.2. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst
Removed 0 unused modules.

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.295. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.296. Executing TECHMAP pass (map to technology primitives).

4.296.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.296.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.297. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\O_SERDES_primitive_inst'.

6. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 4475b8be5a, CPU: user 0.48s system 0.05s, MEM: 27.81 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 53% 34x read_verilog (0 sec), 8% 49x opt_expr (0 sec), ...
INFO: SYN: Design O_SERDES_primitive_inst is synthesized
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: O_SERDES_primitive_inst
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_O_SERDES_primitive_inst -I../../../../.././rtl -I/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl -I/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_O_SERDES_primitive_inst.v /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELSIcarus Verilog Preprocessor version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 1999-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
 ... done, 0.02 seconds.
 ... done, 0 seconds.
 -F cprop ...
 -F nodangle ...
 ... done, 0 seconds.
 ... done, 0 seconds.
/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v
Using language generation: IEEE1800-2012,no-specify,xtypes,icarus-misc
PARSING INPUT
ELABORATING DESIGN
RUNNING FUNCTORS
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 11 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 11 dangling signals and 19 events.
 ... done
CALCULATING ISLANDS
CODE GENERATION
 ... invoking target_design
STATISTICS
lex_string: add_count=4896 hit_count=33115
Icarus Verilog version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 2000-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2250399bb" -f"/tmp/ivrlg250399bb" -p"/tmp/ivrli250399bb" |/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh250399bb" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile waves.vcd opened for output.
Data Matched. Expected: 0, Actual: 0, Time: 3000
Data Matched. Expected: 0, Actual: 0, Time: 6000
Data Matched. Expected: 0, Actual: 0, Time: 11000
Data Matched. Expected: 0, Actual: 0, Time: 16000
Data Matched. Expected: 1, Actual: 1, Time: 21000
Data Matched. Expected: 0, Actual: 0, Time: 26000
Data Matched. Expected: 1, Actual: 1, Time: 30000
Data Matched. Expected: 1, Actual: 1, Time: 35000
Data Matched. Expected: 0, Actual: 0, Time: 40000
Data Matched. Expected: 0, Actual: 0, Time: 45000
Data Matched. Expected: 0, Actual: 0, Time: 50000
Data Matched. Expected: 1, Actual: 1, Time: 54000
Data Matched. Expected: 0, Actual: 0, Time: 59000
Data Matched. Expected: 1, Actual: 1, Time: 64000
Data Matched. Expected: 1, Actual: 1, Time: 69000
Data Matched. Expected: 1, Actual: 1, Time: 74000
Data Matched. Expected: 1, Actual: 1, Time: 78000
Data Matched. Expected: 0, Actual: 0, Time: 83000
Data Matched. Expected: 0, Actual: 0, Time: 88000
Data Matched. Expected: 1, Actual: 1, Time: 93000
Data Matched. Expected: 0, Actual: 0, Time: 98000
Data Matched. Expected: 0, Actual: 0, Time: 102000
Data Matched. Expected: 0, Actual: 0, Time: 107000
Data Matched. Expected: 1, Actual: 1, Time: 112000
Data Matched. Expected: 0, Actual: 0, Time: 117000
Data Matched. Expected: 1, Actual: 1, Time: 122000
Data Matched. Expected: 1, Actual: 1, Time: 126000
Data Matched. Expected: 0, Actual: 0, Time: 131000
Data Matched. Expected: 1, Actual: 1, Time: 136000
Data Matched. Expected: 1, Actual: 1, Time: 141000
Data Matched. Expected: 1, Actual: 1, Time: 146000
Data Matched. Expected: 0, Actual: 0, Time: 150000
Data Matched. Expected: 0, Actual: 0, Time: 155000
Data Matched. Expected: 1, Actual: 1, Time: 160000
Data Matched. Expected: 0, Actual: 0, Time: 165000
Data Matched. Expected: 0, Actual: 0, Time: 170000
Data Matched. Expected: 1, Actual: 1, Time: 174000
Data Matched. Expected: 1, Actual: 1, Time: 179000
Data Matched. Expected: 0, Actual: 0, Time: 184000
Data Matched. Expected: 0, Actual: 0, Time: 189000
Data Matched. Expected: 1, Actual: 1, Time: 194000
Data Matched. Expected: 0, Actual: 0, Time: 198000
Data Matched. Expected: 1, Actual: 1, Time: 203000
Data Matched. Expected: 0, Actual: 0, Time: 208000
Data Matched. Expected: 0, Actual: 0, Time: 213000
Data Matched. Expected: 1, Actual: 1, Time: 218000
Data Matched. Expected: 1, Actual: 1, Time: 222000
Data Matched. Expected: 1, Actual: 1, Time: 227000
Data Matched. Expected: 0, Actual: 0, Time: 232000
Data Matched. Expected: 1, Actual: 1, Time: 237000
Data Matched. Expected: 1, Actual: 1, Time: 242000
Data Matched. Expected: 1, Actual: 1, Time: 246000
Data Matched. Expected: 0, Actual: 0, Time: 251000
Data Matched. Expected: 1, Actual: 1, Time: 256000
Data Matched. Expected: 0, Actual: 0, Time: 261000
Data Matched. Expected: 1, Actual: 1, Time: 266000
Data Matched. Expected: 1, Actual: 1, Time: 270000
Data Matched. Expected: 1, Actual: 1, Time: 275000
Data Matched. Expected: 1, Actual: 1, Time: 280000
Data Matched. Expected: 0, Actual: 0, Time: 285000
Data Matched. Expected: 0, Actual: 0, Time: 290000
Data Matched. Expected: 1, Actual: 1, Time: 294000
Data Matched. Expected: 1, Actual: 1, Time: 299000
Data Matched. Expected: 1, Actual: 1, Time: 304000
Data Matched. Expected: 1, Actual: 1, Time: 309000
Data Matched. Expected: 0, Actual: 0, Time: 314000
Data Matched. Expected: 0, Actual: 0, Time: 318000
Data Matched. Expected: 1, Actual: 1, Time: 323000
Data Matched. Expected: 1, Actual: 1, Time: 328000
Data Matched. Expected: 1, Actual: 1, Time: 333000
Data Matched. Expected: 1, Actual: 1, Time: 338000
Data Matched. Expected: 0, Actual: 0, Time: 342000
Data Matched. Expected: 0, Actual: 0, Time: 347000
Data Matched. Expected: 1, Actual: 1, Time: 352000
Data Matched. Expected: 0, Actual: 0, Time: 357000
Data Matched. Expected: 1, Actual: 1, Time: 362000
Data Matched. Expected: 1, Actual: 1, Time: 366000
Data Matched. Expected: 1, Actual: 1, Time: 371000
Data Matched. Expected: 1, Actual: 1, Time: 376000
Data Matched. Expected: 0, Actual: 0, Time: 381000
Data Matched. Expected: 1, Actual: 1, Time: 386000
Data Matched. Expected: 1, Actual: 1, Time: 390000
Data Matched. Expected: 1, Actual: 1, Time: 395000
Data Matched. Expected: 1, Actual: 1, Time: 400000
Data Matched. Expected: 1, Actual: 1, Time: 405000
Data Matched. Expected: 0, Actual: 0, Time: 410000
Data Matched. Expected: 0, Actual: 0, Time: 414000
Data Matched. Expected: 0, Actual: 0, Time: 419000
Data Matched. Expected: 0, Actual: 0, Time: 424000
Data Matched. Expected: 1, Actual: 1, Time: 429000
Data Matched. Expected: 0, Actual: 0, Time: 434000
Data Matched. Expected: 1, Actual: 1, Time: 438000
Data Matched. Expected: 0, Actual: 0, Time: 443000
Data Matched. Expected: 1, Actual: 1, Time: 448000
Data Matched. Expected: 0, Actual: 0, Time: 453000
Data Matched. Expected: 1, Actual: 1, Time: 458000
Data Matched. Expected: 1, Actual: 1, Time: 462000
Data Matched. Expected: 1, Actual: 1, Time: 467000
Data Matched. Expected: 1, Actual: 1, Time: 472000
Data Matched. Expected: 0, Actual: 0, Time: 477000
Data Matched. Expected: 0, Actual: 0, Time: 482000
Data Matched. Expected: 1, Actual: 1, Time: 486000
Data Matched. Expected: 1, Actual: 1, Time: 491000
Data Matched. Expected: 1, Actual: 1, Time: 496000
Data Matched. Expected: 1, Actual: 1, Time: 501000
Data Matched. Expected: 1, Actual: 1, Time: 506000
Data Matched. Expected: 1, Actual: 1, Time: 510000
Data Matched. Expected: 0, Actual: 0, Time: 515000
Data Matched. Expected: 1, Actual: 1, Time: 520000
Data Matched. Expected: 1, Actual: 1, Time: 525000
Data Matched. Expected: 1, Actual: 1, Time: 530000
Data Matched. Expected: 0, Actual: 0, Time: 534000
Data Matched. Expected: 0, Actual: 0, Time: 539000
Data Matched. Expected: 0, Actual: 0, Time: 544000
Data Matched. Expected: 1, Actual: 1, Time: 549000
Data Matched. Expected: 0, Actual: 0, Time: 554000
Data Matched. Expected: 1, Actual: 1, Time: 558000
Data Matched. Expected: 0, Actual: 0, Time: 563000
Data Matched. Expected: 0, Actual: 0, Time: 568000
Data Matched. Expected: 1, Actual: 1, Time: 573000
Data Matched. Expected: 0, Actual: 0, Time: 578000
Data Matched. Expected: 1, Actual: 1, Time: 582000
Data Matched. Expected: 1, Actual: 1, Time: 587000
Data Matched. Expected: 1, Actual: 1, Time: 592000
Data Matched. Expected: 1, Actual: 1, Time: 597000
Data Matched. Expected: 0, Actual: 0, Time: 602000
Data Matched. Expected: 0, Actual: 0, Time: 606000
Data Matched. Expected: 1, Actual: 1, Time: 611000
Data Matched. Expected: 1, Actual: 1, Time: 616000
Data Matched. Expected: 0, Actual: 0, Time: 621000
Data Matched. Expected: 0, Actual: 0, Time: 626000
Data Matched. Expected: 1, Actual: 1, Time: 630000
Data Matched. Expected: 1, Actual: 1, Time: 635000
Data Matched. Expected: 1, Actual: 1, Time: 640000
Data Matched. Expected: 1, Actual: 1, Time: 645000
Data Matched. Expected: 1, Actual: 1, Time: 650000
Data Matched. Expected: 1, Actual: 1, Time: 654000
Data Matched. Expected: 0, Actual: 0, Time: 659000
Data Matched. Expected: 0, Actual: 0, Time: 664000
Data Matched. Expected: 1, Actual: 1, Time: 669000
Data Matched. Expected: 0, Actual: 0, Time: 674000
Data Matched. Expected: 1, Actual: 1, Time: 678000
Data Matched. Expected: 0, Actual: 0, Time: 683000
Data Matched. Expected: 1, Actual: 1, Time: 688000
Data Matched. Expected: 1, Actual: 1, Time: 693000
Data Matched. Expected: 1, Actual: 1, Time: 698000
Data Matched. Expected: 0, Actual: 0, Time: 702000
Data Matched. Expected: 0, Actual: 0, Time: 707000
Data Matched. Expected: 0, Actual: 0, Time: 712000
Data Matched. Expected: 1, Actual: 1, Time: 717000
Data Matched. Expected: 1, Actual: 1, Time: 722000
Data Matched. Expected: 1, Actual: 1, Time: 726000
Data Matched. Expected: 1, Actual: 1, Time: 731000
Data Matched. Expected: 1, Actual: 1, Time: 736000
Data Matched. Expected: 0, Actual: 0, Time: 741000
Data Matched. Expected: 1, Actual: 1, Time: 746000
Data Matched. Expected: 0, Actual: 0, Time: 750000
Data Matched. Expected: 0, Actual: 0, Time: 755000
Data Matched. Expected: 0, Actual: 0, Time: 760000
Data Matched. Expected: 0, Actual: 0, Time: 765000
Data Matched. Expected: 0, Actual: 0, Time: 770000
Data Matched. Expected: 1, Actual: 1, Time: 774000
Data Matched. Expected: 0, Actual: 0, Time: 779000
Data Matched. Expected: 1, Actual: 1, Time: 784000
Data Matched. Expected: 1, Actual: 1, Time: 789000
Data Matched. Expected: 1, Actual: 1, Time: 794000
Data Matched. Expected: 0, Actual: 0, Time: 798000
Data Matched. Expected: 1, Actual: 1, Time: 803000
Data Matched. Expected: 1, Actual: 1, Time: 808000
Data Matched. Expected: 1, Actual: 1, Time: 813000
Data Matched. Expected: 1, Actual: 1, Time: 818000
Data Matched. Expected: 1, Actual: 1, Time: 822000
Data Matched. Expected: 1, Actual: 1, Time: 827000
Data Matched. Expected: 0, Actual: 0, Time: 832000
Data Matched. Expected: 1, Actual: 1, Time: 837000
Data Matched. Expected: 1, Actual: 1, Time: 842000
Data Matched. Expected: 0, Actual: 0, Time: 846000
Data Matched. Expected: 0, Actual: 0, Time: 851000
Data Matched. Expected: 0, Actual: 0, Time: 856000
Data Matched. Expected: 1, Actual: 1, Time: 861000
Data Matched. Expected: 1, Actual: 1, Time: 866000
Data Matched. Expected: 1, Actual: 1, Time: 870000
Data Matched. Expected: 0, Actual: 0, Time: 875000
Data Matched. Expected: 1, Actual: 1, Time: 880000
Data Matched. Expected: 1, Actual: 1, Time: 885000
Data Matched. Expected: 0, Actual: 0, Time: 890000
Data Matched. Expected: 0, Actual: 0, Time: 894000
Data Matched. Expected: 0, Actual: 0, Time: 899000
Data Matched. Expected: 0, Actual: 0, Time: 904000
Data Matched. Expected: 0, Actual: 0, Time: 909000
Data Matched. Expected: 1, Actual: 1, Time: 914000
Data Matched. Expected: 1, Actual: 1, Time: 918000
Data Matched. Expected: 0, Actual: 0, Time: 923000
Data Matched. Expected: 1, Actual: 1, Time: 928000
Data Matched. Expected: 1, Actual: 1, Time: 933000
Data Matched. Expected: 1, Actual: 1, Time: 938000
Data Matched. Expected: 1, Actual: 1, Time: 942000
Data Matched. Expected: 1, Actual: 1, Time: 947000
Data Matched. Expected: 1, Actual: 1, Time: 952000
Data Matched. Expected: 0, Actual: 0, Time: 957000
Data Matched. Expected: 0, Actual: 0, Time: 962000
Data Matched. Expected: 0, Actual: 0, Time: 966000
Data Matched. Expected: 0, Actual: 0, Time: 971000
Data Matched. Expected: 0, Actual: 0, Time: 976000
Data Matched. Expected: 0, Actual: 0, Time: 981000
Data Matched. Expected: 0, Actual: 0, Time: 986000
Data Matched. Expected: 1, Actual: 1, Time: 990000
Data Matched. Expected: 0, Actual: 0, Time: 995000
Data Matched. Expected: 0, Actual: 0, Time: 1000000
Data Matched. Expected: 1, Actual: 1, Time: 1005000
Data Matched. Expected: 1, Actual: 1, Time: 1010000
Data Matched. Expected: 0, Actual: 0, Time: 1014000
Data Matched. Expected: 1, Actual: 1, Time: 1019000
Data Matched. Expected: 1, Actual: 1, Time: 1024000
Data Matched. Expected: 1, Actual: 1, Time: 1029000
Data Matched. Expected: 1, Actual: 1, Time: 1034000
Data Matched. Expected: 1, Actual: 1, Time: 1038000
Data Matched. Expected: 0, Actual: 0, Time: 1043000
Data Matched. Expected: 1, Actual: 1, Time: 1048000
Data Matched. Expected: 0, Actual: 0, Time: 1053000
Data Matched. Expected: 1, Actual: 1, Time: 1058000
Data Matched. Expected: 1, Actual: 1, Time: 1062000
Data Matched. Expected: 1, Actual: 1, Time: 1067000
Data Matched. Expected: 1, Actual: 1, Time: 1072000
Data Matched. Expected: 1, Actual: 1, Time: 1077000
Data Matched. Expected: 1, Actual: 1, Time: 1082000
Data Matched. Expected: 1, Actual: 1, Time: 1086000
Data Matched. Expected: 1, Actual: 1, Time: 1091000
Data Matched. Expected: 1, Actual: 1, Time: 1096000
Data Matched. Expected: 0, Actual: 0, Time: 1101000
Data Matched. Expected: 1, Actual: 1, Time: 1106000
Data Matched. Expected: 0, Actual: 0, Time: 1110000
Data Matched. Expected: 0, Actual: 0, Time: 1115000
Data Matched. Expected: 1, Actual: 1, Time: 1120000
Data Matched. Expected: 0, Actual: 0, Time: 1125000
Data Matched. Expected: 1, Actual: 1, Time: 1130000
Data Matched. Expected: 0, Actual: 0, Time: 1134000
Data Matched. Expected: 0, Actual: 0, Time: 1139000
Data Matched. Expected: 1, Actual: 1, Time: 1144000
Data Matched. Expected: 0, Actual: 0, Time: 1149000
Data Matched. Expected: 1, Actual: 1, Time: 1154000
Data Matched. Expected: 0, Actual: 0, Time: 1158000
Data Matched. Expected: 0, Actual: 0, Time: 1163000
Data Matched. Expected: 1, Actual: 1, Time: 1168000
Data Matched. Expected: 0, Actual: 0, Time: 1173000
Data Matched. Expected: 0, Actual: 0, Time: 1178000
Data Matched. Expected: 1, Actual: 1, Time: 1182000
Data Matched. Expected: 1, Actual: 1, Time: 1187000
Data Matched. Expected: 0, Actual: 0, Time: 1192000
Data Matched. Expected: 1, Actual: 1, Time: 1197000
Data Matched. Expected: 1, Actual: 1, Time: 1202000
Data Matched. Expected: 1, Actual: 1, Time: 1206000
Data Matched. Expected: 1, Actual: 1, Time: 1211000
Data Matched. Expected: 1, Actual: 1, Time: 1216000
Data Matched. Expected: 0, Actual: 0, Time: 1221000
Data Matched. Expected: 0, Actual: 0, Time: 1226000
Data Matched. Expected: 1, Actual: 1, Time: 1230000
Data Matched. Expected: 1, Actual: 1, Time: 1235000
Data Matched. Expected: 1, Actual: 1, Time: 1240000
Data Matched. Expected: 1, Actual: 1, Time: 1245000
Data Matched. Expected: 1, Actual: 1, Time: 1250000
Data Matched. Expected: 0, Actual: 0, Time: 1254000
Data Matched. Expected: 1, Actual: 1, Time: 1259000
Data Matched. Expected: 1, Actual: 1, Time: 1264000
Data Matched. Expected: 1, Actual: 1, Time: 1269000
Data Matched. Expected: 0, Actual: 0, Time: 1274000
Data Matched. Expected: 1, Actual: 1, Time: 1278000
Data Matched. Expected: 1, Actual: 1, Time: 1283000
Data Matched. Expected: 1, Actual: 1, Time: 1288000
Data Matched. Expected: 1, Actual: 1, Time: 1293000
Data Matched. Expected: 0, Actual: 0, Time: 1298000
Data Matched. Expected: 0, Actual: 0, Time: 1302000
Data Matched. Expected: 0, Actual: 0, Time: 1307000
Data Matched. Expected: 1, Actual: 1, Time: 1312000
Data Matched. Expected: 1, Actual: 1, Time: 1317000
Data Matched. Expected: 0, Actual: 0, Time: 1322000
Data Matched. Expected: 0, Actual: 0, Time: 1326000
Data Matched. Expected: 1, Actual: 1, Time: 1331000
Data Matched. Expected: 0, Actual: 0, Time: 1336000
Data Matched. Expected: 0, Actual: 0, Time: 1341000
Data Matched. Expected: 0, Actual: 0, Time: 1346000
Data Matched. Expected: 1, Actual: 1, Time: 1350000
Data Matched. Expected: 0, Actual: 0, Time: 1355000
Data Matched. Expected: 1, Actual: 1, Time: 1360000
Data Matched. Expected: 1, Actual: 1, Time: 1365000
Data Matched. Expected: 0, Actual: 0, Time: 1370000
Data Matched. Expected: 0, Actual: 0, Time: 1374000
Data Matched. Expected: 1, Actual: 1, Time: 1379000
Data Matched. Expected: 0, Actual: 0, Time: 1384000
Data Matched. Expected: 1, Actual: 1, Time: 1389000
Data Matched. Expected: 0, Actual: 0, Time: 1394000
Data Matched. Expected: 0, Actual: 0, Time: 1398000
Data Matched. Expected: 1, Actual: 1, Time: 1403000
Data Matched. Expected: 0, Actual: 0, Time: 1408000
Data Matched. Expected: 1, Actual: 1, Time: 1413000
Data Matched. Expected: 0, Actual: 0, Time: 1418000
Data Matched. Expected: 0, Actual: 0, Time: 1422000
Data Matched. Expected: 0, Actual: 0, Time: 1427000
Data Matched. Expected: 0, Actual: 0, Time: 1432000
Data Matched. Expected: 0, Actual: 0, Time: 1437000
Data Matched. Expected: 0, Actual: 0, Time: 1442000
Data Matched. Expected: 1, Actual: 1, Time: 1446000
Data Matched. Expected: 1, Actual: 1, Time: 1451000
Data Matched. Expected: 0, Actual: 0, Time: 1456000
Data Matched. Expected: 1, Actual: 1, Time: 1461000
Data Matched. Expected: 0, Actual: 0, Time: 1466000
Data Matched. Expected: 0, Actual: 0, Time: 1470000
Data Matched. Expected: 0, Actual: 0, Time: 1475000
Data Matched. Expected: 0, Actual: 0, Time: 1480000
Data Matched. Expected: 1, Actual: 1, Time: 1485000
Data Matched. Expected: 1, Actual: 1, Time: 1490000
Data Matched. Expected: 1, Actual: 1, Time: 1494000
Data Matched. Expected: 1, Actual: 1, Time: 1499000
Data Matched. Expected: 0, Actual: 0, Time: 1504000
Data Matched. Expected: 0, Actual: 0, Time: 1509000
Data Matched. Expected: 1, Actual: 1, Time: 1514000
Data Matched. Expected: 1, Actual: 1, Time: 1518000
Data Matched. Expected: 0, Actual: 0, Time: 1523000
Data Matched. Expected: 0, Actual: 0, Time: 1528000
Data Matched. Expected: 1, Actual: 1, Time: 1533000
Data Matched. Expected: 0, Actual: 0, Time: 1538000
Data Matched. Expected: 1, Actual: 1, Time: 1542000
Data Matched. Expected: 1, Actual: 1, Time: 1547000
Data Matched. Expected: 1, Actual: 1, Time: 1552000
Data Matched. Expected: 0, Actual: 0, Time: 1557000
Data Matched. Expected: 0, Actual: 0, Time: 1562000
Data Matched. Expected: 1, Actual: 1, Time: 1566000
Data Matched. Expected: 0, Actual: 0, Time: 1571000
Data Matched. Expected: 1, Actual: 1, Time: 1576000
Data Matched. Expected: 0, Actual: 0, Time: 1581000
Data Matched. Expected: 0, Actual: 0, Time: 1586000
Data Matched. Expected: 0, Actual: 0, Time: 1590000
Data Matched. Expected: 0, Actual: 0, Time: 1595000
Data Matched. Expected: 1, Actual: 1, Time: 1600000
Data Matched. Expected: 0, Actual: 0, Time: 1605000
Data Matched. Expected: 1, Actual: 1, Time: 1610000
Data Matched. Expected: 1, Actual: 1, Time: 1614000
Data Matched. Expected: 0, Actual: 0, Time: 1619000
Data Matched. Expected: 0, Actual: 0, Time: 1624000
Data Matched. Expected: 0, Actual: 0, Time: 1629000
Data Matched. Expected: 0, Actual: 0, Time: 1634000
Data Matched. Expected: 0, Actual: 0, Time: 1638000
Data Matched. Expected: 1, Actual: 1, Time: 1643000
Data Matched. Expected: 0, Actual: 0, Time: 1648000
Data Matched. Expected: 0, Actual: 0, Time: 1653000
Data Matched. Expected: 0, Actual: 0, Time: 1658000
Data Matched. Expected: 1, Actual: 1, Time: 1662000
Data Matched. Expected: 1, Actual: 1, Time: 1667000
Data Matched. Expected: 0, Actual: 0, Time: 1672000
Data Matched. Expected: 1, Actual: 1, Time: 1677000
Data Matched. Expected: 1, Actual: 1, Time: 1682000
Data Matched. Expected: 0, Actual: 0, Time: 1686000
Data Matched. Expected: 1, Actual: 1, Time: 1691000
Data Matched. Expected: 0, Actual: 0, Time: 1696000
Data Matched. Expected: 0, Actual: 0, Time: 1701000
Data Matched. Expected: 1, Actual: 1, Time: 1706000
Data Matched. Expected: 1, Actual: 1, Time: 1710000
Data Matched. Expected: 0, Actual: 0, Time: 1715000
Data Matched. Expected: 0, Actual: 0, Time: 1720000
Data Matched. Expected: 0, Actual: 0, Time: 1725000
Data Matched. Expected: 0, Actual: 0, Time: 1730000
Data Matched. Expected: 0, Actual: 0, Time: 1734000
Data Matched. Expected: 1, Actual: 1, Time: 1739000
Data Matched. Expected: 1, Actual: 1, Time: 1744000
Data Matched. Expected: 1, Actual: 1, Time: 1749000
Data Matched. Expected: 1, Actual: 1, Time: 1754000
Data Matched. Expected: 1, Actual: 1, Time: 1758000
Data Matched. Expected: 1, Actual: 1, Time: 1763000
Data Matched. Expected: 1, Actual: 1, Time: 1768000
Data Matched. Expected: 1, Actual: 1, Time: 1773000
Data Matched. Expected: 0, Actual: 0, Time: 1778000
Data Matched. Expected: 0, Actual: 0, Time: 1782000
Data Matched. Expected: 1, Actual: 1, Time: 1787000
Data Matched. Expected: 0, Actual: 0, Time: 1792000
Data Matched. Expected: 0, Actual: 0, Time: 1797000
Data Matched. Expected: 0, Actual: 0, Time: 1802000
Data Matched. Expected: 0, Actual: 0, Time: 1806000
Data Matched. Expected: 1, Actual: 1, Time: 1811000
Data Matched. Expected: 0, Actual: 0, Time: 1816000
Data Matched. Expected: 1, Actual: 1, Time: 1821000
Data Matched. Expected: 1, Actual: 1, Time: 1826000
Data Matched. Expected: 0, Actual: 0, Time: 1830000
Data Matched. Expected: 0, Actual: 0, Time: 1835000
Data Matched. Expected: 0, Actual: 0, Time: 1840000
Data Matched. Expected: 1, Actual: 1, Time: 1845000
Data Matched. Expected: 0, Actual: 0, Time: 1850000
Data Matched. Expected: 0, Actual: 0, Time: 1854000
Data Matched. Expected: 1, Actual: 1, Time: 1859000
Data Matched. Expected: 0, Actual: 0, Time: 1864000
Data Matched. Expected: 1, Actual: 1, Time: 1869000
Data Matched. Expected: 1, Actual: 1, Time: 1874000
Data Matched. Expected: 0, Actual: 0, Time: 1878000
Data Matched. Expected: 1, Actual: 1, Time: 1883000
Data Matched. Expected: 1, Actual: 1, Time: 1888000
Data Matched. Expected: 0, Actual: 0, Time: 1893000
Data Matched. Expected: 0, Actual: 0, Time: 1898000
Data Matched. Expected: 0, Actual: 0, Time: 1902000
Data Matched. Expected: 0, Actual: 0, Time: 1907000
Data Matched. Expected: 1, Actual: 1, Time: 1912000
Data Matched. Expected: 0, Actual: 0, Time: 1917000
Data Matched. Expected: 1, Actual: 1, Time: 1922000
Data Matched. Expected: 1, Actual: 1, Time: 1926000
Data Matched. Expected: 1, Actual: 1, Time: 1931000
Data Matched. Expected: 0, Actual: 0, Time: 1936000
Data Matched. Expected: 0, Actual: 0, Time: 1941000
Data Matched. Expected: 1, Actual: 1, Time: 1946000
Data Matched. Expected: 0, Actual: 0, Time: 1950000
Data Matched. Expected: 0, Actual: 0, Time: 1955000
Data Matched. Expected: 1, Actual: 1, Time: 1960000
Data Matched. Expected: 1, Actual: 1, Time: 1965000
Data Matched. Expected: 0, Actual: 0, Time: 1970000
Data Matched. Expected: 1, Actual: 1, Time: 1974000
Data Matched. Expected: 0, Actual: 0, Time: 1979000
Data Matched. Expected: 1, Actual: 1, Time: 1984000
Data Matched. Expected: 1, Actual: 1, Time: 1989000
Data Matched. Expected: 0, Actual: 0, Time: 1994000
Data Matched. Expected: 1, Actual: 1, Time: 1998000
Data Matched. Expected: 0, Actual: 0, Time: 2003000
Data Matched. Expected: 0, Actual: 0, Time: 2008000
Data Matched. Expected: 1, Actual: 1, Time: 2013000
Data Matched. Expected: 1, Actual: 1, Time: 2018000
Data Matched. Expected: 1, Actual: 1, Time: 2022000
Data Matched. Expected: 0, Actual: 0, Time: 2027000
Data Matched. Expected: 0, Actual: 0, Time: 2032000
Data Matched. Expected: 1, Actual: 1, Time: 2037000
Data Matched. Expected: 0, Actual: 0, Time: 2042000
Data Matched. Expected: 0, Actual: 0, Time: 2046000
Data Matched. Expected: 1, Actual: 1, Time: 2051000
Data Matched. Expected: 1, Actual: 1, Time: 2056000
Data Matched. Expected: 0, Actual: 0, Time: 2061000
Data Matched. Expected: 1, Actual: 1, Time: 2066000
Data Matched. Expected: 0, Actual: 0, Time: 2070000
Data Matched. Expected: 0, Actual: 0, Time: 2075000
Data Matched. Expected: 1, Actual: 1, Time: 2080000
Data Matched. Expected: 1, Actual: 1, Time: 2085000
Data Matched. Expected: 1, Actual: 1, Time: 2090000
Data Matched. Expected: 1, Actual: 1, Time: 2094000
Data Matched. Expected: 0, Actual: 0, Time: 2099000
Data Matched. Expected: 1, Actual: 1, Time: 2104000
Data Matched. Expected: 1, Actual: 1, Time: 2109000
Data Matched. Expected: 0, Actual: 0, Time: 2114000
Data Matched. Expected: 0, Actual: 0, Time: 2118000
Data Matched. Expected: 1, Actual: 1, Time: 2123000
Data Matched. Expected: 0, Actual: 0, Time: 2128000
Data Matched. Expected: 1, Actual: 1, Time: 2133000
Data Matched. Expected: 0, Actual: 0, Time: 2138000
Data Matched. Expected: 1, Actual: 1, Time: 2142000
Data Matched. Expected: 0, Actual: 0, Time: 2147000
Data Matched. Expected: 1, Actual: 1, Time: 2152000
Data Matched. Expected: 0, Actual: 0, Time: 2157000
Data Matched. Expected: 1, Actual: 1, Time: 2162000
Data Matched. Expected: 1, Actual: 1, Time: 2166000
Data Matched. Expected: 1, Actual: 1, Time: 2171000
Data Matched. Expected: 1, Actual: 1, Time: 2176000
Data Matched. Expected: 0, Actual: 0, Time: 2181000
Data Matched. Expected: 1, Actual: 1, Time: 2186000
Data Matched. Expected: 0, Actual: 0, Time: 2190000
Data Matched. Expected: 0, Actual: 0, Time: 2195000
Data Matched. Expected: 1, Actual: 1, Time: 2200000
Data Matched. Expected: 0, Actual: 0, Time: 2205000
Data Matched. Expected: 1, Actual: 1, Time: 2210000
Data Matched. Expected: 1, Actual: 1, Time: 2214000
Data Matched. Expected: 1, Actual: 1, Time: 2219000
Data Matched. Expected: 0, Actual: 0, Time: 2224000
Data Matched. Expected: 1, Actual: 1, Time: 2229000
Data Matched. Expected: 0, Actual: 0, Time: 2234000
Data Matched. Expected: 0, Actual: 0, Time: 2238000
Data Matched. Expected: 0, Actual: 0, Time: 2243000
Data Matched. Expected: 0, Actual: 0, Time: 2248000
Data Matched. Expected: 0, Actual: 0, Time: 2253000
Data Matched. Expected: 0, Actual: 0, Time: 2258000
Data Matched. Expected: 0, Actual: 0, Time: 2262000
Data Matched. Expected: 0, Actual: 0, Time: 2267000
Data Matched. Expected: 1, Actual: 1, Time: 2272000
Data Matched. Expected: 1, Actual: 1, Time: 2277000
Data Matched. Expected: 0, Actual: 0, Time: 2282000
Data Matched. Expected: 1, Actual: 1, Time: 2286000
Data Matched. Expected: 0, Actual: 0, Time: 2291000
Data Matched. Expected: 0, Actual: 0, Time: 2296000
Data Matched. Expected: 0, Actual: 0, Time: 2301000
Data Matched. Expected: 0, Actual: 0, Time: 2306000
Data Matched. Expected: 1, Actual: 1, Time: 2310000
Data Matched. Expected: 0, Actual: 0, Time: 2315000
Data Matched. Expected: 1, Actual: 1, Time: 2320000
Data Matched. Expected: 1, Actual: 1, Time: 2325000
Data Matched. Expected: 1, Actual: 1, Time: 2330000
Data Matched. Expected: 0, Actual: 0, Time: 2334000
Data Matched. Expected: 1, Actual: 1, Time: 2339000
Data Matched. Expected: 0, Actual: 0, Time: 2344000
Data Matched. Expected: 0, Actual: 0, Time: 2349000
Data Matched. Expected: 1, Actual: 1, Time: 2354000
Data Matched. Expected: 0, Actual: 0, Time: 2358000
Data Matched. Expected: 0, Actual: 0, Time: 2363000
Data Matched. Expected: 1, Actual: 1, Time: 2368000
Data Matched. Expected: 0, Actual: 0, Time: 2373000
Data Matched. Expected: 1, Actual: 1, Time: 2378000
Data Matched. Expected: 0, Actual: 0, Time: 2382000
Data Matched. Expected: 0, Actual: 0, Time: 2387000
Data Matched. Expected: 1, Actual: 1, Time: 2392000
Data Matched. Expected: 0, Actual: 0, Time: 2397000
Data Matched. Expected: 0, Actual: 0, Time: 2402000
Data Matched. Expected: 1, Actual: 1, Time: 2406000
Data Matched. Expected: 0, Actual: 0, Time: 2411000
Data Matched. Expected: 1, Actual: 1, Time: 2416000

**** All Comparisons Matched ***
Simulation Passed
/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_O_SERDES_primitive_inst.v:100: $finish called at 2416000 (1ps)
INFO: SGT: Gate simulation for design: O_SERDES_primitive_inst had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: O_SERDES_primitive_inst
INFO: PAC: ##################################################
INFO: PAC: Constraint: create_clock -period 2.5 CLK_IN 
INFO: PAC: Constraint: create_clock -period 2.5 PLL_CLK 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report O_SERDES_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top O_SERDES_primitive_inst --net_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/O_SERDES_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/O_SERDES_primitive_inst_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report O_SERDES_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top O_SERDES_primitive_inst --net_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/O_SERDES_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/O_SERDES_primitive_inst_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: O_SERDES_primitive_inst_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 12.3 MiB, delta_rss +2.3 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_post_synth.net
Circuit placement file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/O_SERDES_primitive_inst_post_synth.place
Circuit routing file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/O_SERDES_primitive_inst_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21]Error 1: 
Type: Blif file
File: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif
Line: 10
Message: Failed to find matching architecture model for 'O_SERDES'

 unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
FoundERROR: PAC: Design O_SERDES_primitive_inst packing failed
 constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.5 MiB)
The entire flow of VPR took 0.10 seconds (max_rss 18.8 MiB)
Design O_SERDES_primitive_inst packing failed
    while executing
"packing"
    (file "../raptor_tcl.tcl" line 15)
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Thu Jan 25 10:06:17 2024 GMT

INFO: Created design: O_SERDES_primitive_inst. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v
INFO: Adding SV_2012 /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_O_SERDES_primitive_inst.v
INFO: Adding constraint file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././constraint.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: O_SERDES_primitive_inst
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/analysis/O_SERDES_primitive_inst_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/analysis/O_SERDES_primitive_inst_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/analysis/O_SERDES_primitive_inst_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v
Parsing Verilog input from `/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v' to AST representation.
Generating RTLIL representation for module `\O_SERDES_primitive_inst'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top O_SERDES_primitive_inst' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst

3.2. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "O_SERDES"
Dumping file port_info.json ...

End of script. Logfile hash: fa6a1f4963, CPU: user 0.07s system 0.01s, MEM: 9.09 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design O_SERDES_primitive_inst is analyzed
INFO: ANL: Top Modules: O_SERDES_primitive_inst

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: O_SERDES_primitive_inst
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s O_SERDES_primitive_inst.ys -l O_SERDES_primitive_inst_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s O_SERDES_primitive_inst.ys -l O_SERDES_primitive_inst_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)


-- Executing script file `O_SERDES_primitive_inst.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v
Parsing Verilog input from `/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl/O_SERDES_primitive_inst.v' to AST representation.
Generating RTLIL representation for module `\O_SERDES_primitive_inst'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst

3.2. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst

4.17.2. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.27. Executing CHECK pass (checking for obvious problems).
Checking module O_SERDES_primitive_inst...
Found and reported 0 problems.

4.28. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.70. Executing WREDUCE pass (reducing word size of cells).

4.71. Executing PEEPOPT pass (run peephole optimizers).

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.73. Executing DEMUXMAP pass.

4.74. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.75. Executing RS_DSP_MULTADD pass.

4.76. Executing WREDUCE pass (reducing word size of cells).

4.77. Executing RS_DSP_MACC pass.

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.79. Executing TECHMAP pass (map to technology primitives).

4.79.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.80. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Executing TECHMAP pass (map to technology primitives).

4.82.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.83. Executing rs_pack_dsp_regs pass.

4.84. Executing RS_DSP_IO_REGS pass.

4.85. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.87. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.88. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module O_SERDES_primitive_inst:
  created 0 $alu and 0 $macc cells.

4.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.94. Executing OPT_SHARE pass.

4.95. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.98. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.99. Executing MEMORY pass.

4.99.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.99.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.99.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.99.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.99.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.99.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.99.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.99.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.99.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.99.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.100. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.101. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.103. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.104. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.105. Executing Rs_BRAM_Split pass.

4.106. Executing TECHMAP pass (map to technology primitives).

4.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.107. Executing TECHMAP pass (map to technology primitives).

4.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.108. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.114. Executing OPT_SHARE pass.

4.115. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.118. Executing PMUXTREE pass.

4.119. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.120. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.121.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.121.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.122. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.133. Executing TECHMAP pass (map to technology primitives).

4.133.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.133.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.134. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.138. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.140. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.160. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.161. Executing ABC pass (technology mapping using ABC).

4.161.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.161.2. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.165. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.167. Executing OPT_SHARE pass.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.171. Executing ABC pass (technology mapping using ABC).

4.171.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.171.2. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.177. Executing OPT_SHARE pass.

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.181. Executing ABC pass (technology mapping using ABC).

4.181.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.181.2. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.191.2. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=2).
Don't call ABC as there is nothing to map.

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.201. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.216. Executing OPT_SHARE pass.

4.217. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.225. Executing OPT_SHARE pass.

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.230. Executing BMUXMAP pass.

4.231. Executing DEMUXMAP pass.

4.232. Executing ABC pass (technology mapping using ABC).

4.232.1. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.238. Executing OPT_SHARE pass.

4.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.242. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.248. Executing OPT_SHARE pass.

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.255. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.257. Executing OPT_SHARE pass.

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.262. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.263. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.264. Executing RS_DFFSR_CONV pass.

4.265. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.266. Executing TECHMAP pass (map to technology primitives).

4.266.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.266.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.266.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~120 debug messages>

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.268. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.271. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.276. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.278. Executing OPT_SHARE pass.

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.282. Executing TECHMAP pass (map to technology primitives).

4.282.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.282.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.283. Executing ABC pass (technology mapping using ABC).

4.283.1. Extracting gate netlist of module `\O_SERDES_primitive_inst' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs (dfl=1).
Don't call ABC as there is nothing to map.

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

4.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \O_SERDES_primitive_inst..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.287. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \O_SERDES_primitive_inst.
Performed a total of 0 changes.

4.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\O_SERDES_primitive_inst'.
Removed a total of 0 cells.

4.289. Executing OPT_SHARE pass.

4.290. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.291. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module O_SERDES_primitive_inst.

RUN-OPT ITERATIONS DONE : 1

4.293. Executing HIERARCHY pass (managing design hierarchy).

4.293.1. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst

4.293.2. Analyzing design hierarchy..
Top module:  \O_SERDES_primitive_inst
Removed 0 unused modules.

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \O_SERDES_primitive_inst..

4.295. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

4.296. Executing TECHMAP pass (map to technology primitives).

4.296.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.296.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.297. Printing statistics.

=== O_SERDES_primitive_inst ===

   Number of wires:                 11
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     O_SERDES                        1

   Number of LUTs:                   0
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\O_SERDES_primitive_inst'.

6. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 4475b8be5a, CPU: user 0.48s system 0.05s, MEM: 27.81 MB peak
Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os)
Time spent: 53% 34x read_verilog (0 sec), 8% 49x opt_expr (0 sec), ...
INFO: SYN: Design O_SERDES_primitive_inst is synthesized
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: O_SERDES_primitive_inst
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_O_SERDES_primitive_inst -I../../../../.././rtl -I/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl -I/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_O_SERDES_primitive_inst.v /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 1999-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.02 seconds.
 ... done, 0 seconds.
RUNNING FUNCTORS
 -F cprop ...
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 11 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 11 dangling signals and 19 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.
CODE GENERATION
 ... invoking target_design
 ... done, 0 seconds.
STATISTICS
lex_string: add_count=4896 hit_count=33115
Icarus Verilog version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 2000-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2250399bb" -f"/tmp/ivrlg250399bb" -p"/tmp/ivrli250399bb" |/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh250399bb" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile waves.vcd opened for output.
Data Matched. Expected: 0, Actual: 0, Time: 3000
Data Matched. Expected: 0, Actual: 0, Time: 6000
Data Matched. Expected: 0, Actual: 0, Time: 11000
Data Matched. Expected: 0, Actual: 0, Time: 16000
Data Matched. Expected: 1, Actual: 1, Time: 21000
Data Matched. Expected: 0, Actual: 0, Time: 26000
Data Matched. Expected: 1, Actual: 1, Time: 30000
Data Matched. Expected: 1, Actual: 1, Time: 35000
Data Matched. Expected: 0, Actual: 0, Time: 40000
Data Matched. Expected: 0, Actual: 0, Time: 45000
Data Matched. Expected: 0, Actual: 0, Time: 50000
Data Matched. Expected: 1, Actual: 1, Time: 54000
Data Matched. Expected: 0, Actual: 0, Time: 59000
Data Matched. Expected: 1, Actual: 1, Time: 64000
Data Matched. Expected: 1, Actual: 1, Time: 69000
Data Matched. Expected: 1, Actual: 1, Time: 74000
Data Matched. Expected: 1, Actual: 1, Time: 78000
Data Matched. Expected: 0, Actual: 0, Time: 83000
Data Matched. Expected: 0, Actual: 0, Time: 88000
Data Matched. Expected: 1, Actual: 1, Time: 93000
Data Matched. Expected: 0, Actual: 0, Time: 98000
Data Matched. Expected: 0, Actual: 0, Time: 102000
Data Matched. Expected: 0, Actual: 0, Time: 107000
Data Matched. Expected: 1, Actual: 1, Time: 112000
Data Matched. Expected: 0, Actual: 0, Time: 117000
Data Matched. Expected: 1, Actual: 1, Time: 122000
Data Matched. Expected: 1, Actual: 1, Time: 126000
Data Matched. Expected: 0, Actual: 0, Time: 131000
Data Matched. Expected: 1, Actual: 1, Time: 136000
Data Matched. Expected: 1, Actual: 1, Time: 141000
Data Matched. Expected: 1, Actual: 1, Time: 146000
Data Matched. Expected: 0, Actual: 0, Time: 150000
Data Matched. Expected: 0, Actual: 0, Time: 155000
Data Matched. Expected: 1, Actual: 1, Time: 160000
Data Matched. Expected: 0, Actual: 0, Time: 165000
Data Matched. Expected: 0, Actual: 0, Time: 170000
Data Matched. Expected: 1, Actual: 1, Time: 174000
Data Matched. Expected: 1, Actual: 1, Time: 179000
Data Matched. Expected: 0, Actual: 0, Time: 184000
Data Matched. Expected: 0, Actual: 0, Time: 189000
Data Matched. Expected: 1, Actual: 1, Time: 194000
Data Matched. Expected: 0, Actual: 0, Time: 198000
Data Matched. Expected: 1, Actual: 1, Time: 203000
Data Matched. Expected: 0, Actual: 0, Time: 208000
Data Matched. Expected: 0, Actual: 0, Time: 213000
Data Matched. Expected: 1, Actual: 1, Time: 218000
Data Matched. Expected: 1, Actual: 1, Time: 222000
Data Matched. Expected: 1, Actual: 1, Time: 227000
Data Matched. Expected: 0, Actual: 0, Time: 232000
Data Matched. Expected: 1, Actual: 1, Time: 237000
Data Matched. Expected: 1, Actual: 1, Time: 242000
Data Matched. Expected: 1, Actual: 1, Time: 246000
Data Matched. Expected: 0, Actual: 0, Time: 251000
Data Matched. Expected: 1, Actual: 1, Time: 256000
Data Matched. Expected: 0, Actual: 0, Time: 261000
Data Matched. Expected: 1, Actual: 1, Time: 266000
Data Matched. Expected: 1, Actual: 1, Time: 270000
Data Matched. Expected: 1, Actual: 1, Time: 275000
Data Matched. Expected: 1, Actual: 1, Time: 280000
Data Matched. Expected: 0, Actual: 0, Time: 285000
Data Matched. Expected: 0, Actual: 0, Time: 290000
Data Matched. Expected: 1, Actual: 1, Time: 294000
Data Matched. Expected: 1, Actual: 1, Time: 299000
Data Matched. Expected: 1, Actual: 1, Time: 304000
Data Matched. Expected: 1, Actual: 1, Time: 309000
Data Matched. Expected: 0, Actual: 0, Time: 314000
Data Matched. Expected: 0, Actual: 0, Time: 318000
Data Matched. Expected: 1, Actual: 1, Time: 323000
Data Matched. Expected: 1, Actual: 1, Time: 328000
Data Matched. Expected: 1, Actual: 1, Time: 333000
Data Matched. Expected: 1, Actual: 1, Time: 338000
Data Matched. Expected: 0, Actual: 0, Time: 342000
Data Matched. Expected: 0, Actual: 0, Time: 347000
Data Matched. Expected: 1, Actual: 1, Time: 352000
Data Matched. Expected: 0, Actual: 0, Time: 357000
Data Matched. Expected: 1, Actual: 1, Time: 362000
Data Matched. Expected: 1, Actual: 1, Time: 366000
Data Matched. Expected: 1, Actual: 1, Time: 371000
Data Matched. Expected: 1, Actual: 1, Time: 376000
Data Matched. Expected: 0, Actual: 0, Time: 381000
Data Matched. Expected: 1, Actual: 1, Time: 386000
Data Matched. Expected: 1, Actual: 1, Time: 390000
Data Matched. Expected: 1, Actual: 1, Time: 395000
Data Matched. Expected: 1, Actual: 1, Time: 400000
Data Matched. Expected: 1, Actual: 1, Time: 405000
Data Matched. Expected: 0, Actual: 0, Time: 410000
Data Matched. Expected: 0, Actual: 0, Time: 414000
Data Matched. Expected: 0, Actual: 0, Time: 419000
Data Matched. Expected: 0, Actual: 0, Time: 424000
Data Matched. Expected: 1, Actual: 1, Time: 429000
Data Matched. Expected: 0, Actual: 0, Time: 434000
Data Matched. Expected: 1, Actual: 1, Time: 438000
Data Matched. Expected: 0, Actual: 0, Time: 443000
Data Matched. Expected: 1, Actual: 1, Time: 448000
Data Matched. Expected: 0, Actual: 0, Time: 453000
Data Matched. Expected: 1, Actual: 1, Time: 458000
Data Matched. Expected: 1, Actual: 1, Time: 462000
Data Matched. Expected: 1, Actual: 1, Time: 467000
Data Matched. Expected: 1, Actual: 1, Time: 472000
Data Matched. Expected: 0, Actual: 0, Time: 477000
Data Matched. Expected: 0, Actual: 0, Time: 482000
Data Matched. Expected: 1, Actual: 1, Time: 486000
Data Matched. Expected: 1, Actual: 1, Time: 491000
Data Matched. Expected: 1, Actual: 1, Time: 496000
Data Matched. Expected: 1, Actual: 1, Time: 501000
Data Matched. Expected: 1, Actual: 1, Time: 506000
Data Matched. Expected: 1, Actual: 1, Time: 510000
Data Matched. Expected: 0, Actual: 0, Time: 515000
Data Matched. Expected: 1, Actual: 1, Time: 520000
Data Matched. Expected: 1, Actual: 1, Time: 525000
Data Matched. Expected: 1, Actual: 1, Time: 530000
Data Matched. Expected: 0, Actual: 0, Time: 534000
Data Matched. Expected: 0, Actual: 0, Time: 539000
Data Matched. Expected: 0, Actual: 0, Time: 544000
Data Matched. Expected: 1, Actual: 1, Time: 549000
Data Matched. Expected: 0, Actual: 0, Time: 554000
Data Matched. Expected: 1, Actual: 1, Time: 558000
Data Matched. Expected: 0, Actual: 0, Time: 563000
Data Matched. Expected: 0, Actual: 0, Time: 568000
Data Matched. Expected: 1, Actual: 1, Time: 573000
Data Matched. Expected: 0, Actual: 0, Time: 578000
Data Matched. Expected: 1, Actual: 1, Time: 582000
Data Matched. Expected: 1, Actual: 1, Time: 587000
Data Matched. Expected: 1, Actual: 1, Time: 592000
Data Matched. Expected: 1, Actual: 1, Time: 597000
Data Matched. Expected: 0, Actual: 0, Time: 602000
Data Matched. Expected: 0, Actual: 0, Time: 606000
Data Matched. Expected: 1, Actual: 1, Time: 611000
Data Matched. Expected: 1, Actual: 1, Time: 616000
Data Matched. Expected: 0, Actual: 0, Time: 621000
Data Matched. Expected: 0, Actual: 0, Time: 626000
Data Matched. Expected: 1, Actual: 1, Time: 630000
Data Matched. Expected: 1, Actual: 1, Time: 635000
Data Matched. Expected: 1, Actual: 1, Time: 640000
Data Matched. Expected: 1, Actual: 1, Time: 645000
Data Matched. Expected: 1, Actual: 1, Time: 650000
Data Matched. Expected: 1, Actual: 1, Time: 654000
Data Matched. Expected: 0, Actual: 0, Time: 659000
Data Matched. Expected: 0, Actual: 0, Time: 664000
Data Matched. Expected: 1, Actual: 1, Time: 669000
Data Matched. Expected: 0, Actual: 0, Time: 674000
Data Matched. Expected: 1, Actual: 1, Time: 678000
Data Matched. Expected: 0, Actual: 0, Time: 683000
Data Matched. Expected: 1, Actual: 1, Time: 688000
Data Matched. Expected: 1, Actual: 1, Time: 693000
Data Matched. Expected: 1, Actual: 1, Time: 698000
Data Matched. Expected: 0, Actual: 0, Time: 702000
Data Matched. Expected: 0, Actual: 0, Time: 707000
Data Matched. Expected: 0, Actual: 0, Time: 712000
Data Matched. Expected: 1, Actual: 1, Time: 717000
Data Matched. Expected: 1, Actual: 1, Time: 722000
Data Matched. Expected: 1, Actual: 1, Time: 726000
Data Matched. Expected: 1, Actual: 1, Time: 731000
Data Matched. Expected: 1, Actual: 1, Time: 736000
Data Matched. Expected: 0, Actual: 0, Time: 741000
Data Matched. Expected: 1, Actual: 1, Time: 746000
Data Matched. Expected: 0, Actual: 0, Time: 750000
Data Matched. Expected: 0, Actual: 0, Time: 755000
Data Matched. Expected: 0, Actual: 0, Time: 760000
Data Matched. Expected: 0, Actual: 0, Time: 765000
Data Matched. Expected: 0, Actual: 0, Time: 770000
Data Matched. Expected: 1, Actual: 1, Time: 774000
Data Matched. Expected: 0, Actual: 0, Time: 779000
Data Matched. Expected: 1, Actual: 1, Time: 784000
Data Matched. Expected: 1, Actual: 1, Time: 789000
Data Matched. Expected: 1, Actual: 1, Time: 794000
Data Matched. Expected: 0, Actual: 0, Time: 798000
Data Matched. Expected: 1, Actual: 1, Time: 803000
Data Matched. Expected: 1, Actual: 1, Time: 808000
Data Matched. Expected: 1, Actual: 1, Time: 813000
Data Matched. Expected: 1, Actual: 1, Time: 818000
Data Matched. Expected: 1, Actual: 1, Time: 822000
Data Matched. Expected: 1, Actual: 1, Time: 827000
Data Matched. Expected: 0, Actual: 0, Time: 832000
Data Matched. Expected: 1, Actual: 1, Time: 837000
Data Matched. Expected: 1, Actual: 1, Time: 842000
Data Matched. Expected: 0, Actual: 0, Time: 846000
Data Matched. Expected: 0, Actual: 0, Time: 851000
Data Matched. Expected: 0, Actual: 0, Time: 856000
Data Matched. Expected: 1, Actual: 1, Time: 861000
Data Matched. Expected: 1, Actual: 1, Time: 866000
Data Matched. Expected: 1, Actual: 1, Time: 870000
Data Matched. Expected: 0, Actual: 0, Time: 875000
Data Matched. Expected: 1, Actual: 1, Time: 880000
Data Matched. Expected: 1, Actual: 1, Time: 885000
Data Matched. Expected: 0, Actual: 0, Time: 890000
Data Matched. Expected: 0, Actual: 0, Time: 894000
Data Matched. Expected: 0, Actual: 0, Time: 899000
Data Matched. Expected: 0, Actual: 0, Time: 904000
Data Matched. Expected: 0, Actual: 0, Time: 909000
Data Matched. Expected: 1, Actual: 1, Time: 914000
Data Matched. Expected: 1, Actual: 1, Time: 918000
Data Matched. Expected: 0, Actual: 0, Time: 923000
Data Matched. Expected: 1, Actual: 1, Time: 928000
Data Matched. Expected: 1, Actual: 1, Time: 933000
Data Matched. Expected: 1, Actual: 1, Time: 938000
Data Matched. Expected: 1, Actual: 1, Time: 942000
Data Matched. Expected: 1, Actual: 1, Time: 947000
Data Matched. Expected: 1, Actual: 1, Time: 952000
Data Matched. Expected: 0, Actual: 0, Time: 957000
Data Matched. Expected: 0, Actual: 0, Time: 962000
Data Matched. Expected: 0, Actual: 0, Time: 966000
Data Matched. Expected: 0, Actual: 0, Time: 971000
Data Matched. Expected: 0, Actual: 0, Time: 976000
Data Matched. Expected: 0, Actual: 0, Time: 981000
Data Matched. Expected: 0, Actual: 0, Time: 986000
Data Matched. Expected: 1, Actual: 1, Time: 990000
Data Matched. Expected: 0, Actual: 0, Time: 995000
Data Matched. Expected: 0, Actual: 0, Time: 1000000
Data Matched. Expected: 1, Actual: 1, Time: 1005000
Data Matched. Expected: 1, Actual: 1, Time: 1010000
Data Matched. Expected: 0, Actual: 0, Time: 1014000
Data Matched. Expected: 1, Actual: 1, Time: 1019000
Data Matched. Expected: 1, Actual: 1, Time: 1024000
Data Matched. Expected: 1, Actual: 1, Time: 1029000
Data Matched. Expected: 1, Actual: 1, Time: 1034000
Data Matched. Expected: 1, Actual: 1, Time: 1038000
Data Matched. Expected: 0, Actual: 0, Time: 1043000
Data Matched. Expected: 1, Actual: 1, Time: 1048000
Data Matched. Expected: 0, Actual: 0, Time: 1053000
Data Matched. Expected: 1, Actual: 1, Time: 1058000
Data Matched. Expected: 1, Actual: 1, Time: 1062000
Data Matched. Expected: 1, Actual: 1, Time: 1067000
Data Matched. Expected: 1, Actual: 1, Time: 1072000
Data Matched. Expected: 1, Actual: 1, Time: 1077000
Data Matched. Expected: 1, Actual: 1, Time: 1082000
Data Matched. Expected: 1, Actual: 1, Time: 1086000
Data Matched. Expected: 1, Actual: 1, Time: 1091000
Data Matched. Expected: 1, Actual: 1, Time: 1096000
Data Matched. Expected: 0, Actual: 0, Time: 1101000
Data Matched. Expected: 1, Actual: 1, Time: 1106000
Data Matched. Expected: 0, Actual: 0, Time: 1110000
Data Matched. Expected: 0, Actual: 0, Time: 1115000
Data Matched. Expected: 1, Actual: 1, Time: 1120000
Data Matched. Expected: 0, Actual: 0, Time: 1125000
Data Matched. Expected: 1, Actual: 1, Time: 1130000
Data Matched. Expected: 0, Actual: 0, Time: 1134000
Data Matched. Expected: 0, Actual: 0, Time: 1139000
Data Matched. Expected: 1, Actual: 1, Time: 1144000
Data Matched. Expected: 0, Actual: 0, Time: 1149000
Data Matched. Expected: 1, Actual: 1, Time: 1154000
Data Matched. Expected: 0, Actual: 0, Time: 1158000
Data Matched. Expected: 0, Actual: 0, Time: 1163000
Data Matched. Expected: 1, Actual: 1, Time: 1168000
Data Matched. Expected: 0, Actual: 0, Time: 1173000
Data Matched. Expected: 0, Actual: 0, Time: 1178000
Data Matched. Expected: 1, Actual: 1, Time: 1182000
Data Matched. Expected: 1, Actual: 1, Time: 1187000
Data Matched. Expected: 0, Actual: 0, Time: 1192000
Data Matched. Expected: 1, Actual: 1, Time: 1197000
Data Matched. Expected: 1, Actual: 1, Time: 1202000
Data Matched. Expected: 1, Actual: 1, Time: 1206000
Data Matched. Expected: 1, Actual: 1, Time: 1211000
Data Matched. Expected: 1, Actual: 1, Time: 1216000
Data Matched. Expected: 0, Actual: 0, Time: 1221000
Data Matched. Expected: 0, Actual: 0, Time: 1226000
Data Matched. Expected: 1, Actual: 1, Time: 1230000
Data Matched. Expected: 1, Actual: 1, Time: 1235000
Data Matched. Expected: 1, Actual: 1, Time: 1240000
Data Matched. Expected: 1, Actual: 1, Time: 1245000
Data Matched. Expected: 1, Actual: 1, Time: 1250000
Data Matched. Expected: 0, Actual: 0, Time: 1254000
Data Matched. Expected: 1, Actual: 1, Time: 1259000
Data Matched. Expected: 1, Actual: 1, Time: 1264000
Data Matched. Expected: 1, Actual: 1, Time: 1269000
Data Matched. Expected: 0, Actual: 0, Time: 1274000
Data Matched. Expected: 1, Actual: 1, Time: 1278000
Data Matched. Expected: 1, Actual: 1, Time: 1283000
Data Matched. Expected: 1, Actual: 1, Time: 1288000
Data Matched. Expected: 1, Actual: 1, Time: 1293000
Data Matched. Expected: 0, Actual: 0, Time: 1298000
Data Matched. Expected: 0, Actual: 0, Time: 1302000
Data Matched. Expected: 0, Actual: 0, Time: 1307000
Data Matched. Expected: 1, Actual: 1, Time: 1312000
Data Matched. Expected: 1, Actual: 1, Time: 1317000
Data Matched. Expected: 0, Actual: 0, Time: 1322000
Data Matched. Expected: 0, Actual: 0, Time: 1326000
Data Matched. Expected: 1, Actual: 1, Time: 1331000
Data Matched. Expected: 0, Actual: 0, Time: 1336000
Data Matched. Expected: 0, Actual: 0, Time: 1341000
Data Matched. Expected: 0, Actual: 0, Time: 1346000
Data Matched. Expected: 1, Actual: 1, Time: 1350000
Data Matched. Expected: 0, Actual: 0, Time: 1355000
Data Matched. Expected: 1, Actual: 1, Time: 1360000
Data Matched. Expected: 1, Actual: 1, Time: 1365000
Data Matched. Expected: 0, Actual: 0, Time: 1370000
Data Matched. Expected: 0, Actual: 0, Time: 1374000
Data Matched. Expected: 1, Actual: 1, Time: 1379000
Data Matched. Expected: 0, Actual: 0, Time: 1384000
Data Matched. Expected: 1, Actual: 1, Time: 1389000
Data Matched. Expected: 0, Actual: 0, Time: 1394000
Data Matched. Expected: 0, Actual: 0, Time: 1398000
Data Matched. Expected: 1, Actual: 1, Time: 1403000
Data Matched. Expected: 0, Actual: 0, Time: 1408000
Data Matched. Expected: 1, Actual: 1, Time: 1413000
Data Matched. Expected: 0, Actual: 0, Time: 1418000
Data Matched. Expected: 0, Actual: 0, Time: 1422000
Data Matched. Expected: 0, Actual: 0, Time: 1427000
Data Matched. Expected: 0, Actual: 0, Time: 1432000
Data Matched. Expected: 0, Actual: 0, Time: 1437000
Data Matched. Expected: 0, Actual: 0, Time: 1442000
Data Matched. Expected: 1, Actual: 1, Time: 1446000
Data Matched. Expected: 1, Actual: 1, Time: 1451000
Data Matched. Expected: 0, Actual: 0, Time: 1456000
Data Matched. Expected: 1, Actual: 1, Time: 1461000
Data Matched. Expected: 0, Actual: 0, Time: 1466000
Data Matched. Expected: 0, Actual: 0, Time: 1470000
Data Matched. Expected: 0, Actual: 0, Time: 1475000
Data Matched. Expected: 0, Actual: 0, Time: 1480000
Data Matched. Expected: 1, Actual: 1, Time: 1485000
Data Matched. Expected: 1, Actual: 1, Time: 1490000
Data Matched. Expected: 1, Actual: 1, Time: 1494000
Data Matched. Expected: 1, Actual: 1, Time: 1499000
Data Matched. Expected: 0, Actual: 0, Time: 1504000
Data Matched. Expected: 0, Actual: 0, Time: 1509000
Data Matched. Expected: 1, Actual: 1, Time: 1514000
Data Matched. Expected: 1, Actual: 1, Time: 1518000
Data Matched. Expected: 0, Actual: 0, Time: 1523000
Data Matched. Expected: 0, Actual: 0, Time: 1528000
Data Matched. Expected: 1, Actual: 1, Time: 1533000
Data Matched. Expected: 0, Actual: 0, Time: 1538000
Data Matched. Expected: 1, Actual: 1, Time: 1542000
Data Matched. Expected: 1, Actual: 1, Time: 1547000
Data Matched. Expected: 1, Actual: 1, Time: 1552000
Data Matched. Expected: 0, Actual: 0, Time: 1557000
Data Matched. Expected: 0, Actual: 0, Time: 1562000
Data Matched. Expected: 1, Actual: 1, Time: 1566000
Data Matched. Expected: 0, Actual: 0, Time: 1571000
Data Matched. Expected: 1, Actual: 1, Time: 1576000
Data Matched. Expected: 0, Actual: 0, Time: 1581000
Data Matched. Expected: 0, Actual: 0, Time: 1586000
Data Matched. Expected: 0, Actual: 0, Time: 1590000
Data Matched. Expected: 0, Actual: 0, Time: 1595000
Data Matched. Expected: 1, Actual: 1, Time: 1600000
Data Matched. Expected: 0, Actual: 0, Time: 1605000
Data Matched. Expected: 1, Actual: 1, Time: 1610000
Data Matched. Expected: 1, Actual: 1, Time: 1614000
Data Matched. Expected: 0, Actual: 0, Time: 1619000
Data Matched. Expected: 0, Actual: 0, Time: 1624000
Data Matched. Expected: 0, Actual: 0, Time: 1629000
Data Matched. Expected: 0, Actual: 0, Time: 1634000
Data Matched. Expected: 0, Actual: 0, Time: 1638000
Data Matched. Expected: 1, Actual: 1, Time: 1643000
Data Matched. Expected: 0, Actual: 0, Time: 1648000
Data Matched. Expected: 0, Actual: 0, Time: 1653000
Data Matched. Expected: 0, Actual: 0, Time: 1658000
Data Matched. Expected: 1, Actual: 1, Time: 1662000
Data Matched. Expected: 1, Actual: 1, Time: 1667000
Data Matched. Expected: 0, Actual: 0, Time: 1672000
Data Matched. Expected: 1, Actual: 1, Time: 1677000
Data Matched. Expected: 1, Actual: 1, Time: 1682000
Data Matched. Expected: 0, Actual: 0, Time: 1686000
Data Matched. Expected: 1, Actual: 1, Time: 1691000
Data Matched. Expected: 0, Actual: 0, Time: 1696000
Data Matched. Expected: 0, Actual: 0, Time: 1701000
Data Matched. Expected: 1, Actual: 1, Time: 1706000
Data Matched. Expected: 1, Actual: 1, Time: 1710000
Data Matched. Expected: 0, Actual: 0, Time: 1715000
Data Matched. Expected: 0, Actual: 0, Time: 1720000
Data Matched. Expected: 0, Actual: 0, Time: 1725000
Data Matched. Expected: 0, Actual: 0, Time: 1730000
Data Matched. Expected: 0, Actual: 0, Time: 1734000
Data Matched. Expected: 1, Actual: 1, Time: 1739000
Data Matched. Expected: 1, Actual: 1, Time: 1744000
Data Matched. Expected: 1, Actual: 1, Time: 1749000
Data Matched. Expected: 1, Actual: 1, Time: 1754000
Data Matched. Expected: 1, Actual: 1, Time: 1758000
Data Matched. Expected: 1, Actual: 1, Time: 1763000
Data Matched. Expected: 1, Actual: 1, Time: 1768000
Data Matched. Expected: 1, Actual: 1, Time: 1773000
Data Matched. Expected: 0, Actual: 0, Time: 1778000
Data Matched. Expected: 0, Actual: 0, Time: 1782000
Data Matched. Expected: 1, Actual: 1, Time: 1787000
Data Matched. Expected: 0, Actual: 0, Time: 1792000
Data Matched. Expected: 0, Actual: 0, Time: 1797000
Data Matched. Expected: 0, Actual: 0, Time: 1802000
Data Matched. Expected: 0, Actual: 0, Time: 1806000
Data Matched. Expected: 1, Actual: 1, Time: 1811000
Data Matched. Expected: 0, Actual: 0, Time: 1816000
Data Matched. Expected: 1, Actual: 1, Time: 1821000
Data Matched. Expected: 1, Actual: 1, Time: 1826000
Data Matched. Expected: 0, Actual: 0, Time: 1830000
Data Matched. Expected: 0, Actual: 0, Time: 1835000
Data Matched. Expected: 0, Actual: 0, Time: 1840000
Data Matched. Expected: 1, Actual: 1, Time: 1845000
Data Matched. Expected: 0, Actual: 0, Time: 1850000
Data Matched. Expected: 0, Actual: 0, Time: 1854000
Data Matched. Expected: 1, Actual: 1, Time: 1859000
Data Matched. Expected: 0, Actual: 0, Time: 1864000
Data Matched. Expected: 1, Actual: 1, Time: 1869000
Data Matched. Expected: 1, Actual: 1, Time: 1874000
Data Matched. Expected: 0, Actual: 0, Time: 1878000
Data Matched. Expected: 1, Actual: 1, Time: 1883000
Data Matched. Expected: 1, Actual: 1, Time: 1888000
Data Matched. Expected: 0, Actual: 0, Time: 1893000
Data Matched. Expected: 0, Actual: 0, Time: 1898000
Data Matched. Expected: 0, Actual: 0, Time: 1902000
Data Matched. Expected: 0, Actual: 0, Time: 1907000
Data Matched. Expected: 1, Actual: 1, Time: 1912000
Data Matched. Expected: 0, Actual: 0, Time: 1917000
Data Matched. Expected: 1, Actual: 1, Time: 1922000
Data Matched. Expected: 1, Actual: 1, Time: 1926000
Data Matched. Expected: 1, Actual: 1, Time: 1931000
Data Matched. Expected: 0, Actual: 0, Time: 1936000
Data Matched. Expected: 0, Actual: 0, Time: 1941000
Data Matched. Expected: 1, Actual: 1, Time: 1946000
Data Matched. Expected: 0, Actual: 0, Time: 1950000
Data Matched. Expected: 0, Actual: 0, Time: 1955000
Data Matched. Expected: 1, Actual: 1, Time: 1960000
Data Matched. Expected: 1, Actual: 1, Time: 1965000
Data Matched. Expected: 0, Actual: 0, Time: 1970000
Data Matched. Expected: 1, Actual: 1, Time: 1974000
Data Matched. Expected: 0, Actual: 0, Time: 1979000
Data Matched. Expected: 1, Actual: 1, Time: 1984000
Data Matched. Expected: 1, Actual: 1, Time: 1989000
Data Matched. Expected: 0, Actual: 0, Time: 1994000
Data Matched. Expected: 1, Actual: 1, Time: 1998000
Data Matched. Expected: 0, Actual: 0, Time: 2003000
Data Matched. Expected: 0, Actual: 0, Time: 2008000
Data Matched. Expected: 1, Actual: 1, Time: 2013000
Data Matched. Expected: 1, Actual: 1, Time: 2018000
Data Matched. Expected: 1, Actual: 1, Time: 2022000
Data Matched. Expected: 0, Actual: 0, Time: 2027000
Data Matched. Expected: 0, Actual: 0, Time: 2032000
Data Matched. Expected: 1, Actual: 1, Time: 2037000
Data Matched. Expected: 0, Actual: 0, Time: 2042000
Data Matched. Expected: 0, Actual: 0, Time: 2046000
Data Matched. Expected: 1, Actual: 1, Time: 2051000
Data Matched. Expected: 1, Actual: 1, Time: 2056000
Data Matched. Expected: 0, Actual: 0, Time: 2061000
Data Matched. Expected: 1, Actual: 1, Time: 2066000
Data Matched. Expected: 0, Actual: 0, Time: 2070000
Data Matched. Expected: 0, Actual: 0, Time: 2075000
Data Matched. Expected: 1, Actual: 1, Time: 2080000
Data Matched. Expected: 1, Actual: 1, Time: 2085000
Data Matched. Expected: 1, Actual: 1, Time: 2090000
Data Matched. Expected: 1, Actual: 1, Time: 2094000
Data Matched. Expected: 0, Actual: 0, Time: 2099000
Data Matched. Expected: 1, Actual: 1, Time: 2104000
Data Matched. Expected: 1, Actual: 1, Time: 2109000
Data Matched. Expected: 0, Actual: 0, Time: 2114000
Data Matched. Expected: 0, Actual: 0, Time: 2118000
Data Matched. Expected: 1, Actual: 1, Time: 2123000
Data Matched. Expected: 0, Actual: 0, Time: 2128000
Data Matched. Expected: 1, Actual: 1, Time: 2133000
Data Matched. Expected: 0, Actual: 0, Time: 2138000
Data Matched. Expected: 1, Actual: 1, Time: 2142000
Data Matched. Expected: 0, Actual: 0, Time: 2147000
Data Matched. Expected: 1, Actual: 1, Time: 2152000
Data Matched. Expected: 0, Actual: 0, Time: 2157000
Data Matched. Expected: 1, Actual: 1, Time: 2162000
Data Matched. Expected: 1, Actual: 1, Time: 2166000
Data Matched. Expected: 1, Actual: 1, Time: 2171000
Data Matched. Expected: 1, Actual: 1, Time: 2176000
Data Matched. Expected: 0, Actual: 0, Time: 2181000
Data Matched. Expected: 1, Actual: 1, Time: 2186000
Data Matched. Expected: 0, Actual: 0, Time: 2190000
Data Matched. Expected: 0, Actual: 0, Time: 2195000
Data Matched. Expected: 1, Actual: 1, Time: 2200000
Data Matched. Expected: 0, Actual: 0, Time: 2205000
Data Matched. Expected: 1, Actual: 1, Time: 2210000
Data Matched. Expected: 1, Actual: 1, Time: 2214000
Data Matched. Expected: 1, Actual: 1, Time: 2219000
Data Matched. Expected: 0, Actual: 0, Time: 2224000
Data Matched. Expected: 1, Actual: 1, Time: 2229000
Data Matched. Expected: 0, Actual: 0, Time: 2234000
Data Matched. Expected: 0, Actual: 0, Time: 2238000
Data Matched. Expected: 0, Actual: 0, Time: 2243000
Data Matched. Expected: 0, Actual: 0, Time: 2248000
Data Matched. Expected: 0, Actual: 0, Time: 2253000
Data Matched. Expected: 0, Actual: 0, Time: 2258000
Data Matched. Expected: 0, Actual: 0, Time: 2262000
Data Matched. Expected: 0, Actual: 0, Time: 2267000
Data Matched. Expected: 1, Actual: 1, Time: 2272000
Data Matched. Expected: 1, Actual: 1, Time: 2277000
Data Matched. Expected: 0, Actual: 0, Time: 2282000
Data Matched. Expected: 1, Actual: 1, Time: 2286000
Data Matched. Expected: 0, Actual: 0, Time: 2291000
Data Matched. Expected: 0, Actual: 0, Time: 2296000
Data Matched. Expected: 0, Actual: 0, Time: 2301000
Data Matched. Expected: 0, Actual: 0, Time: 2306000
Data Matched. Expected: 1, Actual: 1, Time: 2310000
Data Matched. Expected: 0, Actual: 0, Time: 2315000
Data Matched. Expected: 1, Actual: 1, Time: 2320000
Data Matched. Expected: 1, Actual: 1, Time: 2325000
Data Matched. Expected: 1, Actual: 1, Time: 2330000
Data Matched. Expected: 0, Actual: 0, Time: 2334000
Data Matched. Expected: 1, Actual: 1, Time: 2339000
Data Matched. Expected: 0, Actual: 0, Time: 2344000
Data Matched. Expected: 0, Actual: 0, Time: 2349000
Data Matched. Expected: 1, Actual: 1, Time: 2354000
Data Matched. Expected: 0, Actual: 0, Time: 2358000
Data Matched. Expected: 0, Actual: 0, Time: 2363000
Data Matched. Expected: 1, Actual: 1, Time: 2368000
Data Matched. Expected: 0, Actual: 0, Time: 2373000
Data Matched. Expected: 1, Actual: 1, Time: 2378000
Data Matched. Expected: 0, Actual: 0, Time: 2382000
Data Matched. Expected: 0, Actual: 0, Time: 2387000
Data Matched. Expected: 1, Actual: 1, Time: 2392000
Data Matched. Expected: 0, Actual: 0, Time: 2397000
Data Matched. Expected: 0, Actual: 0, Time: 2402000
Data Matched. Expected: 1, Actual: 1, Time: 2406000
Data Matched. Expected: 0, Actual: 0, Time: 2411000
Data Matched. Expected: 1, Actual: 1, Time: 2416000

**** All Comparisons Matched ***
Simulation Passed
/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_O_SERDES_primitive_inst.v:100: $finish called at 2416000 (1ps)
INFO: SGT: Gate simulation for design: O_SERDES_primitive_inst had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: O_SERDES_primitive_inst
INFO: PAC: ##################################################
INFO: PAC: Constraint: create_clock -period 2.5 CLK_IN 
INFO: PAC: Constraint: create_clock -period 2.5 PLL_CLK 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report O_SERDES_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top O_SERDES_primitive_inst --net_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/O_SERDES_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/O_SERDES_primitive_inst_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report O_SERDES_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top O_SERDES_primitive_inst --net_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/O_SERDES_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/O_SERDES_primitive_inst_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: O_SERDES_primitive_inst_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 12.3 MiB, delta_rss +2.3 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_post_synth.net
Circuit placement file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/O_SERDES_primitive_inst_post_synth.place
Circuit routing file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/O_SERDES_primitive_inst_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +5.7 MiB)
Error 1: 
Type: Blif file
File: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif
Line: 10
Message: Failed to find matching architecture model for 'O_SERDES'

Circuit file: /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.5 MiB, delta_rss +0.5 MiB)
The entire flow of VPR took 0.10 seconds (max_rss 18.8 MiB)
ERROR: PAC: Design O_SERDES_primitive_inst packing failed
Design O_SERDES_primitive_inst packing failed
    while executing
"packing"
    (file "../raptor_tcl.tcl" line 15)


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Thu Jan 25 10:06:17 2024 GMT

[ 15:06:17 ] Analysis has started
[ 15:06:17 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/analysis/O_SERDES_primitive_inst_analyzer.cmd
[ 15:06:17 ] Duration: 131 ms. Max utilization: 44 MB
[ 15:06:17 ] Synthesize has started
[ 15:06:17 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s O_SERDES_primitive_inst.ys -l O_SERDES_primitive_inst_synth.log
[ 15:06:17 ] Duration: 620 ms. Max utilization: 62 MB
[ 15:06:18 ] Gate Simulation has started
[ 15:06:18 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_O_SERDES_primitive_inst -I../../../../.././rtl -I/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././rtl -I/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/.././sim/co_sim_tb/co_sim_O_SERDES_primitive_inst.v /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v
[ 15:06:18 ] Duration: 85 ms. Max utilization: 4 MB
[ 15:06:18 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 15:06:18 ] Duration: 105 ms. Max utilization: 173 MB
[ 15:06:18 ] Packing has started
[ 15:06:18 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/synthesis/O_SERDES_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report O_SERDES_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top O_SERDES_primitive_inst --net_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/O_SERDES_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/O_SERDES_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Compiler_Validation_10Jan_24/Compiler_Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/New_O_serdes_testcase/O_SERDES_primitive_inst/results_dir/O_SERDES_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/O_SERDES_primitive_inst_post_synth.route --pack
[ 15:06:18 ] Duration: 144 ms. Max utilization: 217 MB
#############################################


Total RunTime to run raptor_run.sh: 2
Peak Memory Usage: 117360
ExecEndTime: 1706177178
Rapid Silicon Raptor Design Suite
Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
