# iced [![NuGet](https://img.shields.io/nuget/v/iced.svg)](https://www.nuget.org/packages/iced/) [![GitHub builds](https://github.com/icedland/iced/workflows/GitHub%20CI/badge.svg)](https://github.com/icedland/iced/actions) [![codecov](https://codecov.io/gh/icedland/iced/branch/master/graph/badge.svg)](https://codecov.io/gh/icedland/iced)

iced is a blazing fast and correct x86 (16/32/64-bit) instruction decoder, disassembler and assembler.

- ğŸ‘ Supports all Intel and AMD instructions
- ğŸ‘ Correct: All instructions are tested and iced has been tested against other disassemblers/assemblers (xed, gas, objdump, masm, dumpbin, nasm, ndisasm) and fuzzed
- ğŸ‘ Supports .NET
- ğŸ‘ The formatter supports masm, nasm, gas (AT&T), Intel (XED) and there are many options to customize the output
- ğŸ‘ Blazing fast: Decodes >250 MB/s and decode+format >130 MB/s (Rust, [see here](https://github.com/icedland/disas-bench/tree/a865849deacfb6c33ee0e78f3a3ad7f4c82099f5#results))
- ğŸ‘ Small decoded instructions, only 40 bytes and the decoder doesn't allocate any memory
- ğŸ‘ Create instructions with code assembler, eg. `asm.mov(eax, edx)`
- ğŸ‘ The encoder can be used to re-encode decoded instructions at any address
- ğŸ‘ API to get instruction info, eg. read/written registers, memory and rflags bits; CPUID feature flag, control flow info, etc
- ğŸ‘ License: MIT

# Examples

- .NET: [README](https://github.com/icedland/iced/blob/master/src/csharp/Intel/README.md)

# License

MIT
