<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Apr 06 05:27:31 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     alu_fetch
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            1002 items scored, 581 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.720ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_579__i8  (from clk +)
   Destination:    FD1P3AX    SP             sel_i0_i1  (to clk +)

   Delay:                  11.461ns  (30.9% logic, 69.1% route), 8 logic levels.

 Constraint Details:

     11.461ns data_path count_579__i8 to sel_i0_i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 6.720ns

 Path Details: count_579__i8 to sel_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_579__i8 (from clk)
Route         2   e 1.002                                  count[8]
LUT4        ---     0.448              A to Z              i3_3_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i1_4_lut_adj_56
Route         1   e 0.788                                  n4_adj_608
LUT4        ---     0.448              D to Z              i1_4_lut_adj_55
Route         1   e 0.788                                  n4_adj_609
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut_adj_59
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         8   e 1.287                                  clk_enable_30
LUT4        ---     0.448              B to Z              i1115_2_lut_rep_50
Route        26   e 1.693                                  clk_enable_31
                  --------
                   11.461  (30.9% logic, 69.1% route), 8 logic levels.


Error:  The following path violates requirements by 6.720ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_579__i8  (from clk +)
   Destination:    FD1P3AX    SP             sel_i0_i2  (to clk +)

   Delay:                  11.461ns  (30.9% logic, 69.1% route), 8 logic levels.

 Constraint Details:

     11.461ns data_path count_579__i8 to sel_i0_i2 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 6.720ns

 Path Details: count_579__i8 to sel_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_579__i8 (from clk)
Route         2   e 1.002                                  count[8]
LUT4        ---     0.448              A to Z              i3_3_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i1_4_lut_adj_56
Route         1   e 0.788                                  n4_adj_608
LUT4        ---     0.448              D to Z              i1_4_lut_adj_55
Route         1   e 0.788                                  n4_adj_609
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut_adj_59
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         8   e 1.287                                  clk_enable_30
LUT4        ---     0.448              B to Z              i1115_2_lut_rep_50
Route        26   e 1.693                                  clk_enable_31
                  --------
                   11.461  (30.9% logic, 69.1% route), 8 logic levels.


Error:  The following path violates requirements by 6.720ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_579__i8  (from clk +)
   Destination:    FD1P3AX    SP             sel_i0_i3  (to clk +)

   Delay:                  11.461ns  (30.9% logic, 69.1% route), 8 logic levels.

 Constraint Details:

     11.461ns data_path count_579__i8 to sel_i0_i3 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 6.720ns

 Path Details: count_579__i8 to sel_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_579__i8 (from clk)
Route         2   e 1.002                                  count[8]
LUT4        ---     0.448              A to Z              i3_3_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              C to Z              i1_4_lut_adj_56
Route         1   e 0.788                                  n4_adj_608
LUT4        ---     0.448              D to Z              i1_4_lut_adj_55
Route         1   e 0.788                                  n4_adj_609
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut_adj_59
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route         8   e 1.287                                  clk_enable_30
LUT4        ---     0.448              B to Z              i1115_2_lut_rep_50
Route        26   e 1.693                                  clk_enable_31
                  --------
                   11.461  (30.9% logic, 69.1% route), 8 logic levels.

Warning: 11.720 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    11.720 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_enable_30                           |       8|     576|     99.14%
                                        |        |        |
n6                                      |       1|     498|     85.71%
                                        |        |        |
clk_enable_31                           |      26|     468|     80.55%
                                        |        |        |
n4                                      |       1|     408|     70.22%
                                        |        |        |
n4_adj_609                              |       1|     306|     52.67%
                                        |        |        |
n4_adj_608                              |       1|     204|     35.11%
                                        |        |        |
n8                                      |       1|     102|     17.56%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 581  Score: 1987108

Constraints cover  1074 paths, 184 nets, and 448 connections (81.5% coverage)


Peak memory: 95617024 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
