// Seed: 1936665852
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    output tri1 id_0,
    input tri id_1,
    input wire id_2,
    output tri1 id_3,
    input uwire _id_4,
    input tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    output tri id_8,
    output uwire id_9
);
  logic [7:0][id_4] id_11;
  integer id_12["" : -1];
  ;
  logic id_13;
  wire  id_14;
  for (id_15 = {1, -1'b0}; id_6; id_15 = -1) begin : LABEL_0
    assign id_13[-1 :-1] = id_5;
    assign id_12[-1 :-1] = id_5 < id_15 + 1 - 1;
  end
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
