$date
	Sun Oct 23 01:49:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#933420
b10100 !
1"
#933422
b10100 &
b10100 %
1$
#933423
0"
#933426
b1010 &
b1010 %
#933430
b101 &
b101 %
#933434
b10000 &
b10000 %
#933438
b1000 &
b1000 %
#933442
b100 &
b100 %
#933446
b10 &
b10 %
#933450
b1 &
b1 %
1#
#933454
b0 &
0#
b0 %
0$
#1961217
b10111 !
1"
#1961218
b10111 &
b10111 %
1$
#1961219
0"
#1961222
b1000110 &
b1000110 %
#1961226
b100011 &
b100011 %
#1961230
b1101010 &
b1101010 %
#1961234
b110101 &
b110101 %
#1961238
b10100000 &
b10100000 %
#1961242
b1010000 &
b1010000 %
#1961246
b101000 &
b101000 %
#1961250
b10100 &
b10100 %
#1961254
b1010 &
b1010 %
#1961258
b101 &
b101 %
#1961262
b10000 &
b10000 %
#1961266
b1000 &
b1000 %
#1961270
b100 &
b100 %
#1961274
b10 &
b10 %
#1961278
b1 &
1#
b1 %
#1961282
b0 &
b0 %
0#
0$
#2965964
b10100 !
1"
#2965966
b10100 &
b10100 %
1$
#2965967
0"
#2965970
b1010 &
b1010 %
#2965974
b101 &
b101 %
#2965978
b10000 &
b10000 %
#2965982
b1000 &
b1000 %
#2965986
b100 &
b100 %
#2965990
b10 &
b10 %
#2965994
b1 &
b1 %
1#
#2965998
b0 &
0#
b0 %
0$
#4500012
