// Seed: 4207782324
module module_0;
  tri0 id_1, id_2;
  assign module_1.id_3 = 0;
  assign id_2 = 1;
  uwire id_4 = id_1 != id_2;
  tri   id_5;
  assign id_5 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_4 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wor id_8,
    input supply1 id_9,
    output uwire id_10
    , id_13,
    output wire id_11
);
  wire id_14;
  wire id_15;
  module_0 modCall_1 ();
endmodule
