

================================================================
== Vitis HLS Report for 'logmap'
================================================================
* Date:           Wed Jun  7 23:11:34 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  8.015 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pow_generic_float_s_fu_246    |pow_generic_float_s    |        7|        7|  77.000 ns|  77.000 ns|    1|    1|      yes|
        |grp_pow_generic_float_s_fu_265    |pow_generic_float_s    |        7|        7|  77.000 ns|  77.000 ns|    1|    1|      yes|
        |grp_generic_modf_double_s_fu_284  |generic_modf_double_s  |        2|        2|  22.000 ns|  22.000 ns|    2|    2|       no|
        |grp_generic_modf_double_s_fu_291  |generic_modf_double_s  |        2|        2|  22.000 ns|  22.000 ns|    2|    2|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_81_1  |         ?|         ?|        27|          -|          -|       ?|        no|
        |- VITIS_LOOP_97_2  |  10485760|  10485760|        40|          -|          -|  262144|        no|
        +-------------------+----------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 28 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 5 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.48>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 62 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_perm = alloca i32 1"   --->   Operation 63 'alloca' 'x_perm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%y_perm_1 = alloca i32 1"   --->   Operation 64 'alloca' 'y_perm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_diff = alloca i32 1"   --->   Operation 65 'alloca' 'x_diff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%y_diff_1 = alloca i32 1"   --->   Operation 66 'alloca' 'y_diff_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.83ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 67 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 68 [1/1] (1.83ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 68 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 69 [1/1] (1.86ns)   --->   "%u_dt_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_dt"   --->   Operation 69 'read' 'u_dt_read' <Predicate = true> <Delay = 1.86> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 70 [1/1] (1.86ns)   --->   "%u_perm_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_perm"   --->   Operation 70 'read' 'u_perm_read' <Predicate = true> <Delay = 1.86> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 71 [1/1] (1.86ns)   --->   "%u_diff_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_diff"   --->   Operation 71 'read' 'u_diff_read' <Predicate = true> <Delay = 1.86> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : [1/1] (0.42ns)   --->   Input mux for Operation 72 '%uu_perm = sitodp i32 %u_perm_read'
ST_1 : Operation 72 [4/4] (5.19ns)   --->   "%uu_perm = sitodp i32 %u_perm_read" [chls/sub_modules.cpp:75]   --->   Operation 72 'sitodp' 'uu_perm' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : [1/1] (0.42ns)   --->   Input mux for Operation 73 '%uu_diff = sitodp i32 %u_diff_read'
ST_1 : Operation 73 [4/4] (5.19ns)   --->   "%uu_diff = sitodp i32 %u_diff_read" [chls/sub_modules.cpp:76]   --->   Operation 73 'sitodp' 'uu_diff' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %p_read_1, i32 %y_diff_1" [chls/sub_modules.cpp:81]   --->   Operation 74 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %p_read_1, i32 %x_diff" [chls/sub_modules.cpp:81]   --->   Operation 75 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %p_read_2, i32 %y_perm_1" [chls/sub_modules.cpp:81]   --->   Operation 76 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %p_read_2, i32 %x_perm" [chls/sub_modules.cpp:81]   --->   Operation 77 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln81 = store i31 0, i31 %i" [chls/sub_modules.cpp:81]   --->   Operation 78 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.62>
ST_2 : Operation 79 [3/4] (5.62ns)   --->   "%uu_perm = sitodp i32 %u_perm_read" [chls/sub_modules.cpp:75]   --->   Operation 79 'sitodp' 'uu_perm' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 80 [3/4] (5.62ns)   --->   "%uu_diff = sitodp i32 %u_diff_read" [chls/sub_modules.cpp:76]   --->   Operation 80 'sitodp' 'uu_diff' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 81 [2/4] (5.62ns)   --->   "%uu_perm = sitodp i32 %u_perm_read" [chls/sub_modules.cpp:75]   --->   Operation 81 'sitodp' 'uu_perm' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 82 [2/4] (5.62ns)   --->   "%uu_diff = sitodp i32 %u_diff_read" [chls/sub_modules.cpp:76]   --->   Operation 82 'sitodp' 'uu_diff' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_dt, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_perm, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_diff, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_7"   --->   Operation 86 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_dest_V, i1 %output_stream_V_id_V, i1 %output_stream_V_last_V, i1 %output_stream_V_user_V, i8 %output_stream_V_strb_V, i8 %output_stream_V_keep_V, i64 %output_stream_V_data_V, void @empty_16, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/4] (5.62ns)   --->   "%uu_perm = sitodp i32 %u_perm_read" [chls/sub_modules.cpp:75]   --->   Operation 88 'sitodp' 'uu_perm' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 89 [1/4] (5.62ns)   --->   "%uu_diff = sitodp i32 %u_diff_read" [chls/sub_modules.cpp:76]   --->   Operation 89 'sitodp' 'uu_diff' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc" [chls/sub_modules.cpp:81]   --->   Operation 90 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.30>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%i_7 = load i31 %i" [chls/sub_modules.cpp:81]   --->   Operation 91 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%x_perm_4 = load i32 %x_perm"   --->   Operation 92 'load' 'x_perm_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%y_perm_4 = load i32 %y_perm_1"   --->   Operation 93 'load' 'y_perm_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%x_diff_4 = load i32 %x_diff"   --->   Operation 94 'load' 'x_diff_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%y_diff_4 = load i32 %y_diff_1"   --->   Operation 95 'load' 'y_diff_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i31 %i_7" [chls/sub_modules.cpp:69]   --->   Operation 96 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.01ns)   --->   "%icmp_ln81 = icmp_slt  i32 %zext_ln69, i32 %u_dt_read" [chls/sub_modules.cpp:81]   --->   Operation 97 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.00ns)   --->   "%i_8 = add i31 %i_7, i31 1" [chls/sub_modules.cpp:81]   --->   Operation 98 'add' 'i_8' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc84.preheader, void %for.inc.split" [chls/sub_modules.cpp:81]   --->   Operation 99 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : [1/1] (0.72ns)   --->   Input mux for Operation 100 '%conv2 = fpext i32 %x_perm_4'
ST_5 : Operation 100 [2/2] (1.58ns)   --->   "%conv2 = fpext i32 %x_perm_4" [chls/sub_modules.cpp:84]   --->   Operation 100 'fpext' 'conv2' <Predicate = (icmp_ln81)> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : [1/1] (0.72ns)   --->   Input mux for Operation 101 '%conv4 = fpext i32 %x_diff_4'
ST_5 : Operation 101 [2/2] (1.58ns)   --->   "%conv4 = fpext i32 %x_diff_4" [chls/sub_modules.cpp:90]   --->   Operation 101 'fpext' 'conv4' <Predicate = (icmp_ln81)> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln81 = store i31 %i_8, i31 %i" [chls/sub_modules.cpp:81]   --->   Operation 102 'store' 'store_ln81' <Predicate = (icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%x_perm_2 = alloca i32 1"   --->   Operation 103 'alloca' 'x_perm_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%y_perm_3 = alloca i32 1"   --->   Operation 104 'alloca' 'y_perm_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%x_diff_2 = alloca i32 1"   --->   Operation 105 'alloca' 'x_diff_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%y_diff_3 = alloca i32 1"   --->   Operation 106 'alloca' 'y_diff_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 107 'alloca' 'i_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln97 = store i19 0, i19 %i_5" [chls/sub_modules.cpp:97]   --->   Operation 108 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %y_diff_4, i32 %y_diff_3" [chls/sub_modules.cpp:97]   --->   Operation 109 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %x_diff_4, i32 %x_diff_2" [chls/sub_modules.cpp:97]   --->   Operation 110 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %y_perm_4, i32 %y_perm_3" [chls/sub_modules.cpp:97]   --->   Operation 111 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %x_perm_4, i32 %x_perm_2" [chls/sub_modules.cpp:97]   --->   Operation 112 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc84" [chls/sub_modules.cpp:97]   --->   Operation 113 'br' 'br_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.30>
ST_6 : Operation 114 [1/2] (2.30ns)   --->   "%conv2 = fpext i32 %x_perm_4" [chls/sub_modules.cpp:84]   --->   Operation 114 'fpext' 'conv2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 115 [8/8] (2.11ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 115 'call' 'tmp' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 116 [1/2] (2.30ns)   --->   "%conv4 = fpext i32 %x_diff_4" [chls/sub_modules.cpp:90]   --->   Operation 116 'fpext' 'conv4' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 117 [8/8] (2.11ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 117 'call' 'tmp_s' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.01>
ST_7 : [1/1] (0.76ns)   --->   Input mux for Operation 118 '%mul = dmul i64 %uu_perm, i64 %conv2'
ST_7 : Operation 118 [5/5] (6.64ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 118 'dmul' 'mul' <Predicate = true> <Delay = 6.64> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.75ns)   --->   Input mux for Operation 119 '%sub = dsub i64 1, i64 %conv2'
ST_7 : Operation 119 [5/5] (4.65ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 119 'dsub' 'sub' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [7/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 120 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : [1/1] (0.76ns)   --->   Input mux for Operation 121 '%mul1 = dmul i64 %uu_diff, i64 %conv4'
ST_7 : Operation 121 [5/5] (6.62ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 121 'dmul' 'mul1' <Predicate = true> <Delay = 6.62> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.75ns)   --->   Input mux for Operation 122 '%sub1 = dsub i64 1, i64 %conv4'
ST_7 : Operation 122 [5/5] (4.65ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 122 'dsub' 'sub1' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [7/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 123 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.01>
ST_8 : Operation 124 [4/5] (7.04ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 124 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [4/5] (5.06ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 125 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [6/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 126 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 127 [4/5] (7.04ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 127 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [4/5] (5.06ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 128 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [6/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 129 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.01>
ST_9 : Operation 130 [3/5] (7.04ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 130 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [3/5] (5.06ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 131 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [5/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 132 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 133 [3/5] (7.04ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 133 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [3/5] (5.06ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 134 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [5/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 135 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.01>
ST_10 : Operation 136 [2/5] (7.04ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 136 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [2/5] (5.06ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 137 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [4/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 138 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 139 [2/5] (7.04ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 139 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [2/5] (5.06ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 140 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [4/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 141 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.01>
ST_11 : Operation 142 [1/5] (7.04ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 142 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/5] (5.06ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 143 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [3/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 144 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 145 [1/5] (7.04ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 145 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/5] (5.06ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 146 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [3/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 147 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.01>
ST_12 : [1/1] (0.76ns)   --->   Input mux for Operation 148 '%logmap1_perm = dmul i64 %mul, i64 %sub'
ST_12 : Operation 148 [5/5] (6.64ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 148 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 6.64> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [2/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 149 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : [1/1] (0.76ns)   --->   Input mux for Operation 150 '%logmap1_diff = dmul i64 %mul1, i64 %sub1'
ST_12 : Operation 150 [5/5] (6.62ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 150 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 6.62> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [2/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 151 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.58>
ST_13 : Operation 152 [4/5] (7.04ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 152 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/8] (7.58ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 153 'call' 'tmp' <Predicate = true> <Delay = 7.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 154 [4/5] (7.04ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 154 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/8] (7.58ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 155 'call' 'tmp_s' <Predicate = true> <Delay = 7.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.04>
ST_14 : Operation 156 [3/5] (7.04ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 156 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 157 '%conv5 = fpext i32 %y_perm_4'
ST_14 : Operation 157 [2/2] (1.58ns)   --->   "%conv5 = fpext i32 %y_perm_4" [chls/sub_modules.cpp:85]   --->   Operation 157 'fpext' 'conv5' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 158 '%conv7 = fpext i32 %tmp'
ST_14 : Operation 158 [2/2] (1.58ns)   --->   "%conv7 = fpext i32 %tmp" [chls/sub_modules.cpp:85]   --->   Operation 158 'fpext' 'conv7' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 159 [3/5] (7.04ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 159 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 160 '%conv6 = fpext i32 %y_diff_4'
ST_14 : Operation 160 [2/2] (1.58ns)   --->   "%conv6 = fpext i32 %y_diff_4" [chls/sub_modules.cpp:91]   --->   Operation 160 'fpext' 'conv6' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 161 '%conv8 = fpext i32 %tmp_s'
ST_14 : Operation 161 [2/2] (1.58ns)   --->   "%conv8 = fpext i32 %tmp_s" [chls/sub_modules.cpp:91]   --->   Operation 161 'fpext' 'conv8' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 162 [2/5] (7.04ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 162 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/2] (2.30ns)   --->   "%conv5 = fpext i32 %y_perm_4" [chls/sub_modules.cpp:85]   --->   Operation 163 'fpext' 'conv5' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 164 [1/2] (2.30ns)   --->   "%conv7 = fpext i32 %tmp" [chls/sub_modules.cpp:85]   --->   Operation 164 'fpext' 'conv7' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 165 [2/5] (7.04ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 165 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/2] (2.30ns)   --->   "%conv6 = fpext i32 %y_diff_4" [chls/sub_modules.cpp:91]   --->   Operation 166 'fpext' 'conv6' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 167 [1/2] (2.30ns)   --->   "%conv8 = fpext i32 %tmp_s" [chls/sub_modules.cpp:91]   --->   Operation 167 'fpext' 'conv8' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.41>
ST_16 : Operation 168 [1/5] (7.04ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 168 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.76ns)   --->   Input mux for Operation 169 '%mul6 = dmul i64 %uu_perm, i64 %conv5'
ST_16 : Operation 169 [5/5] (6.64ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 169 'dmul' 'mul6' <Predicate = true> <Delay = 6.64> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.76ns)   --->   Input mux for Operation 170 '%mul8 = dmul i64 %uu_perm, i64 %conv7'
ST_16 : Operation 170 [5/5] (6.62ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 170 'dmul' 'mul8' <Predicate = true> <Delay = 6.62> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/5] (7.04ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 171 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.76ns)   --->   Input mux for Operation 172 '%mul3 = dmul i64 %uu_diff, i64 %conv6'
ST_16 : Operation 172 [5/5] (6.27ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 172 'dmul' 'mul3' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.76ns)   --->   Input mux for Operation 173 '%mul4 = dmul i64 %uu_diff, i64 %conv8'
ST_16 : Operation 173 [5/5] (6.27ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 173 'dmul' 'mul4' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.04>
ST_17 : Operation 174 [4/5] (7.04ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 174 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [4/5] (7.04ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 175 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [2/2] (1.58ns)   --->   "%call_ret1 = call i64 @generic_modf<double>, i64 %logmap1_perm, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:87]   --->   Operation 176 'call' 'call_ret1' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 177 [4/5] (7.04ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 177 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [4/5] (7.04ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 178 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [2/2] (1.58ns)   --->   "%call_ret3 = call i64 @generic_modf<double>, i64 %logmap1_diff, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:93]   --->   Operation 179 'call' 'call_ret3' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.04>
ST_18 : Operation 180 [3/5] (7.04ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 180 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [3/5] (7.04ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 181 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/2] (3.44ns)   --->   "%call_ret1 = call i64 @generic_modf<double>, i64 %logmap1_perm, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:87]   --->   Operation 182 'call' 'call_ret1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : [1/1] (0.77ns)   --->   Input mux for Operation 183 '%x_perm_1 = fptrunc i64 %call_ret1'
ST_18 : Operation 183 [2/2] (2.12ns)   --->   "%x_perm_1 = fptrunc i64 %call_ret1" [chls/sub_modules.cpp:87]   --->   Operation 183 'fptrunc' 'x_perm_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 184 [3/5] (7.04ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 184 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [3/5] (7.04ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 185 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/2] (3.44ns)   --->   "%call_ret3 = call i64 @generic_modf<double>, i64 %logmap1_diff, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:93]   --->   Operation 186 'call' 'call_ret3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : [1/1] (0.77ns)   --->   Input mux for Operation 187 '%x_diff_1 = fptrunc i64 %call_ret3'
ST_18 : Operation 187 [2/2] (2.12ns)   --->   "%x_diff_1 = fptrunc i64 %call_ret3" [chls/sub_modules.cpp:93]   --->   Operation 187 'fptrunc' 'x_diff_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 188 [2/5] (7.04ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 188 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [2/5] (7.04ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 189 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/2] (2.89ns)   --->   "%x_perm_1 = fptrunc i64 %call_ret1" [chls/sub_modules.cpp:87]   --->   Operation 190 'fptrunc' 'x_perm_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 191 [2/5] (7.04ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 191 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [2/5] (7.04ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 192 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [1/2] (2.89ns)   --->   "%x_diff_1 = fptrunc i64 %call_ret3" [chls/sub_modules.cpp:93]   --->   Operation 193 'fptrunc' 'x_diff_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %x_diff_1, i32 %x_diff" [chls/sub_modules.cpp:81]   --->   Operation 194 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %x_perm_1, i32 %x_perm" [chls/sub_modules.cpp:81]   --->   Operation 195 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>

State 20 <SV = 19> <Delay = 7.04>
ST_20 : Operation 196 [1/5] (7.04ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 196 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/5] (7.04ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 197 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 198 [1/5] (7.04ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 198 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/5] (7.04ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 199 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.41>
ST_21 : [1/1] (0.75ns)   --->   Input mux for Operation 200 '%logmap2_perm = dsub i64 %mul6, i64 %mul8'
ST_21 : Operation 200 [5/5] (4.65ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 200 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.75ns)   --->   Input mux for Operation 201 '%logmap2_diff = dsub i64 %mul3, i64 %mul4'
ST_21 : Operation 201 [5/5] (4.65ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 201 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.06>
ST_22 : Operation 202 [4/5] (5.06ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 202 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [4/5] (5.06ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 203 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.06>
ST_23 : Operation 204 [3/5] (5.06ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 204 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [3/5] (5.06ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 205 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.06>
ST_24 : Operation 206 [2/5] (5.06ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 206 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [2/5] (5.06ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 207 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.65>
ST_25 : Operation 208 [1/5] (5.06ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 208 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [2/2] (1.58ns)   --->   "%call_ret2 = call i64 @generic_modf<double>, i64 %logmap2_perm, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:88]   --->   Operation 209 'call' 'call_ret2' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 210 [1/5] (5.06ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 210 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 211 [2/2] (1.58ns)   --->   "%call_ret4 = call i64 @generic_modf<double>, i64 %logmap2_diff, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:94]   --->   Operation 211 'call' 'call_ret4' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.33>
ST_26 : Operation 212 [1/2] (3.44ns)   --->   "%call_ret2 = call i64 @generic_modf<double>, i64 %logmap2_perm, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:88]   --->   Operation 212 'call' 'call_ret2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : [1/1] (0.77ns)   --->   Input mux for Operation 213 '%y_perm = fptrunc i64 %call_ret2'
ST_26 : Operation 213 [2/2] (2.12ns)   --->   "%y_perm = fptrunc i64 %call_ret2" [chls/sub_modules.cpp:88]   --->   Operation 213 'fptrunc' 'y_perm' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 214 [1/2] (3.44ns)   --->   "%call_ret4 = call i64 @generic_modf<double>, i64 %logmap2_diff, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:94]   --->   Operation 214 'call' 'call_ret4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : [1/1] (0.77ns)   --->   Input mux for Operation 215 '%y_diff = fptrunc i64 %call_ret4'
ST_26 : Operation 215 [2/2] (2.12ns)   --->   "%y_diff = fptrunc i64 %call_ret4" [chls/sub_modules.cpp:94]   --->   Operation 215 'fptrunc' 'y_diff' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [chls/sub_modules.cpp:81]   --->   Operation 216 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 217 [1/2] (2.89ns)   --->   "%y_perm = fptrunc i64 %call_ret2" [chls/sub_modules.cpp:88]   --->   Operation 217 'fptrunc' 'y_perm' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 218 [1/2] (2.89ns)   --->   "%y_diff = fptrunc i64 %call_ret4" [chls/sub_modules.cpp:94]   --->   Operation 218 'fptrunc' 'y_diff' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 219 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %y_diff, i32 %y_diff_1" [chls/sub_modules.cpp:81]   --->   Operation 219 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_27 : Operation 220 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %y_perm, i32 %y_perm_1" [chls/sub_modules.cpp:81]   --->   Operation 220 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc" [chls/sub_modules.cpp:81]   --->   Operation 221 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 28 <SV = 5> <Delay = 1.31>
ST_28 : Operation 222 [1/1] (0.00ns)   --->   "%i_9 = load i19 %i_5" [chls/sub_modules.cpp:97]   --->   Operation 222 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 223 [1/1] (0.88ns)   --->   "%icmp_ln97 = icmp_eq  i19 %i_9, i19 262144" [chls/sub_modules.cpp:97]   --->   Operation 223 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 224 [1/1] (0.88ns)   --->   "%i_10 = add i19 %i_9, i19 1" [chls/sub_modules.cpp:97]   --->   Operation 224 'add' 'i_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc84.split, void %for.end86" [chls/sub_modules.cpp:97]   --->   Operation 225 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.88ns)   --->   "%outHash_last = icmp_eq  i19 %i_9, i19 262143" [chls/sub_modules.cpp:120]   --->   Operation 226 'icmp' 'outHash_last' <Predicate = (!icmp_ln97)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.42ns)   --->   "%store_ln97 = store i19 %i_10, i19 %i_5" [chls/sub_modules.cpp:97]   --->   Operation 227 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [chls/sub_modules.cpp:126]   --->   Operation 228 'ret' 'ret_ln126' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 29 <SV = 6> <Delay = 2.11>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%y_perm_3_load = load i32 %y_perm_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 229 'load' 'y_perm_3_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%y_diff_3_load = load i32 %y_diff_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 230 'load' 'y_diff_3_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [8/8] (2.11ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 231 'call' 'tmp_2' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 232 [8/8] (2.11ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 232 'call' 'tmp_3' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 7> <Delay = 8.01>
ST_30 : Operation 233 [7/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 233 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 234 [7/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 234 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 8> <Delay = 8.01>
ST_31 : Operation 235 [6/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 235 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 236 [6/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 236 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 9> <Delay = 8.01>
ST_32 : Operation 237 [5/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 237 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 238 [5/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 238 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 10> <Delay = 8.01>
ST_33 : Operation 239 [4/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 239 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 240 [4/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 240 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 11> <Delay = 8.01>
ST_34 : Operation 241 [3/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 241 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 242 [3/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 242 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 12> <Delay = 8.01>
ST_35 : Operation 243 [2/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 243 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 244 [2/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 244 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 13> <Delay = 7.58>
ST_36 : Operation 245 [1/8] (7.58ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 245 'call' 'tmp_2' <Predicate = true> <Delay = 7.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 246 [1/8] (7.58ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 246 'call' 'tmp_3' <Predicate = true> <Delay = 7.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 14> <Delay = 2.30>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%x_perm_2_load = load i32 %x_perm_2" [chls/sub_modules.cpp:100]   --->   Operation 247 'load' 'x_perm_2_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (0.00ns)   --->   "%x_diff_2_load = load i32 %x_diff_2" [chls/sub_modules.cpp:106]   --->   Operation 248 'load' 'x_diff_2_load' <Predicate = true> <Delay = 0.00>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 249 '%conv = fpext i32 %x_perm_2_load'
ST_37 : Operation 249 [2/2] (1.58ns)   --->   "%conv = fpext i32 %x_perm_2_load" [chls/sub_modules.cpp:100]   --->   Operation 249 'fpext' 'conv' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 250 '%conv1 = fpext i32 %y_perm_3_load'
ST_37 : Operation 250 [2/2] (1.58ns)   --->   "%conv1 = fpext i32 %y_perm_3_load" [chls/sub_modules.cpp:101]   --->   Operation 250 'fpext' 'conv1' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 251 '%conv3 = fpext i32 %tmp_2'
ST_37 : Operation 251 [2/2] (1.58ns)   --->   "%conv3 = fpext i32 %tmp_2" [chls/sub_modules.cpp:101]   --->   Operation 251 'fpext' 'conv3' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 252 '%conv9 = fpext i32 %x_diff_2_load'
ST_37 : Operation 252 [2/2] (1.58ns)   --->   "%conv9 = fpext i32 %x_diff_2_load" [chls/sub_modules.cpp:106]   --->   Operation 252 'fpext' 'conv9' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 253 '%conv10 = fpext i32 %y_diff_3_load'
ST_37 : Operation 253 [2/2] (1.58ns)   --->   "%conv10 = fpext i32 %y_diff_3_load" [chls/sub_modules.cpp:107]   --->   Operation 253 'fpext' 'conv10' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 254 '%conv11 = fpext i32 %tmp_3'
ST_37 : Operation 254 [2/2] (1.58ns)   --->   "%conv11 = fpext i32 %tmp_3" [chls/sub_modules.cpp:107]   --->   Operation 254 'fpext' 'conv11' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 15> <Delay = 2.30>
ST_38 : Operation 255 [1/2] (2.30ns)   --->   "%conv = fpext i32 %x_perm_2_load" [chls/sub_modules.cpp:100]   --->   Operation 255 'fpext' 'conv' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 256 [1/2] (2.30ns)   --->   "%conv1 = fpext i32 %y_perm_3_load" [chls/sub_modules.cpp:101]   --->   Operation 256 'fpext' 'conv1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 257 [1/2] (2.30ns)   --->   "%conv3 = fpext i32 %tmp_2" [chls/sub_modules.cpp:101]   --->   Operation 257 'fpext' 'conv3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 258 [1/2] (2.30ns)   --->   "%conv9 = fpext i32 %x_diff_2_load" [chls/sub_modules.cpp:106]   --->   Operation 258 'fpext' 'conv9' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 259 [1/2] (2.30ns)   --->   "%conv10 = fpext i32 %y_diff_3_load" [chls/sub_modules.cpp:107]   --->   Operation 259 'fpext' 'conv10' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 260 [1/2] (2.30ns)   --->   "%conv11 = fpext i32 %tmp_3" [chls/sub_modules.cpp:107]   --->   Operation 260 'fpext' 'conv11' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 16> <Delay = 7.41>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 261 '%mul5 = dmul i64 %uu_perm, i64 %conv'
ST_39 : Operation 261 [5/5] (6.64ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 261 'dmul' 'mul5' <Predicate = true> <Delay = 6.64> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.75ns)   --->   Input mux for Operation 262 '%sub3 = dsub i64 1, i64 %conv'
ST_39 : Operation 262 [5/5] (4.65ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 262 'dsub' 'sub3' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 263 '%mul9 = dmul i64 %uu_perm, i64 %conv1'
ST_39 : Operation 263 [5/5] (6.62ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 263 'dmul' 'mul9' <Predicate = true> <Delay = 6.62> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 264 '%mul2 = dmul i64 %uu_perm, i64 %conv3'
ST_39 : Operation 264 [5/5] (6.27ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 264 'dmul' 'mul2' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 265 '%mul7 = dmul i64 %uu_diff, i64 %conv9'
ST_39 : Operation 265 [5/5] (6.27ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 265 'dmul' 'mul7' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.75ns)   --->   Input mux for Operation 266 '%sub5 = dsub i64 1, i64 %conv9'
ST_39 : Operation 266 [5/5] (4.65ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 266 'dsub' 'sub5' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 267 '%mul10 = dmul i64 %uu_diff, i64 %conv10'
ST_39 : Operation 267 [5/5] (6.27ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 267 'dmul' 'mul10' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 268 '%mul11 = dmul i64 %uu_diff, i64 %conv11'
ST_39 : Operation 268 [5/5] (6.27ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 268 'dmul' 'mul11' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 17> <Delay = 7.04>
ST_40 : Operation 269 [4/5] (7.04ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 269 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 270 [4/5] (5.06ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 270 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 271 [4/5] (7.04ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 271 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 272 [4/5] (7.04ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 272 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 273 [4/5] (7.04ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 273 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 274 [4/5] (5.06ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 274 'dsub' 'sub5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [4/5] (7.04ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 275 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 276 [4/5] (7.04ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 276 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 18> <Delay = 7.04>
ST_41 : Operation 277 [3/5] (7.04ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 277 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 278 [3/5] (5.06ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 278 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 279 [3/5] (7.04ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 279 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [3/5] (7.04ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 280 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 281 [3/5] (7.04ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 281 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [3/5] (5.06ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 282 'dsub' 'sub5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 283 [3/5] (7.04ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 283 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 284 [3/5] (7.04ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 284 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 7.04>
ST_42 : Operation 285 [2/5] (7.04ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 285 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 286 [2/5] (5.06ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 286 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 287 [2/5] (7.04ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 287 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 288 [2/5] (7.04ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 288 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 289 [2/5] (7.04ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 289 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 290 [2/5] (5.06ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 290 'dsub' 'sub5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 291 [2/5] (7.04ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 291 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 292 [2/5] (7.04ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 292 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 7.04>
ST_43 : Operation 293 [1/5] (7.04ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 293 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 294 [1/5] (5.06ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 294 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 295 [1/5] (7.04ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 295 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 296 [1/5] (7.04ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 296 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 297 [1/5] (7.04ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 297 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 298 [1/5] (5.06ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 298 'dsub' 'sub5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 299 [1/5] (7.04ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 299 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 300 [1/5] (7.04ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 300 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 21> <Delay = 7.41>
ST_44 : [1/1] (0.76ns)   --->   Input mux for Operation 301 '%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3'
ST_44 : Operation 301 [5/5] (6.64ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 301 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 6.64> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.75ns)   --->   Input mux for Operation 302 '%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2'
ST_44 : Operation 302 [5/5] (4.65ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 302 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.76ns)   --->   Input mux for Operation 303 '%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5'
ST_44 : Operation 303 [5/5] (6.62ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 303 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 6.62> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.75ns)   --->   Input mux for Operation 304 '%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11'
ST_44 : Operation 304 [5/5] (4.65ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 304 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 22> <Delay = 7.04>
ST_45 : Operation 305 [4/5] (7.04ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 305 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 306 [4/5] (5.06ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 306 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 307 [4/5] (7.04ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 307 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 308 [4/5] (5.06ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 308 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 23> <Delay = 7.04>
ST_46 : Operation 309 [3/5] (7.04ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 309 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 310 [3/5] (5.06ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 310 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 311 [3/5] (7.04ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 311 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 312 [3/5] (5.06ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 312 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 7.04>
ST_47 : Operation 313 [2/5] (7.04ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 313 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 314 [2/5] (5.06ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 314 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 315 [2/5] (7.04ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 315 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 316 [2/5] (5.06ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 316 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 25> <Delay = 7.04>
ST_48 : Operation 317 [1/5] (7.04ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 317 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 318 [1/5] (5.06ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 318 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 319 [2/2] (1.58ns)   --->   "%call_ret6 = call i64 @generic_modf<double>, i64 %logmap2_perm_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:104]   --->   Operation 319 'call' 'call_ret6' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 320 [1/5] (7.04ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 320 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 321 [1/5] (5.06ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 321 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 322 [2/2] (1.58ns)   --->   "%call_ret8 = call i64 @generic_modf<double>, i64 %logmap2_diff_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:110]   --->   Operation 322 'call' 'call_ret8' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 26> <Delay = 6.33>
ST_49 : Operation 323 [2/2] (1.58ns)   --->   "%call_ret5 = call i64 @generic_modf<double>, i64 %logmap1_perm_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:103]   --->   Operation 323 'call' 'call_ret5' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 324 [1/2] (3.44ns)   --->   "%call_ret6 = call i64 @generic_modf<double>, i64 %logmap2_perm_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:104]   --->   Operation 324 'call' 'call_ret6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : [1/1] (0.77ns)   --->   Input mux for Operation 325 '%y_perm_2 = fptrunc i64 %call_ret6'
ST_49 : Operation 325 [2/2] (2.12ns)   --->   "%y_perm_2 = fptrunc i64 %call_ret6" [chls/sub_modules.cpp:104]   --->   Operation 325 'fptrunc' 'y_perm_2' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 326 [2/2] (1.58ns)   --->   "%call_ret7 = call i64 @generic_modf<double>, i64 %logmap1_diff_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:109]   --->   Operation 326 'call' 'call_ret7' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 327 [1/2] (3.44ns)   --->   "%call_ret8 = call i64 @generic_modf<double>, i64 %logmap2_diff_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:110]   --->   Operation 327 'call' 'call_ret8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : [1/1] (0.77ns)   --->   Input mux for Operation 328 '%y_diff_2 = fptrunc i64 %call_ret8'
ST_49 : Operation 328 [2/2] (2.12ns)   --->   "%y_diff_2 = fptrunc i64 %call_ret8" [chls/sub_modules.cpp:110]   --->   Operation 328 'fptrunc' 'y_diff_2' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : [1/1] (0.75ns)   --->   Input mux for Operation 329 '%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1'
ST_49 : Operation 329 [5/5] (4.65ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 329 'dsub' 'x_assign_s' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (0.75ns)   --->   Input mux for Operation 330 '%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1'
ST_49 : Operation 330 [5/5] (4.65ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 330 'dsub' 'x_assign' <Predicate = true> <Delay = 4.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 27> <Delay = 6.33>
ST_50 : Operation 331 [1/2] (3.44ns)   --->   "%call_ret5 = call i64 @generic_modf<double>, i64 %logmap1_perm_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:103]   --->   Operation 331 'call' 'call_ret5' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : [1/1] (0.77ns)   --->   Input mux for Operation 332 '%x_perm_3 = fptrunc i64 %call_ret5'
ST_50 : Operation 332 [2/2] (2.12ns)   --->   "%x_perm_3 = fptrunc i64 %call_ret5" [chls/sub_modules.cpp:103]   --->   Operation 332 'fptrunc' 'x_perm_3' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 333 [1/2] (2.89ns)   --->   "%y_perm_2 = fptrunc i64 %call_ret6" [chls/sub_modules.cpp:104]   --->   Operation 333 'fptrunc' 'y_perm_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 334 [1/2] (3.44ns)   --->   "%call_ret7 = call i64 @generic_modf<double>, i64 %logmap1_diff_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:109]   --->   Operation 334 'call' 'call_ret7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : [1/1] (0.77ns)   --->   Input mux for Operation 335 '%x_diff_3 = fptrunc i64 %call_ret7'
ST_50 : Operation 335 [2/2] (2.12ns)   --->   "%x_diff_3 = fptrunc i64 %call_ret7" [chls/sub_modules.cpp:109]   --->   Operation 335 'fptrunc' 'x_diff_3' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 336 [1/2] (2.89ns)   --->   "%y_diff_2 = fptrunc i64 %call_ret8" [chls/sub_modules.cpp:110]   --->   Operation 336 'fptrunc' 'y_diff_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 337 [4/5] (5.06ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 337 'dsub' 'x_assign_s' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 338 [4/5] (5.06ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 338 'dsub' 'x_assign' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 339 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %y_diff_2, i32 %y_diff_3" [chls/sub_modules.cpp:97]   --->   Operation 339 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>
ST_50 : Operation 340 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %y_perm_2, i32 %y_perm_3" [chls/sub_modules.cpp:97]   --->   Operation 340 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>

State 51 <SV = 28> <Delay = 5.06>
ST_51 : Operation 341 [1/2] (2.89ns)   --->   "%x_perm_3 = fptrunc i64 %call_ret5" [chls/sub_modules.cpp:103]   --->   Operation 341 'fptrunc' 'x_perm_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 342 [1/2] (2.89ns)   --->   "%x_diff_3 = fptrunc i64 %call_ret7" [chls/sub_modules.cpp:109]   --->   Operation 342 'fptrunc' 'x_diff_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 343 [3/5] (5.06ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 343 'dsub' 'x_assign_s' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [3/5] (5.06ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 344 'dsub' 'x_assign' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 345 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %x_diff_3, i32 %x_diff_2" [chls/sub_modules.cpp:97]   --->   Operation 345 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>
ST_51 : Operation 346 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %x_perm_3, i32 %x_perm_2" [chls/sub_modules.cpp:97]   --->   Operation 346 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>

State 52 <SV = 29> <Delay = 5.06>
ST_52 : Operation 347 [2/5] (5.06ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 347 'dsub' 'x_assign_s' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 348 [2/5] (5.06ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 348 'dsub' 'x_assign' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 30> <Delay = 6.65>
ST_53 : Operation 349 [1/5] (5.06ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 349 'dsub' 'x_assign_s' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 350 [2/2] (1.58ns)   --->   "%dc = call i64 @generic_modf<double>, i64 %x_assign_s, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:112]   --->   Operation 350 'call' 'dc' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 351 [1/5] (5.06ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 351 'dsub' 'x_assign' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 352 [2/2] (1.58ns)   --->   "%dc_2 = call i64 @generic_modf<double>, i64 %x_assign, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:118]   --->   Operation 352 'call' 'dc_2' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 31> <Delay = 6.33>
ST_54 : Operation 353 [1/2] (3.44ns)   --->   "%dc = call i64 @generic_modf<double>, i64 %x_assign_s, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:112]   --->   Operation 353 'call' 'dc' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 354 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:112]   --->   Operation 354 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i64 %data" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:508->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:525->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:112]   --->   Operation 355 'trunc' 'trunc_ln508' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 356 [1/2] (3.44ns)   --->   "%dc_2 = call i64 @generic_modf<double>, i64 %x_assign, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:118]   --->   Operation 356 'call' 'dc_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 357 [1/1] (0.00ns)   --->   "%data_2 = bitcast i64 %dc_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:118]   --->   Operation 357 'bitcast' 'data_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln508_1 = trunc i64 %data_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:508->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:525->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:118]   --->   Operation 358 'trunc' 'trunc_ln508_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 359 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:508->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:525->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:118]   --->   Operation 359 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %t_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:118]   --->   Operation 360 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_54 : [1/1] (0.77ns)   --->   Input mux for Operation 361 '%outHash_data_perm_map = fptrunc i64 %bitcast_ln526'
ST_54 : Operation 361 [2/2] (2.12ns)   --->   "%outHash_data_perm_map = fptrunc i64 %bitcast_ln526" [chls/sub_modules.cpp:118]   --->   Operation 361 'fptrunc' 'outHash_data_perm_map' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 32> <Delay = 7.41>
ST_55 : Operation 362 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:508->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:525->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:112]   --->   Operation 362 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 363 [1/1] (0.00ns)   --->   "%map_diff = bitcast i64 %t" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:112]   --->   Operation 363 'bitcast' 'map_diff' <Predicate = true> <Delay = 0.00>
ST_55 : [1/1] (0.76ns)   --->   Input mux for Operation 364 '%dc_1 = dmul i64 %map_diff, i64 100000'
ST_55 : Operation 364 [5/5] (6.64ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 364 'dmul' 'dc_1' <Predicate = true> <Delay = 6.64> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 365 [1/2] (2.89ns)   --->   "%outHash_data_perm_map = fptrunc i64 %bitcast_ln526" [chls/sub_modules.cpp:118]   --->   Operation 365 'fptrunc' 'outHash_data_perm_map' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 33> <Delay = 7.04>
ST_56 : Operation 366 [4/5] (7.04ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 366 'dmul' 'dc_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 34> <Delay = 7.04>
ST_57 : Operation 367 [3/5] (7.04ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 367 'dmul' 'dc_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 35> <Delay = 7.04>
ST_58 : Operation 368 [2/5] (7.04ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 368 'dmul' 'dc_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 36> <Delay = 7.04>
ST_59 : Operation 369 [1/5] (7.04ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 369 'dmul' 'dc_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 37> <Delay = 4.22>
ST_60 : Operation 370 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 370 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 371 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:489->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 371 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 372 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:490->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 372 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i64 %data_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:534->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 373 'trunc' 'trunc_ln534' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 374 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 374 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 375 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 376 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 377 [1/1] (0.79ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 377 'add' 'add_ln515' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 378 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 379 [1/1] (0.79ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 379 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 380 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 381 [1/1] (0.37ns)   --->   "%select_ln18 = select i1 %tmp_11, i12 %sext_ln18, i12 %add_ln515" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 381 'select' 'select_ln18' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 382 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 383 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 384 [1/1] (1.50ns)   --->   "%lshr_ln18 = lshr i169 %zext_ln15, i169 %zext_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 384 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 385 [1/1] (1.50ns)   --->   "%shl_ln18 = shl i169 %zext_ln15, i169 %zext_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 385 'shl' 'shl_ln18' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %lshr_ln18, i32 53" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 386 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_12" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 387 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %shl_ln18, i32 53, i32 60" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 388 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 389 [1/1] (0.39ns)   --->   "%val = select i1 %tmp_11, i8 %zext_ln21, i8 %tmp_13" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 389 'select' 'val' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 390 [1/1] (0.76ns)   --->   "%result_1 = sub i8 0, i8 %val" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 390 'sub' 'result_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 391 [1/1] (0.39ns)   --->   "%l_diff = select i1 %xs_sign, i8 %result_1, i8 %val" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 391 'select' 'l_diff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %outHash_data_perm_map" [chls/sub_modules.cpp:123]   --->   Operation 392 'bitcast' 'bitcast_ln123' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %l_diff, i32 %bitcast_ln123" [chls/sub_modules.cpp:123]   --->   Operation 393 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i40 %tmp_8" [chls/sub_modules.cpp:123]   --->   Operation 394 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 395 [2/2] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i64 %zext_ln123, i8 255, i8 255, i1 0, i1 %outHash_last, i1 0, i1 0" [chls/sub_modules.cpp:123]   --->   Operation 395 'write' 'write_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 61 <SV = 38> <Delay = 0.00>
ST_61 : Operation 396 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144" [chls/sub_modules.cpp:69]   --->   Operation 396 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [chls/sub_modules.cpp:97]   --->   Operation 397 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 398 [1/2] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i64 %zext_ln123, i8 255, i8 255, i1 0, i1 %outHash_last, i1 0, i1 0" [chls/sub_modules.cpp:123]   --->   Operation 398 'write' 'write_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_61 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc84" [chls/sub_modules.cpp:97]   --->   Operation 399 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ u_perm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ u_diff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ u_dt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01111111111111111111111111110000000000000000000000000000000000]
x_perm                  (alloca             ) [ 01111111111111111111111111110000000000000000000000000000000000]
y_perm_1                (alloca             ) [ 01111111111111111111111111110000000000000000000000000000000000]
x_diff                  (alloca             ) [ 01111111111111111111111111110000000000000000000000000000000000]
y_diff_1                (alloca             ) [ 01111111111111111111111111110000000000000000000000000000000000]
p_read_1                (read               ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_read_2                (read               ) [ 00000000000000000000000000000000000000000000000000000000000000]
u_dt_read               (read               ) [ 00111111111111111111111111110000000000000000000000000000000000]
u_perm_read             (read               ) [ 00111000000000000000000000000000000000000000000000000000000000]
u_diff_read             (read               ) [ 00111000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000]
uu_perm                 (sitodp             ) [ 00000111111111111111111111111111111111111111111111111111111111]
uu_diff                 (sitodp             ) [ 00000111111111111111111111111111111111111111111111111111111111]
br_ln81                 (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_7                     (load               ) [ 00000000000000000000000000000000000000000000000000000000000000]
x_perm_4                (load               ) [ 00000010000000000000000000000000000000000000000000000000000000]
y_perm_4                (load               ) [ 00000011111111110000000000000000000000000000000000000000000000]
x_diff_4                (load               ) [ 00000010000000000000000000000000000000000000000000000000000000]
y_diff_4                (load               ) [ 00000011111111110000000000000000000000000000000000000000000000]
zext_ln69               (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln81               (icmp               ) [ 00000111111111111111111111110000000000000000000000000000000000]
i_8                     (add                ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln81                 (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
x_perm_2                (alloca             ) [ 00000111111111111111111111111111111111111111111111111111111111]
y_perm_3                (alloca             ) [ 00000111111111111111111111111111111111111111111111111111111111]
x_diff_2                (alloca             ) [ 00000111111111111111111111111111111111111111111111111111111111]
y_diff_3                (alloca             ) [ 00000111111111111111111111111111111111111111111111111111111111]
i_5                     (alloca             ) [ 00000111111111111111111111111111111111111111111111111111111111]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln97                 (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
conv2                   (fpext              ) [ 00000001111100000000000000000000000000000000000000000000000000]
conv4                   (fpext              ) [ 00000001111100000000000000000000000000000000000000000000000000]
mul                     (dmul               ) [ 00000000000011111000000000000000000000000000000000000000000000]
sub                     (dsub               ) [ 00000000000011111000000000000000000000000000000000000000000000]
mul1                    (dmul               ) [ 00000000000011111000000000000000000000000000000000000000000000]
sub1                    (dsub               ) [ 00000000000011111000000000000000000000000000000000000000000000]
tmp                     (call               ) [ 00000000000000110000000000000000000000000000000000000000000000]
tmp_s                   (call               ) [ 00000000000000110000000000000000000000000000000000000000000000]
conv5                   (fpext              ) [ 00000000000000001111100000000000000000000000000000000000000000]
conv7                   (fpext              ) [ 00000000000000001111100000000000000000000000000000000000000000]
conv6                   (fpext              ) [ 00000000000000001111100000000000000000000000000000000000000000]
conv8                   (fpext              ) [ 00000000000000001111100000000000000000000000000000000000000000]
logmap1_perm            (dmul               ) [ 00000000000000000110000000000000000000000000000000000000000000]
logmap1_diff            (dmul               ) [ 00000000000000000110000000000000000000000000000000000000000000]
call_ret1               (call               ) [ 00000000000000000001000000000000000000000000000000000000000000]
call_ret3               (call               ) [ 00000000000000000001000000000000000000000000000000000000000000]
x_perm_1                (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
x_diff_1                (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
mul6                    (dmul               ) [ 00000000000000000000011111000000000000000000000000000000000000]
mul8                    (dmul               ) [ 00000000000000000000011111000000000000000000000000000000000000]
mul3                    (dmul               ) [ 00000000000000000000011111000000000000000000000000000000000000]
mul4                    (dmul               ) [ 00000000000000000000011111000000000000000000000000000000000000]
logmap2_perm            (dsub               ) [ 00000000000000000000000000100000000000000000000000000000000000]
logmap2_diff            (dsub               ) [ 00000000000000000000000000100000000000000000000000000000000000]
call_ret2               (call               ) [ 00000000000000000000000000010000000000000000000000000000000000]
call_ret4               (call               ) [ 00000000000000000000000000010000000000000000000000000000000000]
specloopname_ln81       (specloopname       ) [ 00000000000000000000000000000000000000000000000000000000000000]
y_perm                  (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
y_diff                  (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln81              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln81                 (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_9                     (load               ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln97               (icmp               ) [ 00000000000000000000000000001111111111111111111111111111111111]
i_10                    (add                ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln97                 (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
outHash_last            (icmp               ) [ 00000000000000000000000000000111111111111111111111111111111111]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
ret_ln126               (ret                ) [ 00000000000000000000000000000000000000000000000000000000000000]
y_perm_3_load           (load               ) [ 00000000000000000000000000000011111111100000000000000000000000]
y_diff_3_load           (load               ) [ 00000000000000000000000000000011111111100000000000000000000000]
tmp_2                   (call               ) [ 00000000000000000000000000000000000001100000000000000000000000]
tmp_3                   (call               ) [ 00000000000000000000000000000000000001100000000000000000000000]
x_perm_2_load           (load               ) [ 00000000000000000000000000000000000000100000000000000000000000]
x_diff_2_load           (load               ) [ 00000000000000000000000000000000000000100000000000000000000000]
conv                    (fpext              ) [ 00000000000000000000000000000000000000011111000000000000000000]
conv1                   (fpext              ) [ 00000000000000000000000000000000000000011111000000000000000000]
conv3                   (fpext              ) [ 00000000000000000000000000000000000000011111000000000000000000]
conv9                   (fpext              ) [ 00000000000000000000000000000000000000011111000000000000000000]
conv10                  (fpext              ) [ 00000000000000000000000000000000000000011111000000000000000000]
conv11                  (fpext              ) [ 00000000000000000000000000000000000000011111000000000000000000]
mul5                    (dmul               ) [ 00000000000000000000000000000000000000000000111110000000000000]
sub3                    (dsub               ) [ 00000000000000000000000000000000000000000000111110000000000000]
mul9                    (dmul               ) [ 00000000000000000000000000000000000000000000111110000000000000]
mul2                    (dmul               ) [ 00000000000000000000000000000000000000000000111110000000000000]
mul7                    (dmul               ) [ 00000000000000000000000000000000000000000000111110000000000000]
sub5                    (dsub               ) [ 00000000000000000000000000000000000000000000111110000000000000]
mul10                   (dmul               ) [ 00000000000000000000000000000000000000000000111110000000000000]
mul11                   (dmul               ) [ 00000000000000000000000000000000000000000000111110000000000000]
logmap1_perm_1          (dmul               ) [ 00000000000000000000000000000000000000000000000001111100000000]
logmap2_perm_1          (dsub               ) [ 00000000000000000000000000000000000000000000000001111100000000]
logmap1_diff_1          (dmul               ) [ 00000000000000000000000000000000000000000000000001111100000000]
logmap2_diff_1          (dsub               ) [ 00000000000000000000000000000000000000000000000001111100000000]
call_ret6               (call               ) [ 00000000000000000000000000000000000000000000000000100000000000]
call_ret8               (call               ) [ 00000000000000000000000000000000000000000000000000100000000000]
call_ret5               (call               ) [ 00000000000000000000000000000000000000000000000000010000000000]
y_perm_2                (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
call_ret7               (call               ) [ 00000000000000000000000000000000000000000000000000010000000000]
y_diff_2                (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
x_perm_3                (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
x_diff_3                (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln97              (store              ) [ 00000000000000000000000000000000000000000000000000000000000000]
x_assign_s              (dsub               ) [ 00000000000000000000000000000000000000000000000000000010000000]
x_assign                (dsub               ) [ 00000000000000000000000000000000000000000000000000000010000000]
dc                      (call               ) [ 00000000000000000000000000000000000000000000000000000000000000]
data                    (bitcast            ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln508             (trunc              ) [ 00000000000000000000000000000000000000000000000000000001000000]
dc_2                    (call               ) [ 00000000000000000000000000000000000000000000000000000000000000]
data_2                  (bitcast            ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln508_1           (trunc              ) [ 00000000000000000000000000000000000000000000000000000000000000]
t_3                     (bitconcatenate     ) [ 00000000000000000000000000000000000000000000000000000000000000]
bitcast_ln526           (bitcast            ) [ 00000000000000000000000000000000000000000000000000000001000000]
t                       (bitconcatenate     ) [ 00000000000000000000000000000000000000000000000000000000000000]
map_diff                (bitcast            ) [ 00000000000000000000000000000000000000000000000000000000111100]
outHash_data_perm_map   (fptrunc            ) [ 00000000000000000000000000000000000000000000000000000000111110]
dc_1                    (dmul               ) [ 00000000000000000000000000000000000000000000000000000000000010]
data_1                  (bitcast            ) [ 00000000000000000000000000000000000000000000000000000000000000]
xs_sign                 (bitselect          ) [ 00000000000000000000000000000000000000000000000000000000000000]
xs_exp                  (partselect         ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln534             (trunc              ) [ 00000000000000000000000000000000000000000000000000000000000000]
mantissa                (bitconcatenate     ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln15               (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln515              (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln515               (add                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_11                  (bitselect          ) [ 00000000000000000000000000000000000000000000000000000000000000]
sub_ln18                (sub                ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln18               (sext               ) [ 00000000000000000000000000000000000000000000000000000000000000]
select_ln18             (select             ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln18_1             (sext               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln18               (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000]
lshr_ln18               (lshr               ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln18                (shl                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_12                  (bitselect          ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln21               (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_13                  (partselect         ) [ 00000000000000000000000000000000000000000000000000000000000000]
val                     (select             ) [ 00000000000000000000000000000000000000000000000000000000000000]
result_1                (sub                ) [ 00000000000000000000000000000000000000000000000000000000000000]
l_diff                  (select             ) [ 00000000000000000000000000000000000000000000000000000000000000]
bitcast_ln123           (bitcast            ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_8                   (bitconcatenate     ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln123              (zext               ) [ 00000000000000000000000000000000000000000000000000000000000001]
speclooptripcount_ln69  (speclooptripcount  ) [ 00000000000000000000000000000000000000000000000000000000000000]
specloopname_ln97       (specloopname       ) [ 00000000000000000000000000000000000000000000000000000000000000]
write_ln123             (write              ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln97                 (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="u_perm">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_perm"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="u_diff">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_diff"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="u_dt">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_dt"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mask_table">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<float>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_modf<double>"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="i_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_perm_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_perm/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="y_perm_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_perm_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_diff_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_diff/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="y_diff_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_diff_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_perm_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_perm_2/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="y_perm_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_perm_3/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_diff_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_diff_2/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="y_diff_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_diff_3/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_1_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_2_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="u_dt_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_dt_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="u_perm_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_perm_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="u_diff_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_diff_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="0" index="3" bw="8" slack="0"/>
<pin id="221" dir="0" index="4" bw="1" slack="0"/>
<pin id="222" dir="0" index="5" bw="1" slack="0"/>
<pin id="223" dir="0" index="6" bw="1" slack="0"/>
<pin id="224" dir="0" index="7" bw="1" slack="0"/>
<pin id="225" dir="0" index="8" bw="40" slack="0"/>
<pin id="226" dir="0" index="9" bw="1" slack="0"/>
<pin id="227" dir="0" index="10" bw="1" slack="0"/>
<pin id="228" dir="0" index="11" bw="1" slack="0"/>
<pin id="229" dir="0" index="12" bw="1" slack="32"/>
<pin id="230" dir="0" index="13" bw="1" slack="0"/>
<pin id="231" dir="0" index="14" bw="1" slack="0"/>
<pin id="232" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/60 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_pow_generic_float_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="0" index="3" bw="56" slack="0"/>
<pin id="251" dir="0" index="4" bw="52" slack="0"/>
<pin id="252" dir="0" index="5" bw="49" slack="0"/>
<pin id="253" dir="0" index="6" bw="44" slack="0"/>
<pin id="254" dir="0" index="7" bw="27" slack="0"/>
<pin id="255" dir="0" index="8" bw="8" slack="0"/>
<pin id="256" dir="1" index="9" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/6 tmp_2/29 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_pow_generic_float_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="0" index="3" bw="56" slack="0"/>
<pin id="270" dir="0" index="4" bw="52" slack="0"/>
<pin id="271" dir="0" index="5" bw="49" slack="0"/>
<pin id="272" dir="0" index="6" bw="44" slack="0"/>
<pin id="273" dir="0" index="7" bw="27" slack="0"/>
<pin id="274" dir="0" index="8" bw="8" slack="0"/>
<pin id="275" dir="1" index="9" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/6 tmp_3/29 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_generic_modf_double_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="52" slack="0"/>
<pin id="288" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/17 call_ret2/25 call_ret6/48 call_ret5/49 dc/53 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_generic_modf_double_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="52" slack="0"/>
<pin id="295" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/17 call_ret4/25 call_ret8/48 call_ret7/49 dc_2/53 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="x_perm_1/18 y_perm/26 y_perm_2/49 x_perm_3/50 outHash_data_perm_map/54 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="x_diff_1/18 y_diff/26 y_diff_2/49 x_diff_3/50 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv2/5 conv5/14 conv/37 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv4/5 conv7/14 conv1/37 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv6/14 conv3/37 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv8/14 conv9/37 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv10/37 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv11/37 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="1"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/7 logmap2_perm/21 sub3/39 logmap2_perm_1/44 x_assign_s/49 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="1"/>
<pin id="332" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub1/7 logmap2_diff/21 sub5/39 logmap2_diff_1/44 x_assign/49 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/7 logmap1_perm/12 mul6/16 mul5/39 logmap1_perm_1/44 dc_1/55 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="0" index="1" bw="64" slack="1"/>
<pin id="343" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/7 logmap1_diff/12 mul8/16 mul9/39 logmap1_diff_1/44 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="12"/>
<pin id="346" dir="0" index="1" bw="64" slack="1"/>
<pin id="347" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/16 mul2/39 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="12"/>
<pin id="350" dir="0" index="1" bw="64" slack="1"/>
<pin id="351" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul4/16 mul7/39 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="13"/>
<pin id="354" dir="0" index="1" bw="64" slack="1"/>
<pin id="355" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul10/39 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="13"/>
<pin id="358" dir="0" index="1" bw="64" slack="1"/>
<pin id="359" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul11/39 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="uu_perm/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="uu_diff/1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2 conv5 conv "/>
</bind>
</comp>

<comp id="375" class="1005" name="reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv4 conv7 conv1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul logmap1_perm mul6 mul5 logmap1_perm_1 dc_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub logmap2_perm sub3 logmap2_perm_1 x_assign_s "/>
</bind>
</comp>

<comp id="396" class="1005" name="reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 logmap1_diff mul8 mul9 logmap1_diff_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1 logmap2_diff sub5 logmap2_diff_1 x_assign "/>
</bind>
</comp>

<comp id="411" class="1005" name="reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv6 conv3 "/>
</bind>
</comp>

<comp id="428" class="1005" name="reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv8 conv9 "/>
</bind>
</comp>

<comp id="434" class="1005" name="reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call_ret1 call_ret2 call_ret6 call_ret5 "/>
</bind>
</comp>

<comp id="439" class="1005" name="reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call_ret3 call_ret4 call_ret8 call_ret7 "/>
</bind>
</comp>

<comp id="444" class="1005" name="reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 mul2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln81_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln81_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln81_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln81_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln81_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="31" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_7_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="4"/>
<pin id="483" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="x_perm_4_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="4"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_perm_4/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="y_perm_4_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="4"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_perm_4/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="x_diff_4_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="4"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_diff_4/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="y_diff_4_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="4"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_diff_4/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln69_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln81_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="4"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="i_8_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="31" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln81_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="31" slack="0"/>
<pin id="515" dir="0" index="1" bw="31" slack="4"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln97_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="19" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln97_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln97_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln97_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln97_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln81_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="18"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/19 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln81_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="18"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/19 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln81_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="26"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/27 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln81_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="26"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/27 "/>
</bind>
</comp>

<comp id="563" class="1004" name="i_9_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="19" slack="1"/>
<pin id="565" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/28 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln97_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="19" slack="0"/>
<pin id="568" dir="0" index="1" bw="19" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/28 "/>
</bind>
</comp>

<comp id="572" class="1004" name="i_10_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="19" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/28 "/>
</bind>
</comp>

<comp id="578" class="1004" name="outHash_last_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="19" slack="0"/>
<pin id="580" dir="0" index="1" bw="19" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="outHash_last/28 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln97_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="19" slack="0"/>
<pin id="586" dir="0" index="1" bw="19" slack="1"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/28 "/>
</bind>
</comp>

<comp id="589" class="1004" name="y_perm_3_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="2"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_perm_3_load/29 "/>
</bind>
</comp>

<comp id="593" class="1004" name="y_diff_3_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_diff_3_load/29 "/>
</bind>
</comp>

<comp id="597" class="1004" name="x_perm_2_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="10"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_perm_2_load/37 "/>
</bind>
</comp>

<comp id="601" class="1004" name="x_diff_2_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="10"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_diff_2_load/37 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln97_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="23"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/50 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln97_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="23"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/50 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln97_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="24"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/51 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln97_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="24"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/51 "/>
</bind>
</comp>

<comp id="625" class="1004" name="data_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/54 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln508_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508/54 "/>
</bind>
</comp>

<comp id="633" class="1004" name="data_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_2/54 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln508_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508_1/54 "/>
</bind>
</comp>

<comp id="641" class="1004" name="t_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="0" index="2" bw="63" slack="0"/>
<pin id="645" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_3/54 "/>
</bind>
</comp>

<comp id="649" class="1004" name="bitcast_ln526_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/54 "/>
</bind>
</comp>

<comp id="654" class="1004" name="t_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="0" index="2" bw="63" slack="1"/>
<pin id="658" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/55 "/>
</bind>
</comp>

<comp id="661" class="1004" name="map_diff_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="map_diff/55 "/>
</bind>
</comp>

<comp id="666" class="1004" name="data_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/60 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xs_sign_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="0" index="2" bw="7" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/60 "/>
</bind>
</comp>

<comp id="678" class="1004" name="xs_exp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="0"/>
<pin id="681" dir="0" index="2" bw="7" slack="0"/>
<pin id="682" dir="0" index="3" bw="7" slack="0"/>
<pin id="683" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/60 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln534_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="0"/>
<pin id="690" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534/60 "/>
</bind>
</comp>

<comp id="692" class="1004" name="mantissa_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="54" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="0" index="2" bw="52" slack="0"/>
<pin id="696" dir="0" index="3" bw="1" slack="0"/>
<pin id="697" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/60 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln15_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="54" slack="0"/>
<pin id="704" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/60 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln515_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="11" slack="0"/>
<pin id="708" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/60 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln515_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="0"/>
<pin id="712" dir="0" index="1" bw="11" slack="0"/>
<pin id="713" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/60 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_11_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="12" slack="0"/>
<pin id="719" dir="0" index="2" bw="5" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/60 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sub_ln18_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="11" slack="0"/>
<pin id="726" dir="0" index="1" bw="11" slack="0"/>
<pin id="727" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/60 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln18_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="0"/>
<pin id="732" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/60 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln18_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="11" slack="0"/>
<pin id="737" dir="0" index="2" bw="12" slack="0"/>
<pin id="738" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/60 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln18_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/60 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln18_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="0"/>
<pin id="748" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/60 "/>
</bind>
</comp>

<comp id="750" class="1004" name="lshr_ln18_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="54" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/60 "/>
</bind>
</comp>

<comp id="756" class="1004" name="shl_ln18_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="54" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/60 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_12_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="169" slack="0"/>
<pin id="765" dir="0" index="2" bw="7" slack="0"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/60 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln21_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/60 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_13_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="0" index="1" bw="169" slack="0"/>
<pin id="777" dir="0" index="2" bw="7" slack="0"/>
<pin id="778" dir="0" index="3" bw="7" slack="0"/>
<pin id="779" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/60 "/>
</bind>
</comp>

<comp id="784" class="1004" name="val_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="0" index="2" bw="8" slack="0"/>
<pin id="788" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/60 "/>
</bind>
</comp>

<comp id="792" class="1004" name="result_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="0"/>
<pin id="795" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_1/60 "/>
</bind>
</comp>

<comp id="798" class="1004" name="l_diff_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="0" index="2" bw="8" slack="0"/>
<pin id="802" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l_diff/60 "/>
</bind>
</comp>

<comp id="806" class="1004" name="bitcast_ln123_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="5"/>
<pin id="808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123/60 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_8_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="40" slack="0"/>
<pin id="811" dir="0" index="1" bw="8" slack="0"/>
<pin id="812" dir="0" index="2" bw="32" slack="0"/>
<pin id="813" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/60 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln123_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="40" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/60 "/>
</bind>
</comp>

<comp id="822" class="1005" name="i_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="31" slack="0"/>
<pin id="824" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="829" class="1005" name="x_perm_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="0"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_perm "/>
</bind>
</comp>

<comp id="836" class="1005" name="y_perm_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_perm_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="x_diff_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_diff "/>
</bind>
</comp>

<comp id="850" class="1005" name="y_diff_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_diff_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="u_dt_read_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="4"/>
<pin id="859" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="u_dt_read "/>
</bind>
</comp>

<comp id="862" class="1005" name="u_perm_read_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_perm_read "/>
</bind>
</comp>

<comp id="867" class="1005" name="u_diff_read_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_diff_read "/>
</bind>
</comp>

<comp id="872" class="1005" name="uu_perm_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="3"/>
<pin id="874" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="uu_perm "/>
</bind>
</comp>

<comp id="879" class="1005" name="uu_diff_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="3"/>
<pin id="881" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="uu_diff "/>
</bind>
</comp>

<comp id="903" class="1005" name="x_perm_2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_perm_2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="y_perm_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_perm_3 "/>
</bind>
</comp>

<comp id="917" class="1005" name="x_diff_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_diff_2 "/>
</bind>
</comp>

<comp id="924" class="1005" name="y_diff_3_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_diff_3 "/>
</bind>
</comp>

<comp id="931" class="1005" name="i_5_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="19" slack="0"/>
<pin id="933" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="941" class="1005" name="outHash_last_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="32"/>
<pin id="943" dir="1" index="1" bw="1" slack="32"/>
</pin_list>
<bind>
<opset="outHash_last "/>
</bind>
</comp>

<comp id="958" class="1005" name="conv10_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="1"/>
<pin id="960" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv10 "/>
</bind>
</comp>

<comp id="963" class="1005" name="conv11_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="1"/>
<pin id="965" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv11 "/>
</bind>
</comp>

<comp id="968" class="1005" name="mul10_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="1"/>
<pin id="970" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul10 "/>
</bind>
</comp>

<comp id="973" class="1005" name="mul11_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="64" slack="1"/>
<pin id="975" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul11 "/>
</bind>
</comp>

<comp id="978" class="1005" name="trunc_ln508_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="63" slack="1"/>
<pin id="980" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln508 "/>
</bind>
</comp>

<comp id="983" class="1005" name="bitcast_ln526_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="1"/>
<pin id="985" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln526 "/>
</bind>
</comp>

<comp id="988" class="1005" name="map_diff_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="1"/>
<pin id="990" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="map_diff "/>
</bind>
</comp>

<comp id="993" class="1005" name="outHash_data_perm_map_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="5"/>
<pin id="995" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="outHash_data_perm_map "/>
</bind>
</comp>

<comp id="998" class="1005" name="zext_ln123_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="1"/>
<pin id="1000" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="233"><net_src comp="134" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="241"><net_src comp="136" pin="0"/><net_sink comp="216" pin=9"/></net>

<net id="242"><net_src comp="136" pin="0"/><net_sink comp="216" pin=10"/></net>

<net id="243"><net_src comp="138" pin="0"/><net_sink comp="216" pin=11"/></net>

<net id="244"><net_src comp="138" pin="0"/><net_sink comp="216" pin=13"/></net>

<net id="245"><net_src comp="138" pin="0"/><net_sink comp="216" pin=14"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="246" pin=8"/></net>

<net id="276"><net_src comp="78" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="265" pin=5"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="265" pin=6"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="265" pin=7"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="265" pin=8"/></net>

<net id="289"><net_src comp="82" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="82" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="284" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="291" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="328"><net_src comp="80" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="80" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="360"><net_src comp="98" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="364"><net_src comp="204" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="210" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="306" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="378"><net_src comp="309" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="384"><net_src comp="336" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="392"><net_src comp="324" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="399"><net_src comp="340" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="407"><net_src comp="329" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="414"><net_src comp="246" pin="9"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="420"><net_src comp="265" pin="9"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="426"><net_src comp="312" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="431"><net_src comp="315" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="437"><net_src comp="284" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="442"><net_src comp="291" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="447"><net_src comp="344" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="453"><net_src comp="348" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="460"><net_src comp="186" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="186" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="192" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="192" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="501"><net_src comp="481" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="481" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="76" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="495" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="491" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="488" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="484" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="302" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="298" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="302" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="298" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="570"><net_src comp="563" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="88" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="563" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="90" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="563" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="92" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="572" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="589" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="604"><net_src comp="601" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="609"><net_src comp="302" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="298" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="302" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="298" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="284" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="291" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="94" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="96" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="637" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="659"><net_src comp="94" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="96" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="669"><net_src comp="381" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="100" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="102" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="684"><net_src comp="104" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="666" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="106" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="108" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="691"><net_src comp="666" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="698"><net_src comp="110" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="112" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="688" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="96" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="705"><net_src comp="692" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="678" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="114" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="116" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="118" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="120" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="678" pin="4"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="716" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="710" pin="2"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="702" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="702" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="746" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="122" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="750" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="124" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="780"><net_src comp="126" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="756" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="124" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="128" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="789"><net_src comp="716" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="770" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="774" pin="4"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="130" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="784" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="670" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="784" pin="3"/><net_sink comp="798" pin=2"/></net>

<net id="814"><net_src comp="132" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="798" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="806" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="825"><net_src comp="146" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="832"><net_src comp="150" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="839"><net_src comp="154" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="846"><net_src comp="158" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="853"><net_src comp="162" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="860"><net_src comp="198" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="865"><net_src comp="204" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="870"><net_src comp="210" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="875"><net_src comp="361" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="882"><net_src comp="365" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="886"><net_src comp="879" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="906"><net_src comp="166" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="913"><net_src comp="170" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="920"><net_src comp="174" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="927"><net_src comp="178" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="934"><net_src comp="182" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="944"><net_src comp="578" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="216" pin=12"/></net>

<net id="961"><net_src comp="318" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="966"><net_src comp="321" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="971"><net_src comp="352" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="976"><net_src comp="356" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="981"><net_src comp="629" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="986"><net_src comp="649" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="991"><net_src comp="661" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="996"><net_src comp="298" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1001"><net_src comp="817" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="216" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {61 }
	Port: output_stream_V_keep_V | {61 }
	Port: output_stream_V_strb_V | {61 }
	Port: output_stream_V_user_V | {61 }
	Port: output_stream_V_last_V | {61 }
	Port: output_stream_V_id_V | {61 }
	Port: output_stream_V_dest_V | {61 }
 - Input state : 
	Port: logmap : p_read | {1 }
	Port: logmap : p_read1 | {1 }
	Port: logmap : u_perm | {1 }
	Port: logmap : u_diff | {1 }
	Port: logmap : u_dt | {1 }
	Port: logmap : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {6 7 29 30 }
	Port: logmap : pow_reduce_anonymous_namespace_log0_lut_table_array | {6 7 29 30 }
	Port: logmap : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {7 8 30 31 }
	Port: logmap : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {8 9 31 32 }
	Port: logmap : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {8 9 31 32 }
	Port: logmap : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {12 13 35 36 }
	Port: logmap : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {12 13 35 36 }
	Port: logmap : mask_table | {17 18 25 26 48 49 50 53 54 }
  - Chain level:
	State 1
		store_ln81 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln69 : 1
		icmp_ln81 : 2
		i_8 : 1
		br_ln81 : 3
		conv2 : 1
		conv4 : 1
		store_ln81 : 2
		store_ln97 : 1
		store_ln97 : 1
		store_ln97 : 1
		store_ln97 : 1
		store_ln97 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		x_perm_1 : 1
		x_diff_1 : 1
	State 19
		store_ln81 : 1
		store_ln81 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		call_ret2 : 1
		call_ret4 : 1
	State 26
		y_perm : 1
		y_diff : 1
	State 27
		store_ln81 : 1
		store_ln81 : 1
	State 28
		icmp_ln97 : 1
		i_10 : 1
		br_ln97 : 2
		outHash_last : 1
		store_ln97 : 2
	State 29
		tmp_2 : 1
		tmp_3 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		conv : 1
		conv9 : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		call_ret6 : 1
		call_ret8 : 1
	State 49
		y_perm_2 : 1
		y_diff_2 : 1
	State 50
		x_perm_3 : 1
		x_diff_3 : 1
		store_ln97 : 1
		store_ln97 : 1
	State 51
		store_ln97 : 1
		store_ln97 : 1
	State 52
	State 53
		dc : 1
		dc_2 : 1
	State 54
		data : 1
		trunc_ln508 : 2
		data_2 : 1
		trunc_ln508_1 : 2
		t_3 : 3
		bitcast_ln526 : 4
		outHash_data_perm_map : 5
	State 55
		map_diff : 1
		dc_1 : 2
	State 56
	State 57
	State 58
	State 59
	State 60
		xs_sign : 1
		xs_exp : 1
		trunc_ln534 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln515 : 2
		add_ln515 : 3
		tmp_11 : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
		sext_ln18_1 : 6
		zext_ln18 : 7
		lshr_ln18 : 8
		shl_ln18 : 8
		tmp_12 : 9
		zext_ln21 : 10
		tmp_13 : 9
		val : 11
		result_1 : 12
		l_diff : 13
		tmp_8 : 14
		zext_ln123 : 15
		write_ln123 : 16
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |  grp_pow_generic_float_s_fu_246  |    14   |  3.843  |   583   |   1800  |
|   call   |  grp_pow_generic_float_s_fu_265  |    14   |  3.843  |   583   |   1800  |
|          | grp_generic_modf_double_s_fu_284 |    0    |  0.427  |   134   |   634   |
|          | grp_generic_modf_double_s_fu_291 |    0    |  0.427  |   134   |   634   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_336            |    11   |    0    |   299   |   203   |
|          |            grp_fu_340            |    11   |    0    |   299   |   203   |
|   dmul   |            grp_fu_344            |    11   |    0    |   299   |   203   |
|          |            grp_fu_348            |    11   |    0    |   299   |   203   |
|          |            grp_fu_352            |    11   |    0    |   299   |   203   |
|          |            grp_fu_356            |    11   |    0    |   299   |   203   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_324            |    3    |    0    |   445   |   782   |
|          |            grp_fu_329            |    3    |    0    |   445   |   782   |
|----------|----------------------------------|---------|---------|---------|---------|
|   lshr   |         lshr_ln18_fu_750         |    0    |    0    |    0    |   159   |
|----------|----------------------------------|---------|---------|---------|---------|
|    shl   |          shl_ln18_fu_756         |    0    |    0    |    0    |   159   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln81_fu_502         |    0    |    0    |    0    |    39   |
|   icmp   |         icmp_ln97_fu_566         |    0    |    0    |    0    |    26   |
|          |        outHash_last_fu_578       |    0    |    0    |    0    |    26   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            i_8_fu_507            |    0    |    0    |    0    |    38   |
|    add   |            i_10_fu_572           |    0    |    0    |    0    |    26   |
|          |         add_ln515_fu_710         |    0    |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|---------|
|    sub   |          sub_ln18_fu_724         |    0    |    0    |    0    |    18   |
|          |          result_1_fu_792         |    0    |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        select_ln18_fu_734        |    0    |    0    |    0    |    11   |
|  select  |            val_fu_784            |    0    |    0    |    0    |    8    |
|          |           l_diff_fu_798          |    0    |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |       p_read_1_read_fu_186       |    0    |    0    |    0    |    0    |
|          |       p_read_2_read_fu_192       |    0    |    0    |    0    |    0    |
|   read   |       u_dt_read_read_fu_198      |    0    |    0    |    0    |    0    |
|          |      u_perm_read_read_fu_204     |    0    |    0    |    0    |    0    |
|          |      u_diff_read_read_fu_210     |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_216         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  fptrunc |            grp_fu_298            |    0    |    0    |    0    |    0    |
|          |            grp_fu_302            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_306            |    0    |    0    |    0    |    0    |
|          |            grp_fu_309            |    0    |    0    |    0    |    0    |
|   fpext  |            grp_fu_312            |    0    |    0    |    0    |    0    |
|          |            grp_fu_315            |    0    |    0    |    0    |    0    |
|          |            grp_fu_318            |    0    |    0    |    0    |    0    |
|          |            grp_fu_321            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitodp  |            grp_fu_361            |    0    |    0    |    0    |    0    |
|          |            grp_fu_365            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln69_fu_498         |    0    |    0    |    0    |    0    |
|          |         zext_ln15_fu_702         |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln515_fu_706        |    0    |    0    |    0    |    0    |
|          |         zext_ln18_fu_746         |    0    |    0    |    0    |    0    |
|          |         zext_ln21_fu_770         |    0    |    0    |    0    |    0    |
|          |         zext_ln123_fu_817        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        trunc_ln508_fu_629        |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln508_1_fu_637       |    0    |    0    |    0    |    0    |
|          |        trunc_ln534_fu_688        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            t_3_fu_641            |    0    |    0    |    0    |    0    |
|bitconcatenate|             t_fu_654             |    0    |    0    |    0    |    0    |
|          |          mantissa_fu_692         |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_809           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          xs_sign_fu_670          |    0    |    0    |    0    |    0    |
| bitselect|           tmp_11_fu_716          |    0    |    0    |    0    |    0    |
|          |           tmp_12_fu_762          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|           xs_exp_fu_678          |    0    |    0    |    0    |    0    |
|          |           tmp_13_fu_774          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   sext   |         sext_ln18_fu_730         |    0    |    0    |    0    |    0    |
|          |        sext_ln18_1_fu_742        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |   100   |   8.54  |   4118  |   8201  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bitcast_ln526_reg_983    |   64   |
|        conv10_reg_958       |   64   |
|        conv11_reg_963       |   64   |
|         i_5_reg_931         |   19   |
|          i_reg_822          |   31   |
|       map_diff_reg_988      |   64   |
|        mul10_reg_968        |   64   |
|        mul11_reg_973        |   64   |
|outHash_data_perm_map_reg_993|   32   |
|     outHash_last_reg_941    |    1   |
|           reg_369           |   64   |
|           reg_375           |   64   |
|           reg_381           |   64   |
|           reg_389           |   64   |
|           reg_396           |   64   |
|           reg_404           |   64   |
|           reg_411           |   32   |
|           reg_417           |   32   |
|           reg_423           |   64   |
|           reg_428           |   64   |
|           reg_434           |   64   |
|           reg_439           |   64   |
|           reg_444           |   64   |
|           reg_450           |   64   |
|     trunc_ln508_reg_978     |   63   |
|     u_diff_read_reg_867     |   32   |
|      u_dt_read_reg_857      |   32   |
|     u_perm_read_reg_862     |   32   |
|       uu_diff_reg_879       |   64   |
|       uu_perm_reg_872       |   64   |
|       x_diff_2_reg_917      |   32   |
|        x_diff_reg_843       |   32   |
|       x_perm_2_reg_903      |   32   |
|        x_perm_reg_829       |   32   |
|       y_diff_1_reg_850      |   32   |
|       y_diff_3_reg_924      |   32   |
|       y_perm_1_reg_836      |   32   |
|       y_perm_3_reg_910      |   32   |
|      zext_ln123_reg_998     |   64   |
+-----------------------------+--------+
|            Total            |  1906  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_216         |  p8  |   2  |  40  |   80   ||    9    |
| grp_generic_modf_double_s_fu_284 |  p1  |   3  |  64  |   192  ||    14   |
| grp_generic_modf_double_s_fu_291 |  p1  |   3  |  64  |   192  ||    14   |
|            grp_fu_298            |  p0  |   4  |  64  |   256  ||    20   |
|            grp_fu_302            |  p0  |   2  |  64  |   128  ||    9    |
|            grp_fu_306            |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_309            |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_315            |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_324            |  p0  |   3  |  64  |   192  ||    14   |
|            grp_fu_324            |  p1  |   4  |  64  |   256  ||    20   |
|            grp_fu_329            |  p0  |   4  |  64  |   256  ||    20   |
|            grp_fu_329            |  p1  |   5  |  64  |   320  ||    26   |
|            grp_fu_336            |  p0  |   4  |  64  |   256  ||    20   |
|            grp_fu_336            |  p1  |   3  |  64  |   192  ||    14   |
|            grp_fu_340            |  p0  |   4  |  64  |   256  ||    20   |
|            grp_fu_340            |  p1  |   2  |  64  |   128  ||    9    |
|            grp_fu_344            |  p0  |   2  |  64  |   128  ||    9    |
|            grp_fu_361            |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_365            |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |  3152  ||  8.946  ||   263   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   100  |    8   |  4118  |  8201  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   263  |
|  Register |    -   |    -   |  1906  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   100  |   17   |  6024  |  8464  |
+-----------+--------+--------+--------+--------+
