#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55ac308954a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ac3095f130 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x55ac3098e790_0 .net "active", 0 0, L_0x55ac309a8f60;  1 drivers
v0x55ac3098e850_0 .var "clk", 0 0;
v0x55ac3098e8f0_0 .var "clk_enable", 0 0;
v0x55ac3098e9e0_0 .net "data_address", 31 0, L_0x55ac309a6eb0;  1 drivers
v0x55ac3098ea80_0 .net "data_read", 0 0, L_0x55ac309a4a30;  1 drivers
v0x55ac3098eb70_0 .var "data_readdata", 31 0;
v0x55ac3098ec40_0 .net "data_write", 0 0, L_0x55ac309a4850;  1 drivers
v0x55ac3098ed10_0 .net "data_writedata", 31 0, L_0x55ac309a6ba0;  1 drivers
v0x55ac3098ede0_0 .net "instr_address", 31 0, L_0x55ac309a7e90;  1 drivers
v0x55ac3098ef40_0 .var "instr_readdata", 31 0;
v0x55ac3098efe0_0 .net "register_v0", 31 0, L_0x55ac309a6b30;  1 drivers
v0x55ac3098f0d0_0 .var "reset", 0 0;
S_0x55ac3094c730 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x55ac3095f130;
 .timescale 0 0;
v0x55ac3095b780_0 .var "imm", 15 0;
v0x55ac3095feb0_0 .var "imm_instr", 31 0;
v0x55ac30965140_0 .var "opcode", 5 0;
v0x55ac309654a0_0 .var "rs", 4 0;
v0x55ac30965f10_0 .var "rt", 4 0;
E_0x55ac308b76f0 .event posedge, v0x55ac30982e70_0;
S_0x55ac3094cb60 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x55ac3095f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55ac3095b660 .functor OR 1, L_0x55ac309a0230, L_0x55ac309a04b0, C4<0>, C4<0>;
L_0x55ac308c9c70 .functor BUFZ 1, L_0x55ac3099fc90, C4<0>, C4<0>, C4<0>;
L_0x55ac30965380 .functor BUFZ 1, L_0x55ac3099fe30, C4<0>, C4<0>, C4<0>;
L_0x55ac30965df0 .functor BUFZ 1, L_0x55ac3099fe30, C4<0>, C4<0>, C4<0>;
L_0x55ac309a09f0 .functor AND 1, L_0x55ac3099fc90, L_0x55ac309a0cf0, C4<1>, C4<1>;
L_0x55ac309682b0 .functor OR 1, L_0x55ac309a09f0, L_0x55ac309a08d0, C4<0>, C4<0>;
L_0x55ac3090b1a0 .functor OR 1, L_0x55ac309682b0, L_0x55ac309a0b00, C4<0>, C4<0>;
L_0x55ac309a0f90 .functor OR 1, L_0x55ac3090b1a0, L_0x55ac309a25f0, C4<0>, C4<0>;
L_0x55ac309a10a0 .functor OR 1, L_0x55ac309a0f90, L_0x55ac309a1d50, C4<0>, C4<0>;
L_0x55ac309a1160 .functor BUFZ 1, L_0x55ac3099ff50, C4<0>, C4<0>, C4<0>;
L_0x55ac309a1c40 .functor AND 1, L_0x55ac309a16b0, L_0x55ac309a1a10, C4<1>, C4<1>;
L_0x55ac309a1d50 .functor OR 1, L_0x55ac309a13b0, L_0x55ac309a1c40, C4<0>, C4<0>;
L_0x55ac309a25f0 .functor AND 1, L_0x55ac309a2120, L_0x55ac309a23d0, C4<1>, C4<1>;
L_0x55ac309a2da0 .functor OR 1, L_0x55ac309a2840, L_0x55ac309a2b60, C4<0>, C4<0>;
L_0x55ac309a1eb0 .functor OR 1, L_0x55ac309a3310, L_0x55ac309a3610, C4<0>, C4<0>;
L_0x55ac309a34f0 .functor AND 1, L_0x55ac309a3020, L_0x55ac309a1eb0, C4<1>, C4<1>;
L_0x55ac309a3e10 .functor OR 1, L_0x55ac309a3aa0, L_0x55ac309a3d20, C4<0>, C4<0>;
L_0x55ac309a4110 .functor OR 1, L_0x55ac309a3e10, L_0x55ac309a3f20, C4<0>, C4<0>;
L_0x55ac309a42c0 .functor AND 1, L_0x55ac3099fc90, L_0x55ac309a4110, C4<1>, C4<1>;
L_0x55ac309a4470 .functor AND 1, L_0x55ac3099fc90, L_0x55ac309a4380, C4<1>, C4<1>;
L_0x55ac309a4790 .functor AND 1, L_0x55ac3099fc90, L_0x55ac309a4220, C4<1>, C4<1>;
L_0x55ac309a4a30 .functor BUFZ 1, L_0x55ac30965380, C4<0>, C4<0>, C4<0>;
L_0x55ac309a56c0 .functor AND 1, L_0x55ac309a8f60, L_0x55ac309a10a0, C4<1>, C4<1>;
L_0x55ac309a57d0 .functor OR 1, L_0x55ac309a1d50, L_0x55ac309a25f0, C4<0>, C4<0>;
L_0x55ac309a6ba0 .functor BUFZ 32, L_0x55ac309a6a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ac309a6c60 .functor BUFZ 32, L_0x55ac309a59b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ac309a6db0 .functor BUFZ 32, L_0x55ac309a6a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ac309a6eb0 .functor BUFZ 32, v0x55ac30982080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ac309a7b30 .functor AND 1, v0x55ac3098e8f0_0, L_0x55ac309a42c0, C4<1>, C4<1>;
L_0x55ac309a7ba0 .functor AND 1, L_0x55ac309a7b30, v0x55ac3098b920_0, C4<1>, C4<1>;
L_0x55ac309a7e90 .functor BUFZ 32, v0x55ac30982f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ac309a8f60 .functor BUFZ 1, v0x55ac3098b920_0, C4<0>, C4<0>, C4<0>;
L_0x55ac309a9170 .functor AND 1, v0x55ac3098e8f0_0, v0x55ac3098b920_0, C4<1>, C4<1>;
v0x55ac30985c20_0 .net *"_ivl_100", 31 0, L_0x55ac309a1f20;  1 drivers
L_0x7f1df2d6c498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30985d20_0 .net *"_ivl_103", 25 0, L_0x7f1df2d6c498;  1 drivers
L_0x7f1df2d6c4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30985e00_0 .net/2u *"_ivl_104", 31 0, L_0x7f1df2d6c4e0;  1 drivers
v0x55ac30985ec0_0 .net *"_ivl_106", 0 0, L_0x55ac309a2120;  1 drivers
v0x55ac30985f80_0 .net *"_ivl_109", 5 0, L_0x55ac309a2330;  1 drivers
L_0x7f1df2d6c528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55ac30986060_0 .net/2u *"_ivl_110", 5 0, L_0x7f1df2d6c528;  1 drivers
v0x55ac30986140_0 .net *"_ivl_112", 0 0, L_0x55ac309a23d0;  1 drivers
v0x55ac30986200_0 .net *"_ivl_116", 31 0, L_0x55ac309a2750;  1 drivers
L_0x7f1df2d6c570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac309862e0_0 .net *"_ivl_119", 25 0, L_0x7f1df2d6c570;  1 drivers
L_0x7f1df2d6c0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55ac309863c0_0 .net/2u *"_ivl_12", 5 0, L_0x7f1df2d6c0a8;  1 drivers
L_0x7f1df2d6c5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55ac309864a0_0 .net/2u *"_ivl_120", 31 0, L_0x7f1df2d6c5b8;  1 drivers
v0x55ac30986580_0 .net *"_ivl_122", 0 0, L_0x55ac309a2840;  1 drivers
v0x55ac30986640_0 .net *"_ivl_124", 31 0, L_0x55ac309a2a70;  1 drivers
L_0x7f1df2d6c600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30986720_0 .net *"_ivl_127", 25 0, L_0x7f1df2d6c600;  1 drivers
L_0x7f1df2d6c648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ac30986800_0 .net/2u *"_ivl_128", 31 0, L_0x7f1df2d6c648;  1 drivers
v0x55ac309868e0_0 .net *"_ivl_130", 0 0, L_0x55ac309a2b60;  1 drivers
v0x55ac309869a0_0 .net *"_ivl_134", 31 0, L_0x55ac309a2f30;  1 drivers
L_0x7f1df2d6c690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30986b90_0 .net *"_ivl_137", 25 0, L_0x7f1df2d6c690;  1 drivers
L_0x7f1df2d6c6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30986c70_0 .net/2u *"_ivl_138", 31 0, L_0x7f1df2d6c6d8;  1 drivers
v0x55ac30986d50_0 .net *"_ivl_140", 0 0, L_0x55ac309a3020;  1 drivers
v0x55ac30986e10_0 .net *"_ivl_143", 5 0, L_0x55ac309a3270;  1 drivers
L_0x7f1df2d6c720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55ac30986ef0_0 .net/2u *"_ivl_144", 5 0, L_0x7f1df2d6c720;  1 drivers
v0x55ac30986fd0_0 .net *"_ivl_146", 0 0, L_0x55ac309a3310;  1 drivers
v0x55ac30987090_0 .net *"_ivl_149", 5 0, L_0x55ac309a3570;  1 drivers
L_0x7f1df2d6c768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55ac30987170_0 .net/2u *"_ivl_150", 5 0, L_0x7f1df2d6c768;  1 drivers
v0x55ac30987250_0 .net *"_ivl_152", 0 0, L_0x55ac309a3610;  1 drivers
v0x55ac30987310_0 .net *"_ivl_155", 0 0, L_0x55ac309a1eb0;  1 drivers
v0x55ac309873d0_0 .net *"_ivl_159", 1 0, L_0x55ac309a39b0;  1 drivers
L_0x7f1df2d6c0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55ac309874b0_0 .net/2u *"_ivl_16", 5 0, L_0x7f1df2d6c0f0;  1 drivers
L_0x7f1df2d6c7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55ac30987590_0 .net/2u *"_ivl_160", 1 0, L_0x7f1df2d6c7b0;  1 drivers
v0x55ac30987670_0 .net *"_ivl_162", 0 0, L_0x55ac309a3aa0;  1 drivers
L_0x7f1df2d6c7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55ac30987730_0 .net/2u *"_ivl_164", 5 0, L_0x7f1df2d6c7f8;  1 drivers
v0x55ac30987810_0 .net *"_ivl_166", 0 0, L_0x55ac309a3d20;  1 drivers
v0x55ac309878d0_0 .net *"_ivl_169", 0 0, L_0x55ac309a3e10;  1 drivers
L_0x7f1df2d6c840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55ac30987990_0 .net/2u *"_ivl_170", 5 0, L_0x7f1df2d6c840;  1 drivers
v0x55ac30987a70_0 .net *"_ivl_172", 0 0, L_0x55ac309a3f20;  1 drivers
v0x55ac30987b30_0 .net *"_ivl_175", 0 0, L_0x55ac309a4110;  1 drivers
L_0x7f1df2d6c888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55ac30987bf0_0 .net/2u *"_ivl_178", 5 0, L_0x7f1df2d6c888;  1 drivers
v0x55ac30987cd0_0 .net *"_ivl_180", 0 0, L_0x55ac309a4380;  1 drivers
L_0x7f1df2d6c8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55ac30987d90_0 .net/2u *"_ivl_184", 5 0, L_0x7f1df2d6c8d0;  1 drivers
v0x55ac30987e70_0 .net *"_ivl_186", 0 0, L_0x55ac309a4220;  1 drivers
L_0x7f1df2d6c918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ac30987f30_0 .net/2u *"_ivl_190", 0 0, L_0x7f1df2d6c918;  1 drivers
v0x55ac30988010_0 .net *"_ivl_20", 31 0, L_0x55ac309a00f0;  1 drivers
L_0x7f1df2d6c960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55ac309880f0_0 .net/2u *"_ivl_200", 4 0, L_0x7f1df2d6c960;  1 drivers
v0x55ac309881d0_0 .net *"_ivl_203", 4 0, L_0x55ac309a4f50;  1 drivers
v0x55ac309882b0_0 .net *"_ivl_205", 4 0, L_0x55ac309a5170;  1 drivers
v0x55ac30988390_0 .net *"_ivl_206", 4 0, L_0x55ac309a5210;  1 drivers
v0x55ac30988470_0 .net *"_ivl_213", 0 0, L_0x55ac309a57d0;  1 drivers
L_0x7f1df2d6c9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ac30988530_0 .net/2u *"_ivl_214", 31 0, L_0x7f1df2d6c9a8;  1 drivers
v0x55ac30988610_0 .net *"_ivl_216", 31 0, L_0x55ac309a5910;  1 drivers
v0x55ac309886f0_0 .net *"_ivl_218", 31 0, L_0x55ac309a5bc0;  1 drivers
v0x55ac309887d0_0 .net *"_ivl_220", 31 0, L_0x55ac309a5d50;  1 drivers
v0x55ac309888b0_0 .net *"_ivl_222", 31 0, L_0x55ac309a6090;  1 drivers
L_0x7f1df2d6c138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30988990_0 .net *"_ivl_23", 25 0, L_0x7f1df2d6c138;  1 drivers
v0x55ac30988a70_0 .net *"_ivl_235", 0 0, L_0x55ac309a7b30;  1 drivers
L_0x7f1df2d6cb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ac30988b30_0 .net/2u *"_ivl_238", 31 0, L_0x7f1df2d6cb58;  1 drivers
L_0x7f1df2d6c180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ac30988c10_0 .net/2u *"_ivl_24", 31 0, L_0x7f1df2d6c180;  1 drivers
v0x55ac30988cf0_0 .net *"_ivl_243", 15 0, L_0x55ac309a7ff0;  1 drivers
v0x55ac30988dd0_0 .net *"_ivl_244", 17 0, L_0x55ac309a8260;  1 drivers
L_0x7f1df2d6cba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac30988eb0_0 .net *"_ivl_247", 1 0, L_0x7f1df2d6cba0;  1 drivers
v0x55ac30988f90_0 .net *"_ivl_250", 15 0, L_0x55ac309a83a0;  1 drivers
L_0x7f1df2d6cbe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac30989070_0 .net *"_ivl_252", 1 0, L_0x7f1df2d6cbe8;  1 drivers
v0x55ac30989150_0 .net *"_ivl_255", 0 0, L_0x55ac309a87b0;  1 drivers
L_0x7f1df2d6cc30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55ac30989230_0 .net/2u *"_ivl_256", 13 0, L_0x7f1df2d6cc30;  1 drivers
L_0x7f1df2d6cc78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30989310_0 .net/2u *"_ivl_258", 13 0, L_0x7f1df2d6cc78;  1 drivers
v0x55ac30989800_0 .net *"_ivl_26", 0 0, L_0x55ac309a0230;  1 drivers
v0x55ac309898c0_0 .net *"_ivl_260", 13 0, L_0x55ac309a8a90;  1 drivers
v0x55ac309899a0_0 .net *"_ivl_28", 31 0, L_0x55ac309a03c0;  1 drivers
L_0x7f1df2d6c1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30989a80_0 .net *"_ivl_31", 25 0, L_0x7f1df2d6c1c8;  1 drivers
L_0x7f1df2d6c210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ac30989b60_0 .net/2u *"_ivl_32", 31 0, L_0x7f1df2d6c210;  1 drivers
v0x55ac30989c40_0 .net *"_ivl_34", 0 0, L_0x55ac309a04b0;  1 drivers
v0x55ac30989d00_0 .net *"_ivl_4", 31 0, L_0x55ac3098fb30;  1 drivers
v0x55ac30989de0_0 .net *"_ivl_45", 2 0, L_0x55ac309a07a0;  1 drivers
L_0x7f1df2d6c258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ac30989ec0_0 .net/2u *"_ivl_46", 2 0, L_0x7f1df2d6c258;  1 drivers
v0x55ac30989fa0_0 .net *"_ivl_51", 2 0, L_0x55ac309a0a60;  1 drivers
L_0x7f1df2d6c2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55ac3098a080_0 .net/2u *"_ivl_52", 2 0, L_0x7f1df2d6c2a0;  1 drivers
v0x55ac3098a160_0 .net *"_ivl_57", 0 0, L_0x55ac309a0cf0;  1 drivers
v0x55ac3098a220_0 .net *"_ivl_59", 0 0, L_0x55ac309a09f0;  1 drivers
v0x55ac3098a2e0_0 .net *"_ivl_61", 0 0, L_0x55ac309682b0;  1 drivers
v0x55ac3098a3a0_0 .net *"_ivl_63", 0 0, L_0x55ac3090b1a0;  1 drivers
v0x55ac3098a460_0 .net *"_ivl_65", 0 0, L_0x55ac309a0f90;  1 drivers
L_0x7f1df2d6c018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac3098a520_0 .net *"_ivl_7", 25 0, L_0x7f1df2d6c018;  1 drivers
v0x55ac3098a600_0 .net *"_ivl_70", 31 0, L_0x55ac309a1280;  1 drivers
L_0x7f1df2d6c2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac3098a6e0_0 .net *"_ivl_73", 25 0, L_0x7f1df2d6c2e8;  1 drivers
L_0x7f1df2d6c330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ac3098a7c0_0 .net/2u *"_ivl_74", 31 0, L_0x7f1df2d6c330;  1 drivers
v0x55ac3098a8a0_0 .net *"_ivl_76", 0 0, L_0x55ac309a13b0;  1 drivers
v0x55ac3098a960_0 .net *"_ivl_78", 31 0, L_0x55ac309a1520;  1 drivers
L_0x7f1df2d6c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac3098aa40_0 .net/2u *"_ivl_8", 31 0, L_0x7f1df2d6c060;  1 drivers
L_0x7f1df2d6c378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac3098ab20_0 .net *"_ivl_81", 25 0, L_0x7f1df2d6c378;  1 drivers
L_0x7f1df2d6c3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ac3098ac00_0 .net/2u *"_ivl_82", 31 0, L_0x7f1df2d6c3c0;  1 drivers
v0x55ac3098ace0_0 .net *"_ivl_84", 0 0, L_0x55ac309a16b0;  1 drivers
v0x55ac3098ada0_0 .net *"_ivl_87", 0 0, L_0x55ac309a1820;  1 drivers
v0x55ac3098ae80_0 .net *"_ivl_88", 31 0, L_0x55ac309a15c0;  1 drivers
L_0x7f1df2d6c408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac3098af60_0 .net *"_ivl_91", 30 0, L_0x7f1df2d6c408;  1 drivers
L_0x7f1df2d6c450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ac3098b040_0 .net/2u *"_ivl_92", 31 0, L_0x7f1df2d6c450;  1 drivers
v0x55ac3098b120_0 .net *"_ivl_94", 0 0, L_0x55ac309a1a10;  1 drivers
v0x55ac3098b1e0_0 .net *"_ivl_97", 0 0, L_0x55ac309a1c40;  1 drivers
v0x55ac3098b2a0_0 .net "active", 0 0, L_0x55ac309a8f60;  alias, 1 drivers
v0x55ac3098b360_0 .net "alu_op1", 31 0, L_0x55ac309a6c60;  1 drivers
v0x55ac3098b420_0 .net "alu_op2", 31 0, L_0x55ac309a6db0;  1 drivers
v0x55ac3098b4e0_0 .net "alui_instr", 0 0, L_0x55ac309a08d0;  1 drivers
v0x55ac3098b5a0_0 .net "b_flag", 0 0, v0x55ac30981c40_0;  1 drivers
v0x55ac3098b640_0 .net "b_imm", 17 0, L_0x55ac309a8670;  1 drivers
v0x55ac3098b700_0 .net "b_offset", 31 0, L_0x55ac309a8c20;  1 drivers
v0x55ac3098b7e0_0 .net "clk", 0 0, v0x55ac3098e850_0;  1 drivers
v0x55ac3098b880_0 .net "clk_enable", 0 0, v0x55ac3098e8f0_0;  1 drivers
v0x55ac3098b920_0 .var "cpu_active", 0 0;
v0x55ac3098b9c0_0 .net "curr_addr", 31 0, v0x55ac30982f30_0;  1 drivers
v0x55ac3098bab0_0 .net "curr_addr_p4", 31 0, L_0x55ac309a7df0;  1 drivers
v0x55ac3098bb70_0 .net "data_address", 31 0, L_0x55ac309a6eb0;  alias, 1 drivers
v0x55ac3098bc50_0 .net "data_read", 0 0, L_0x55ac309a4a30;  alias, 1 drivers
v0x55ac3098bd10_0 .net "data_readdata", 31 0, v0x55ac3098eb70_0;  1 drivers
v0x55ac3098bdf0_0 .net "data_write", 0 0, L_0x55ac309a4850;  alias, 1 drivers
v0x55ac3098beb0_0 .net "data_writedata", 31 0, L_0x55ac309a6ba0;  alias, 1 drivers
v0x55ac3098bf90_0 .net "funct_code", 5 0, L_0x55ac3098fa00;  1 drivers
v0x55ac3098c070_0 .net "hi_out", 31 0, v0x55ac309835c0_0;  1 drivers
v0x55ac3098c160_0 .net "hl_reg_enable", 0 0, L_0x55ac309a7ba0;  1 drivers
v0x55ac3098c200_0 .net "instr_address", 31 0, L_0x55ac309a7e90;  alias, 1 drivers
v0x55ac3098c2c0_0 .net "instr_opcode", 5 0, L_0x55ac3098f960;  1 drivers
v0x55ac3098c3a0_0 .net "instr_readdata", 31 0, v0x55ac3098ef40_0;  1 drivers
v0x55ac3098c460_0 .net "j_imm", 0 0, L_0x55ac309a2da0;  1 drivers
v0x55ac3098c500_0 .net "j_reg", 0 0, L_0x55ac309a34f0;  1 drivers
v0x55ac3098c5c0_0 .net "l_type", 0 0, L_0x55ac309a0b00;  1 drivers
v0x55ac3098c680_0 .net "link_const", 0 0, L_0x55ac309a1d50;  1 drivers
v0x55ac3098c740_0 .net "link_reg", 0 0, L_0x55ac309a25f0;  1 drivers
v0x55ac3098c800_0 .net "lo_out", 31 0, v0x55ac30983e10_0;  1 drivers
v0x55ac3098c8f0_0 .net "lw", 0 0, L_0x55ac3099fe30;  1 drivers
v0x55ac3098c990_0 .net "mem_read", 0 0, L_0x55ac30965380;  1 drivers
v0x55ac3098ca50_0 .net "mem_to_reg", 0 0, L_0x55ac30965df0;  1 drivers
v0x55ac3098d320_0 .net "mem_write", 0 0, L_0x55ac309a1160;  1 drivers
v0x55ac3098d3e0_0 .net "memaddroffset", 31 0, v0x55ac30982080_0;  1 drivers
v0x55ac3098d4d0_0 .net "mfhi", 0 0, L_0x55ac309a4470;  1 drivers
v0x55ac3098d570_0 .net "mflo", 0 0, L_0x55ac309a4790;  1 drivers
v0x55ac3098d630_0 .net "movefrom", 0 0, L_0x55ac3095b660;  1 drivers
v0x55ac3098d6f0_0 .net "muldiv", 0 0, L_0x55ac309a42c0;  1 drivers
v0x55ac3098d7b0_0 .var "next_instr_addr", 31 0;
v0x55ac3098d8a0_0 .net "pc_enable", 0 0, L_0x55ac309a9170;  1 drivers
v0x55ac3098d970_0 .net "r_format", 0 0, L_0x55ac3099fc90;  1 drivers
v0x55ac3098da10_0 .net "reg_a_read_data", 31 0, L_0x55ac309a59b0;  1 drivers
v0x55ac3098dae0_0 .net "reg_a_read_index", 4 0, L_0x55ac309a4c00;  1 drivers
v0x55ac3098dbb0_0 .net "reg_b_read_data", 31 0, L_0x55ac309a6a20;  1 drivers
v0x55ac3098dc80_0 .net "reg_b_read_index", 4 0, L_0x55ac309a4e60;  1 drivers
v0x55ac3098dd50_0 .net "reg_dst", 0 0, L_0x55ac308c9c70;  1 drivers
v0x55ac3098ddf0_0 .net "reg_write", 0 0, L_0x55ac309a10a0;  1 drivers
v0x55ac3098deb0_0 .net "reg_write_data", 31 0, L_0x55ac309a6220;  1 drivers
v0x55ac3098dfa0_0 .net "reg_write_enable", 0 0, L_0x55ac309a56c0;  1 drivers
v0x55ac3098e070_0 .net "reg_write_index", 4 0, L_0x55ac309a5530;  1 drivers
v0x55ac3098e140_0 .net "register_v0", 31 0, L_0x55ac309a6b30;  alias, 1 drivers
v0x55ac3098e210_0 .net "reset", 0 0, v0x55ac3098f0d0_0;  1 drivers
v0x55ac3098e340_0 .net "result", 31 0, v0x55ac309824e0_0;  1 drivers
v0x55ac3098e410_0 .net "result_hi", 31 0, v0x55ac30981de0_0;  1 drivers
v0x55ac3098e4b0_0 .net "result_lo", 31 0, v0x55ac30981fa0_0;  1 drivers
v0x55ac3098e550_0 .net "sw", 0 0, L_0x55ac3099ff50;  1 drivers
E_0x55ac308b7730/0 .event anyedge, v0x55ac30981c40_0, v0x55ac3098bab0_0, v0x55ac3098b700_0, v0x55ac3098c460_0;
E_0x55ac308b7730/1 .event anyedge, v0x55ac30981ec0_0, v0x55ac3098c500_0, v0x55ac30984c00_0;
E_0x55ac308b7730 .event/or E_0x55ac308b7730/0, E_0x55ac308b7730/1;
L_0x55ac3098f960 .part v0x55ac3098ef40_0, 26, 6;
L_0x55ac3098fa00 .part v0x55ac3098ef40_0, 0, 6;
L_0x55ac3098fb30 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c018;
L_0x55ac3099fc90 .cmp/eq 32, L_0x55ac3098fb30, L_0x7f1df2d6c060;
L_0x55ac3099fe30 .cmp/eq 6, L_0x55ac3098f960, L_0x7f1df2d6c0a8;
L_0x55ac3099ff50 .cmp/eq 6, L_0x55ac3098f960, L_0x7f1df2d6c0f0;
L_0x55ac309a00f0 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c138;
L_0x55ac309a0230 .cmp/eq 32, L_0x55ac309a00f0, L_0x7f1df2d6c180;
L_0x55ac309a03c0 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c1c8;
L_0x55ac309a04b0 .cmp/eq 32, L_0x55ac309a03c0, L_0x7f1df2d6c210;
L_0x55ac309a07a0 .part L_0x55ac3098f960, 3, 3;
L_0x55ac309a08d0 .cmp/eq 3, L_0x55ac309a07a0, L_0x7f1df2d6c258;
L_0x55ac309a0a60 .part L_0x55ac3098f960, 3, 3;
L_0x55ac309a0b00 .cmp/eq 3, L_0x55ac309a0a60, L_0x7f1df2d6c2a0;
L_0x55ac309a0cf0 .reduce/nor L_0x55ac309a42c0;
L_0x55ac309a1280 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c2e8;
L_0x55ac309a13b0 .cmp/eq 32, L_0x55ac309a1280, L_0x7f1df2d6c330;
L_0x55ac309a1520 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c378;
L_0x55ac309a16b0 .cmp/eq 32, L_0x55ac309a1520, L_0x7f1df2d6c3c0;
L_0x55ac309a1820 .part v0x55ac3098ef40_0, 20, 1;
L_0x55ac309a15c0 .concat [ 1 31 0 0], L_0x55ac309a1820, L_0x7f1df2d6c408;
L_0x55ac309a1a10 .cmp/eq 32, L_0x55ac309a15c0, L_0x7f1df2d6c450;
L_0x55ac309a1f20 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c498;
L_0x55ac309a2120 .cmp/eq 32, L_0x55ac309a1f20, L_0x7f1df2d6c4e0;
L_0x55ac309a2330 .part v0x55ac3098ef40_0, 0, 6;
L_0x55ac309a23d0 .cmp/eq 6, L_0x55ac309a2330, L_0x7f1df2d6c528;
L_0x55ac309a2750 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c570;
L_0x55ac309a2840 .cmp/eq 32, L_0x55ac309a2750, L_0x7f1df2d6c5b8;
L_0x55ac309a2a70 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c600;
L_0x55ac309a2b60 .cmp/eq 32, L_0x55ac309a2a70, L_0x7f1df2d6c648;
L_0x55ac309a2f30 .concat [ 6 26 0 0], L_0x55ac3098f960, L_0x7f1df2d6c690;
L_0x55ac309a3020 .cmp/eq 32, L_0x55ac309a2f30, L_0x7f1df2d6c6d8;
L_0x55ac309a3270 .part v0x55ac3098ef40_0, 0, 6;
L_0x55ac309a3310 .cmp/eq 6, L_0x55ac309a3270, L_0x7f1df2d6c720;
L_0x55ac309a3570 .part v0x55ac3098ef40_0, 0, 6;
L_0x55ac309a3610 .cmp/eq 6, L_0x55ac309a3570, L_0x7f1df2d6c768;
L_0x55ac309a39b0 .part L_0x55ac3098fa00, 3, 2;
L_0x55ac309a3aa0 .cmp/eq 2, L_0x55ac309a39b0, L_0x7f1df2d6c7b0;
L_0x55ac309a3d20 .cmp/eq 6, L_0x55ac3098fa00, L_0x7f1df2d6c7f8;
L_0x55ac309a3f20 .cmp/eq 6, L_0x55ac3098fa00, L_0x7f1df2d6c840;
L_0x55ac309a4380 .cmp/eq 6, L_0x55ac3098fa00, L_0x7f1df2d6c888;
L_0x55ac309a4220 .cmp/eq 6, L_0x55ac3098fa00, L_0x7f1df2d6c8d0;
L_0x55ac309a4850 .functor MUXZ 1, L_0x7f1df2d6c918, L_0x55ac309a1160, L_0x55ac309a8f60, C4<>;
L_0x55ac309a4c00 .part v0x55ac3098ef40_0, 21, 5;
L_0x55ac309a4e60 .part v0x55ac3098ef40_0, 16, 5;
L_0x55ac309a4f50 .part v0x55ac3098ef40_0, 11, 5;
L_0x55ac309a5170 .part v0x55ac3098ef40_0, 16, 5;
L_0x55ac309a5210 .functor MUXZ 5, L_0x55ac309a5170, L_0x55ac309a4f50, L_0x55ac308c9c70, C4<>;
L_0x55ac309a5530 .functor MUXZ 5, L_0x55ac309a5210, L_0x7f1df2d6c960, L_0x55ac309a1d50, C4<>;
L_0x55ac309a5910 .arith/sum 32, L_0x55ac309a7df0, L_0x7f1df2d6c9a8;
L_0x55ac309a5bc0 .functor MUXZ 32, v0x55ac309824e0_0, v0x55ac3098eb70_0, L_0x55ac30965df0, C4<>;
L_0x55ac309a5d50 .functor MUXZ 32, L_0x55ac309a5bc0, v0x55ac30983e10_0, L_0x55ac309a4790, C4<>;
L_0x55ac309a6090 .functor MUXZ 32, L_0x55ac309a5d50, v0x55ac309835c0_0, L_0x55ac309a4470, C4<>;
L_0x55ac309a6220 .functor MUXZ 32, L_0x55ac309a6090, L_0x55ac309a5910, L_0x55ac309a57d0, C4<>;
L_0x55ac309a7df0 .arith/sum 32, v0x55ac30982f30_0, L_0x7f1df2d6cb58;
L_0x55ac309a7ff0 .part v0x55ac3098ef40_0, 0, 16;
L_0x55ac309a8260 .concat [ 16 2 0 0], L_0x55ac309a7ff0, L_0x7f1df2d6cba0;
L_0x55ac309a83a0 .part L_0x55ac309a8260, 0, 16;
L_0x55ac309a8670 .concat [ 2 16 0 0], L_0x7f1df2d6cbe8, L_0x55ac309a83a0;
L_0x55ac309a87b0 .part L_0x55ac309a8670, 17, 1;
L_0x55ac309a8a90 .functor MUXZ 14, L_0x7f1df2d6cc78, L_0x7f1df2d6cc30, L_0x55ac309a87b0, C4<>;
L_0x55ac309a8c20 .concat [ 18 14 0 0], L_0x55ac309a8670, L_0x55ac309a8a90;
S_0x55ac3095ed60 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x55ac3094cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55ac309683d0_0 .net *"_ivl_10", 15 0, L_0x55ac309a71f0;  1 drivers
v0x55ac309815f0_0 .net *"_ivl_13", 15 0, L_0x55ac309a7330;  1 drivers
L_0x7f1df2d6cb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac309816d0_0 .net/2u *"_ivl_16", 15 0, L_0x7f1df2d6cb10;  1 drivers
v0x55ac30981790_0 .net *"_ivl_19", 15 0, L_0x55ac309a7760;  1 drivers
v0x55ac30981870_0 .net *"_ivl_5", 0 0, L_0x55ac309a7150;  1 drivers
L_0x7f1df2d6ca80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55ac309819a0_0 .net/2u *"_ivl_6", 15 0, L_0x7f1df2d6ca80;  1 drivers
L_0x7f1df2d6cac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ac30981a80_0 .net/2u *"_ivl_8", 15 0, L_0x7f1df2d6cac8;  1 drivers
v0x55ac30981b60_0 .net "addr_rt", 4 0, L_0x55ac309a7a30;  1 drivers
v0x55ac30981c40_0 .var "b_flag", 0 0;
v0x55ac30981d00_0 .net "funct", 5 0, L_0x55ac309a70b0;  1 drivers
v0x55ac30981de0_0 .var "hi", 31 0;
v0x55ac30981ec0_0 .net "instructionword", 31 0, v0x55ac3098ef40_0;  alias, 1 drivers
v0x55ac30981fa0_0 .var "lo", 31 0;
v0x55ac30982080_0 .var "memaddroffset", 31 0;
v0x55ac30982160_0 .var "multresult", 63 0;
v0x55ac30982240_0 .net "op1", 31 0, L_0x55ac309a6c60;  alias, 1 drivers
v0x55ac30982320_0 .net "op2", 31 0, L_0x55ac309a6db0;  alias, 1 drivers
v0x55ac30982400_0 .net "opcode", 5 0, L_0x55ac309a7010;  1 drivers
v0x55ac309824e0_0 .var "result", 31 0;
v0x55ac309825c0_0 .net "shamt", 4 0, L_0x55ac309a7990;  1 drivers
v0x55ac309826a0_0 .net/s "sign_op1", 31 0, L_0x55ac309a6c60;  alias, 1 drivers
v0x55ac30982760_0 .net/s "sign_op2", 31 0, L_0x55ac309a6db0;  alias, 1 drivers
v0x55ac30982800_0 .net "simmediatedata", 31 0, L_0x55ac309a75e0;  1 drivers
v0x55ac309828c0_0 .net "uimmediatedata", 31 0, L_0x55ac309a7800;  1 drivers
v0x55ac309829a0_0 .net "unsign_op1", 31 0, L_0x55ac309a6c60;  alias, 1 drivers
v0x55ac30982a60_0 .net "unsign_op2", 31 0, L_0x55ac309a6db0;  alias, 1 drivers
E_0x55ac3096b860/0 .event anyedge, v0x55ac30982400_0, v0x55ac30981d00_0, v0x55ac30982320_0, v0x55ac309825c0_0;
E_0x55ac3096b860/1 .event anyedge, v0x55ac30982240_0, v0x55ac30982160_0, v0x55ac30981b60_0, v0x55ac30982800_0;
E_0x55ac3096b860/2 .event anyedge, v0x55ac309828c0_0;
E_0x55ac3096b860 .event/or E_0x55ac3096b860/0, E_0x55ac3096b860/1, E_0x55ac3096b860/2;
L_0x55ac309a7010 .part v0x55ac3098ef40_0, 26, 6;
L_0x55ac309a70b0 .part v0x55ac3098ef40_0, 0, 6;
L_0x55ac309a7150 .part v0x55ac3098ef40_0, 15, 1;
L_0x55ac309a71f0 .functor MUXZ 16, L_0x7f1df2d6cac8, L_0x7f1df2d6ca80, L_0x55ac309a7150, C4<>;
L_0x55ac309a7330 .part v0x55ac3098ef40_0, 0, 16;
L_0x55ac309a75e0 .concat [ 16 16 0 0], L_0x55ac309a7330, L_0x55ac309a71f0;
L_0x55ac309a7760 .part v0x55ac3098ef40_0, 0, 16;
L_0x55ac309a7800 .concat [ 16 16 0 0], L_0x55ac309a7760, L_0x7f1df2d6cb10;
L_0x55ac309a7990 .part v0x55ac3098ef40_0, 6, 5;
L_0x55ac309a7a30 .part v0x55ac3098ef40_0, 16, 5;
S_0x55ac30982cc0 .scope module, "cpu_pc" "pc" 4 234, 6 1 0, S_0x55ac3094cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55ac30982e70_0 .net "clk", 0 0, v0x55ac3098e850_0;  alias, 1 drivers
v0x55ac30982f30_0 .var "curr_addr", 31 0;
v0x55ac30983010_0 .net "enable", 0 0, L_0x55ac309a9170;  alias, 1 drivers
v0x55ac309830b0_0 .net "next_addr", 31 0, v0x55ac3098d7b0_0;  1 drivers
v0x55ac30983190_0 .net "reset", 0 0, v0x55ac3098f0d0_0;  alias, 1 drivers
S_0x55ac30983340 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x55ac3094cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55ac30983520_0 .net "clk", 0 0, v0x55ac3098e850_0;  alias, 1 drivers
v0x55ac309835c0_0 .var "data", 31 0;
v0x55ac30983680_0 .net "data_in", 31 0, v0x55ac30981de0_0;  alias, 1 drivers
v0x55ac30983780_0 .net "data_out", 31 0, v0x55ac309835c0_0;  alias, 1 drivers
v0x55ac30983840_0 .net "enable", 0 0, L_0x55ac309a7ba0;  alias, 1 drivers
v0x55ac30983950_0 .net "reset", 0 0, v0x55ac3098f0d0_0;  alias, 1 drivers
S_0x55ac30983aa0 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x55ac3094cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55ac30983d00_0 .net "clk", 0 0, v0x55ac3098e850_0;  alias, 1 drivers
v0x55ac30983e10_0 .var "data", 31 0;
v0x55ac30983ef0_0 .net "data_in", 31 0, v0x55ac30981fa0_0;  alias, 1 drivers
v0x55ac30983fc0_0 .net "data_out", 31 0, v0x55ac30983e10_0;  alias, 1 drivers
v0x55ac30984080_0 .net "enable", 0 0, L_0x55ac309a7ba0;  alias, 1 drivers
v0x55ac30984170_0 .net "reset", 0 0, v0x55ac3098f0d0_0;  alias, 1 drivers
S_0x55ac309842e0 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x55ac3094cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55ac309a59b0 .functor BUFZ 32, L_0x55ac309a65c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ac309a6a20 .functor BUFZ 32, L_0x55ac309a6840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ac30985060_2 .array/port v0x55ac30985060, 2;
L_0x55ac309a6b30 .functor BUFZ 32, v0x55ac30985060_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ac30984510_0 .net *"_ivl_0", 31 0, L_0x55ac309a65c0;  1 drivers
v0x55ac30984610_0 .net *"_ivl_10", 6 0, L_0x55ac309a68e0;  1 drivers
L_0x7f1df2d6ca38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac309846f0_0 .net *"_ivl_13", 1 0, L_0x7f1df2d6ca38;  1 drivers
v0x55ac309847b0_0 .net *"_ivl_2", 6 0, L_0x55ac309a6660;  1 drivers
L_0x7f1df2d6c9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ac30984890_0 .net *"_ivl_5", 1 0, L_0x7f1df2d6c9f0;  1 drivers
v0x55ac309849c0_0 .net *"_ivl_8", 31 0, L_0x55ac309a6840;  1 drivers
v0x55ac30984aa0_0 .net "r_clk", 0 0, v0x55ac3098e850_0;  alias, 1 drivers
v0x55ac30984b40_0 .net "r_clk_enable", 0 0, v0x55ac3098e8f0_0;  alias, 1 drivers
v0x55ac30984c00_0 .net "read_data1", 31 0, L_0x55ac309a59b0;  alias, 1 drivers
v0x55ac30984ce0_0 .net "read_data2", 31 0, L_0x55ac309a6a20;  alias, 1 drivers
v0x55ac30984dc0_0 .net "read_reg1", 4 0, L_0x55ac309a4c00;  alias, 1 drivers
v0x55ac30984ea0_0 .net "read_reg2", 4 0, L_0x55ac309a4e60;  alias, 1 drivers
v0x55ac30984f80_0 .net "register_v0", 31 0, L_0x55ac309a6b30;  alias, 1 drivers
v0x55ac30985060 .array "registers", 0 31, 31 0;
v0x55ac30985630_0 .net "reset", 0 0, v0x55ac3098f0d0_0;  alias, 1 drivers
v0x55ac309856d0_0 .net "write_control", 0 0, L_0x55ac309a56c0;  alias, 1 drivers
v0x55ac30985790_0 .net "write_data", 31 0, L_0x55ac309a6220;  alias, 1 drivers
v0x55ac30985980_0 .net "write_reg", 4 0, L_0x55ac309a5530;  alias, 1 drivers
L_0x55ac309a65c0 .array/port v0x55ac30985060, L_0x55ac309a6660;
L_0x55ac309a6660 .concat [ 5 2 0 0], L_0x55ac309a4c00, L_0x7f1df2d6c9f0;
L_0x55ac309a6840 .array/port v0x55ac30985060, L_0x55ac309a68e0;
L_0x55ac309a68e0 .concat [ 5 2 0 0], L_0x55ac309a4e60, L_0x7f1df2d6ca38;
S_0x55ac30939a70 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f1df2db8078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ac3098f170_0 .net "clk", 0 0, o0x7f1df2db8078;  0 drivers
o0x7f1df2db80a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ac3098f210_0 .net "data_address", 31 0, o0x7f1df2db80a8;  0 drivers
o0x7f1df2db80d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ac3098f2f0_0 .net "data_read", 0 0, o0x7f1df2db80d8;  0 drivers
v0x55ac3098f390_0 .var "data_readdata", 31 0;
o0x7f1df2db8138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ac3098f470_0 .net "data_write", 0 0, o0x7f1df2db8138;  0 drivers
o0x7f1df2db8168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ac3098f580_0 .net "data_writedata", 31 0, o0x7f1df2db8168;  0 drivers
S_0x55ac3094c360 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f1df2db82b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ac3098f720_0 .net "instr_address", 31 0, o0x7f1df2db82b8;  0 drivers
v0x55ac3098f820_0 .var "instr_readdata", 31 0;
    .scope S_0x55ac309842e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ac30985060, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55ac309842e0;
T_1 ;
    %wait E_0x55ac308b76f0;
    %load/vec4 v0x55ac30985630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ac30984b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55ac309856d0_0;
    %load/vec4 v0x55ac30985980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55ac30985790_0;
    %load/vec4 v0x55ac30985980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ac30985060, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ac3095ed60;
T_2 ;
    %wait E_0x55ac3096b860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %load/vec4 v0x55ac30982400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55ac30981d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55ac30982a60_0;
    %ix/getv 4, v0x55ac309825c0_0;
    %shiftl 4;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55ac30982a60_0;
    %ix/getv 4, v0x55ac309825c0_0;
    %shiftr 4;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55ac30982a60_0;
    %ix/getv 4, v0x55ac309825c0_0;
    %shiftr 4;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55ac30982a60_0;
    %ix/getv 4, v0x55ac309829a0_0;
    %shiftl 4;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55ac30982a60_0;
    %ix/getv 4, v0x55ac309829a0_0;
    %shiftr 4;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55ac30982a60_0;
    %ix/getv 4, v0x55ac309829a0_0;
    %shiftr 4;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55ac309826a0_0;
    %pad/s 64;
    %load/vec4 v0x55ac30982760_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55ac30982160_0, 0, 64;
    %load/vec4 v0x55ac30982160_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ac30981de0_0, 0, 32;
    %load/vec4 v0x55ac30982160_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ac30981fa0_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55ac309829a0_0;
    %pad/u 64;
    %load/vec4 v0x55ac30982a60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55ac30982160_0, 0, 64;
    %load/vec4 v0x55ac30982160_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ac30981de0_0, 0, 32;
    %load/vec4 v0x55ac30982160_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ac30981fa0_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55ac309826a0_0;
    %load/vec4 v0x55ac30982760_0;
    %mod/s;
    %store/vec4 v0x55ac30981de0_0, 0, 32;
    %load/vec4 v0x55ac309826a0_0;
    %load/vec4 v0x55ac30982760_0;
    %div/s;
    %store/vec4 v0x55ac30981fa0_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %mod;
    %store/vec4 v0x55ac30981de0_0, 0, 32;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %div;
    %store/vec4 v0x55ac30981fa0_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55ac30982240_0;
    %store/vec4 v0x55ac30981de0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55ac30982240_0;
    %store/vec4 v0x55ac30981fa0_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55ac309826a0_0;
    %load/vec4 v0x55ac30982760_0;
    %add;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %add;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55ac309826a0_0;
    %load/vec4 v0x55ac30982760_0;
    %sub;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %sub;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %and;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %or;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %xor;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %or;
    %inv;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55ac309826a0_0;
    %load/vec4 v0x55ac30982760_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982a60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55ac30981b60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55ac30982240_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55ac30982240_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55ac30982240_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55ac30982240_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55ac30982240_0;
    %load/vec4 v0x55ac30982320_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55ac30982240_0;
    %load/vec4 v0x55ac30982320_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55ac30982240_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55ac30982240_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac30981c40_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55ac309826a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55ac309826a0_0;
    %load/vec4 v0x55ac30982800_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac309828c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac309828c0_0;
    %and;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac309828c0_0;
    %or;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac309828c0_0;
    %xor;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55ac309828c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ac309824e0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac30982080_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac30982080_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac30982080_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac30982080_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac30982080_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac30982080_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac30982080_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55ac309829a0_0;
    %load/vec4 v0x55ac30982800_0;
    %add;
    %store/vec4 v0x55ac30982080_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55ac30983aa0;
T_3 ;
    %wait E_0x55ac308b76f0;
    %load/vec4 v0x55ac30984170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ac30983e10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ac30984080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55ac30983ef0_0;
    %assign/vec4 v0x55ac30983e10_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ac30983340;
T_4 ;
    %wait E_0x55ac308b76f0;
    %load/vec4 v0x55ac30983950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ac309835c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ac30983840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55ac30983680_0;
    %assign/vec4 v0x55ac309835c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ac30982cc0;
T_5 ;
    %wait E_0x55ac308b76f0;
    %load/vec4 v0x55ac30983190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55ac30982f30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ac30983010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55ac309830b0_0;
    %assign/vec4 v0x55ac30982f30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ac3094cb60;
T_6 ;
    %wait E_0x55ac308b76f0;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x55ac3098e210_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55ac3098c3a0_0, v0x55ac3098b2a0_0, v0x55ac3098ddf0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55ac3098dae0_0, v0x55ac3098dc80_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55ac3098da10_0, v0x55ac3098dbb0_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55ac3098deb0_0, v0x55ac3098e340_0, v0x55ac3098e070_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55ac3098d6f0_0, v0x55ac3098e4b0_0, v0x55ac3098e410_0, v0x55ac3098c800_0, v0x55ac3098c070_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x55ac3098b9c0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ac3094cb60;
T_7 ;
    %wait E_0x55ac308b7730;
    %load/vec4 v0x55ac3098b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55ac3098bab0_0;
    %load/vec4 v0x55ac3098b700_0;
    %add;
    %store/vec4 v0x55ac3098d7b0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ac3098c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55ac3098bab0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55ac3098c3a0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55ac3098d7b0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55ac3098c500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55ac3098da10_0;
    %store/vec4 v0x55ac3098d7b0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55ac3098bab0_0;
    %store/vec4 v0x55ac3098d7b0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ac3094cb60;
T_8 ;
    %wait E_0x55ac308b76f0;
    %load/vec4 v0x55ac3098e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac3098b920_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55ac3098b9c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55ac3098b920_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ac3095f130;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac3098e850_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55ac3098e850_0;
    %inv;
    %store/vec4 v0x55ac3098e850_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55ac3095f130;
T_10 ;
    %fork t_1, S_0x55ac3094c730;
    %jmp t_0;
    .scope S_0x55ac3094c730;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac3098f0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ac3098e8f0_0, 0, 1;
    %wait E_0x55ac308b76f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ac3098f0d0_0, 0, 1;
    %wait E_0x55ac308b76f0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55ac30965140_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55ac309654a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ac30965f10_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x55ac3095b780_0, 0, 16;
    %load/vec4 v0x55ac30965140_0;
    %load/vec4 v0x55ac309654a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac30965f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac3095b780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac3095feb0_0, 0, 32;
    %load/vec4 v0x55ac3095feb0_0;
    %store/vec4 v0x55ac3098ef40_0, 0, 32;
    %wait E_0x55ac308b76f0;
    %delay 2, 0;
    %load/vec4 v0x55ac3098ec40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x55ac3098ea80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55ac3098efe0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x55ac3098efe0_0 {0 0 0};
T_10.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55ac30965140_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ac309654a0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55ac30965f10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ac3095b780_0, 0, 16;
    %load/vec4 v0x55ac30965140_0;
    %load/vec4 v0x55ac309654a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac30965f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac3095b780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac3095feb0_0, 0, 32;
    %load/vec4 v0x55ac3095feb0_0;
    %store/vec4 v0x55ac3098ef40_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x55ac3098eb70_0, 0, 32;
    %delay 2, 0;
    %wait E_0x55ac308b76f0;
    %delay 2, 0;
    %load/vec4 v0x55ac3098ec40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.7 ;
    %load/vec4 v0x55ac3098ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.9 ;
    %load/vec4 v0x55ac3098e9e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x55ac3098e9e0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55ac3098efe0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55ac30965140_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55ac309654a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ac30965f10_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x55ac3095b780_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x55ac3095b780_0 {0 0 0};
    %load/vec4 v0x55ac30965140_0;
    %load/vec4 v0x55ac309654a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac30965f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ac3095b780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ac3095feb0_0, 0, 32;
    %load/vec4 v0x55ac3095feb0_0;
    %store/vec4 v0x55ac3098ef40_0, 0, 32;
    %wait E_0x55ac308b76f0;
    %delay 2, 0;
    %load/vec4 v0x55ac3098ec40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.15 ;
    %load/vec4 v0x55ac3098ea80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %jmp T_10.17;
T_10.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.17 ;
    %load/vec4 v0x55ac3098efe0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x55ac3098efe0_0 {0 0 0};
T_10.19 ;
    %end;
    .scope S_0x55ac3095f130;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
