Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id AE99650E795
	for <lists+amd-gfx@lfdr.de>; Mon, 25 Apr 2022 19:56:06 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 08EF610EC67;
	Mon, 25 Apr 2022 17:56:05 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-oi1-x233.google.com (mail-oi1-x233.google.com
 [IPv6:2607:f8b0:4864:20::233])
 by gabe.freedesktop.org (Postfix) with ESMTPS id C70A510ECE0
 for <amd-gfx@lists.freedesktop.org>; Mon, 25 Apr 2022 17:56:03 +0000 (UTC)
Received: by mail-oi1-x233.google.com with SMTP id a10so17950139oif.9
 for <amd-gfx@lists.freedesktop.org>; Mon, 25 Apr 2022 10:56:03 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=v38BjQRnUVEZVc40dow7yJ7loBGxRIGT8faiyKqWbbc=;
 b=E6Z8MvGpVI/QNvdzpyr6PVx/ApYx+LWs+hNtzuKfx0gGFCTdDlGULb+aQ/bnd751/G
 KanalRwL3AtBT2FS+ABqvxcWsbtB+1Y1gFK47J13sQsJ7XY0jyxyslysTgepUIf+zBqk
 DY9GbxFpH+ipBkjlf5laraf8ILGSoby8tTce/qNGqs4t0lBgvmBe3+dGdmnxUvfFor17
 cz/O3WOAh8SV2ZM8S4NcX7E0Qmd2P+jVmbRxK3xp7Jix+2Gvq3FAMLionHXywN57nEm2
 BuaIZwKs7H57a2kB7L/RtTZyNAToH2KRf+WpffT17kpKLwQbuwnnmrze8F4fchSm8Ilb
 T3tw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=v38BjQRnUVEZVc40dow7yJ7loBGxRIGT8faiyKqWbbc=;
 b=SU+A1sxy3b8XX38+ECV4dRF/SYaNAHyNigNAx34FRsmY17wYnxt2/0aekKEAKq1LDl
 Kml5oJGUlpDbjniJATj/aybbY1OaOMtmuCDvXfsEe/aEdGgcosfM0KWu5wxT1wmcn39t
 T0xXPHJ+NJxNb+tytGJ28P+U5gcVzTY3JEzQjaXeavLS5h6iOpv8RkbK2/28Zb/nr7iM
 UfCLvDtu6MXFS2ZNWarqYvgwbWCBYNuHYsfgCZ/T5izmBGKzNTxD8sxAxkfm1DHTszuF
 1XdqxBazkNB95IpYcVyKxCl4ALYcvhYjqwfYFLWzttB427OYZXj3GHSD8bVHop2EI6+s
 wWkQ==
X-Gm-Message-State: AOAM533RzWt3BF9ezsRnNqAwFCjPYjhRlLhVKpHOsoBtzDE8C9L3RjnX
 b0ATjhy403s59CfnuQhFPmC+j0rLIkyY/1ptFTk=
X-Google-Smtp-Source: ABdhPJwW2SRaFG9B1yMgogiGH36Sk325jtT1CouBdAOz3s6twzw0eXgyHLqJHelWcRZ1D67bZTsu1RDS3NBdXAKh1P8=
X-Received: by 2002:aca:3d88:0:b0:321:141:ce0b with SMTP id
 k130-20020aca3d88000000b003210141ce0bmr12442695oia.200.1650909362866; Mon, 25
 Apr 2022 10:56:02 -0700 (PDT)
MIME-Version: 1.0
References: <CAHpOOhHgvsM0YzuhP+9j=PsJLp5s2t9xCmcCOg+LvSiQX8rqug@mail.gmail.com>
 <6b9f94ea-695b-22d7-5d95-e3d3f45c4ef3@gmail.com>
 <CAHpOOhE7r+m=t3qY3aYLdU2AKp+SBiaL2=M1D45bK=HpE7OB3g@mail.gmail.com>
 <33ff47fa-b719-faae-a63d-4a5c31213f93@gmail.com>
 <CAHpOOhFmZ+oSB0Jskwuho2rDP1V4t9tzMboKA1cMLYsotdUw0g@mail.gmail.com>
 <CAHpOOhFAaNqO6PgtHADMFG-AUiJYiAmTRAcWajuQoYZ=6-mgWw@mail.gmail.com>
 <35e5c8a5-6f1e-93f0-337b-7c8c5e23efc8@gmail.com>
In-Reply-To: <35e5c8a5-6f1e-93f0-337b-7c8c5e23efc8@gmail.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Mon, 25 Apr 2022 13:55:50 -0400
Message-ID: <CADnq5_Psm9VdAgEqZhc30LJLL_2AfzTULsApLf6rw0ySeHCL+Q@mail.gmail.com>
Subject: Re: [PATCH 1/2] Fix incorrect calculations of the wptr of the
 doorbells
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <ckoenig.leichtzumerken@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Emily Deng <emily.deng@amd.com>, Haohui Mai <ricetons@gmail.com>,
 amd-gfx list <amd-gfx@lists.freedesktop.org>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

I applied the patches, but I had to manually munge them to make them
apply since the formatting was all messed up.  Please use git
send-email in the future.

Alex

On Mon, Apr 25, 2022 at 12:03 PM Christian K=C3=B6nig
<ckoenig.leichtzumerken@gmail.com> wrote:
>
> Alex is usually picking up patches like this one here from the mailing li=
st.
>
> Feel free to add a Reviewed-by: Christian K=C3=B6nig
> <christian.koenig@amd.com> to the series.
>
> Thanks for the help,
> Christian.
>
> Am 25.04.22 um 14:44 schrieb Haohui Mai:
> > Your prompt reviews are highly appreciated. Thanks.
> >
> > A little bit off-topic -- I'm not too familiar with the whole process.
> > Just wondering, what else needs to be done in order to ensure the
> > patches get picked up in the next available merge window?
> >
> > Thanks,
> > Haohui
> >
> > On Mon, Apr 25, 2022 at 8:41 PM Haohui Mai <ricetons@gmail.com> wrote:
> >> This patch fixes the issue where the driver miscomputes the 64-bit
> >> values of the wptr of the SDMA doorbell when initializing the
> >> hardware. SDMA engines v4 and later on have full 64-bit registers for
> >> wptr thus they should be set properly.
> >>
> >> Older generation hardwares like CIK / SI have only 16 / 20 / 24bits
> >> for the WPTR, where the calls of lower_32_bits() will be removed in a
> >> following patch.
> >>
> >> Signed-off-by: Haohui Mai <ricetons@gmail.com>
> >> ---
> >>   drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
> >>   drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
> >>   drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
> >>   3 files changed, 10 insertions(+), 10 deletions(-)
> >>
> >>
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >> b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >> index d7e8f7232364..ff86c43b63d1 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >> @@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
> >> amdgpu_ring *ring)
> >>
> >>                  DRM_DEBUG("Using doorbell -- "
> >>                                  "wptr_offs =3D=3D 0x%08x "
> >> -                               "lower_32_bits(ring->wptr) << 2 =3D=3D=
 0x%08x "
> >> -                               "upper_32_bits(ring->wptr) << 2 =3D=3D=
 0x%08x\n",
> >> +                               "lower_32_bits(ring->wptr << 2) =3D=3D=
 0x%08x "
> >> +                               "upper_32_bits(ring->wptr << 2) =3D=3D=
 0x%08x\n",
> >>                                  ring->wptr_offs,
> >>                                  lower_32_bits(ring->wptr << 2),
> >>                                  upper_32_bits(ring->wptr << 2));
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >> index a8d49c005f73..627eb1f147c2 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >> @@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
> >> amdgpu_ring *ring)
> >>          if (ring->use_doorbell) {
> >>                  DRM_DEBUG("Using doorbell -- "
> >>                                  "wptr_offs =3D=3D 0x%08x "
> >> -                               "lower_32_bits(ring->wptr) << 2 =3D=3D=
 0x%08x "
> >> -                               "upper_32_bits(ring->wptr) << 2 =3D=3D=
 0x%08x\n",
> >> +                               "lower_32_bits(ring->wptr << 2) =3D=3D=
 0x%08x "
> >> +                               "upper_32_bits(ring->wptr << 2) =3D=3D=
 0x%08x\n",
> >>                                  ring->wptr_offs,
> >>                                  lower_32_bits(ring->wptr << 2),
> >>                                  upper_32_bits(ring->wptr << 2));
> >> @@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_devi=
ce *adev)
> >>
> >>                  if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
> >> register write for wptr */
> >>                          WREG32(sdma_v5_0_get_reg_offset(adev, i,
> >> mmSDMA0_GFX_RB_WPTR),
> >> -                              lower_32_bits(ring->wptr) << 2);
> >> +                              lower_32_bits(ring->wptr << 2));
> >>                          WREG32(sdma_v5_0_get_reg_offset(adev, i,
> >> mmSDMA0_GFX_RB_WPTR_HI),
> >> -                              upper_32_bits(ring->wptr) << 2);
> >> +                              upper_32_bits(ring->wptr << 2));
> >>                  }
> >>
> >>                  doorbell =3D RREG32_SOC15_IP(GC,
> >> sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
> >> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >> index 824eace69884..a5eb82bfeaa8 100644
> >> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >> @@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
> >> amdgpu_ring *ring)
> >>          if (ring->use_doorbell) {
> >>                  DRM_DEBUG("Using doorbell -- "
> >>                                  "wptr_offs =3D=3D 0x%08x "
> >> -                               "lower_32_bits(ring->wptr) << 2 =3D=3D=
 0x%08x "
> >> -                               "upper_32_bits(ring->wptr) << 2 =3D=3D=
 0x%08x\n",
> >> +                               "lower_32_bits(ring->wptr << 2) =3D=3D=
 0x%08x "
> >> +                               "upper_32_bits(ring->wptr << 2) =3D=3D=
 0x%08x\n",
> >>                                  ring->wptr_offs,
> >>                                  lower_32_bits(ring->wptr << 2),
> >>                                  upper_32_bits(ring->wptr << 2));
> >> @@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_devi=
ce *adev)
> >>                  WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
> >> mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);
> >>
> >>                  if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use
> >> register write for wptr */
> >> -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> >> mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr) << 2);
> >> -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> >> mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr) << 2);
> >> +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> >> mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr << 2));
> >> +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> >> mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr << 2));
> >>                  }
> >>
> >>                  doorbell =3D RREG32_SOC15_IP(GC,
> >> sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
> >> --
> >> 2.25.1
> >>
> >> On Mon, Apr 25, 2022 at 8:33 PM Christian K=C3=B6nig
> >> <ckoenig.leichtzumerken@gmail.com> wrote:
> >>> Am 25.04.22 um 14:19 schrieb Haohui Mai:
> >>>> Dropped the changes of older generations.
> >>>>
> >>>> Signed-off-by: Haohui Mai <ricetons@gmail.com>
> >>> Please update the commit messages to include all the background we ju=
st
> >>> discussed.
> >>>
> >>> With that done the series is Reviewed-by: Christian K=C3=B6nig
> >>> <christian.koenig@amd.com>
> >>>
> >>>> ---
> >>>>    drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
> >>>>    drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
> >>>>    drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
> >>>>    3 files changed, 10 insertions(+), 10 deletions(-)
> >>>>
> >>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>> index d7e8f7232364..ff86c43b63d1 100644
> >>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>> @@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
> >>>> amdgpu_ring *ring)
> >>>>
> >>>>                   DRM_DEBUG("Using doorbell -- "
> >>>>                                   "wptr_offs =3D=3D 0x%08x "
> >>>> -                               "lower_32_bits(ring->wptr) << 2 =3D=
=3D 0x%08x "
> >>>> -                               "upper_32_bits(ring->wptr) << 2 =3D=
=3D 0x%08x\n",
> >>>> +                               "lower_32_bits(ring->wptr << 2) =3D=
=3D 0x%08x "
> >>>> +                               "upper_32_bits(ring->wptr << 2) =3D=
=3D 0x%08x\n",
> >>>>                                   ring->wptr_offs,
> >>>>                                   lower_32_bits(ring->wptr << 2),
> >>>>                                   upper_32_bits(ring->wptr << 2));
> >>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>> index a8d49c005f73..627eb1f147c2 100644
> >>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>> @@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
> >>>> amdgpu_ring *ring)
> >>>>           if (ring->use_doorbell) {
> >>>>                   DRM_DEBUG("Using doorbell -- "
> >>>>                                   "wptr_offs =3D=3D 0x%08x "
> >>>> -                               "lower_32_bits(ring->wptr) << 2 =3D=
=3D 0x%08x "
> >>>> -                               "upper_32_bits(ring->wptr) << 2 =3D=
=3D 0x%08x\n",
> >>>> +                               "lower_32_bits(ring->wptr << 2) =3D=
=3D 0x%08x "
> >>>> +                               "upper_32_bits(ring->wptr << 2) =3D=
=3D 0x%08x\n",
> >>>>                                   ring->wptr_offs,
> >>>>                                   lower_32_bits(ring->wptr << 2),
> >>>>                                   upper_32_bits(ring->wptr << 2));
> >>>> @@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_de=
vice *adev)
> >>>>
> >>>>                   if (!amdgpu_sriov_vf(adev)) { /* only bare-metal u=
se
> >>>> register write for wptr */
> >>>>                           WREG32(sdma_v5_0_get_reg_offset(adev, i,
> >>>> mmSDMA0_GFX_RB_WPTR),
> >>>> -                              lower_32_bits(ring->wptr) << 2);
> >>>> +                              lower_32_bits(ring->wptr << 2));
> >>>>                           WREG32(sdma_v5_0_get_reg_offset(adev, i,
> >>>> mmSDMA0_GFX_RB_WPTR_HI),
> >>>> -                              upper_32_bits(ring->wptr) << 2);
> >>>> +                              upper_32_bits(ring->wptr << 2));
> >>>>                   }
> >>>>
> >>>>                   doorbell =3D RREG32_SOC15_IP(GC,
> >>>> sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
> >>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>> index 824eace69884..a5eb82bfeaa8 100644
> >>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>> @@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
> >>>> amdgpu_ring *ring)
> >>>>           if (ring->use_doorbell) {
> >>>>                   DRM_DEBUG("Using doorbell -- "
> >>>>                                   "wptr_offs =3D=3D 0x%08x "
> >>>> -                               "lower_32_bits(ring->wptr) << 2 =3D=
=3D 0x%08x "
> >>>> -                               "upper_32_bits(ring->wptr) << 2 =3D=
=3D 0x%08x\n",
> >>>> +                               "lower_32_bits(ring->wptr << 2) =3D=
=3D 0x%08x "
> >>>> +                               "upper_32_bits(ring->wptr << 2) =3D=
=3D 0x%08x\n",
> >>>>                                   ring->wptr_offs,
> >>>>                                   lower_32_bits(ring->wptr << 2),
> >>>>                                   upper_32_bits(ring->wptr << 2));
> >>>> @@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_de=
vice *adev)
> >>>>                   WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev,=
 i,
> >>>> mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);
> >>>>
> >>>>                   if (!amdgpu_sriov_vf(adev)) { /* only bare-metal u=
se
> >>>> register write for wptr */
> >>>> -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> >>>> mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr) << 2);
> >>>> -                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> >>>> mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr) << 2);
> >>>> +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> >>>> mmSDMA0_GFX_RB_WPTR), lower_32_bits(ring->wptr << 2));
> >>>> +                       WREG32(sdma_v5_2_get_reg_offset(adev, i,
> >>>> mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr << 2));
> >>>>                   }
> >>>>
> >>>>                   doorbell =3D RREG32_SOC15_IP(GC,
> >>>> sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_DOORBELL));
> >>>> --
> >>>> 2.25.1
> >>>>
> >>>> On Mon, Apr 25, 2022 at 7:52 PM Christian K=C3=B6nig
> >>>> <ckoenig.leichtzumerken@gmail.com> wrote:
> >>>>> Am 25.04.22 um 13:47 schrieb Haohui Mai:
> >>>>>> Updated the commit messages based on the previous discussion.
> >>>>> Please drop all the changes for pre SDMA v4 hardware (e.g. the ones=
 with
> >>>>> only a 32bit register), so that we only have the changes for the 64=
bit
> >>>>> hw versions in here.
> >>>>>
> >>>>> Apart from that looks good to me.
> >>>>>
> >>>>> Thanks,
> >>>>> Christian.
> >>>>>
> >>>>>> Signed-off-by: Haohui Mai <ricetons@gmail.com>
> >>>>>> ---
> >>>>>>     drivers/gpu/drm/amd/amdgpu/cik_sdma.c  | 4 ++--
> >>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c | 4 ++--
> >>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c | 8 ++++----
> >>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 4 ++--
> >>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 8 ++++----
> >>>>>>     drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 8 ++++----
> >>>>>>     drivers/gpu/drm/amd/amdgpu/si_dma.c    | 4 ++--
> >>>>>>     7 files changed, 20 insertions(+), 20 deletions(-)
> >>>>>>
> >>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>>>>> b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>>>>> index c8ebd108548d..df863d346995 100644
> >>>>>> --- a/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/cik_sdma.c
> >>>>>> @@ -195,7 +195,7 @@ static void cik_sdma_ring_set_wptr(struct amdg=
pu_ring *ring)
> >>>>>>      struct amdgpu_device *adev =3D ring->adev;
> >>>>>>
> >>>>>>      WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>>>>> -        (lower_32_bits(ring->wptr) << 2) & 0x3fffc);
> >>>>>> +        (lower_32_bits(ring->wptr << 2)) & 0x3fffc);
> >>>>>>     }
> >>>>>>
> >>>>>>     static void cik_sdma_ring_insert_nop(struct amdgpu_ring *ring,=
 uint32_t count)
> >>>>>> @@ -487,7 +487,7 @@ static int cik_sdma_gfx_resume(struct amdgpu_d=
evice *adev)
> >>>>>>      WREG32(mmSDMA0_GFX_RB_BASE_HI + sdma_offsets[i], ring->gpu_ad=
dr >> 40);
> >>>>>>
> >>>>>>      ring->wptr =3D 0;
> >>>>>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring=
->wptr) << 2);
> >>>>>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring=
->wptr << 2));
> >>>>>>
> >>>>>>      /* enable DMA RB */
> >>>>>>      WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i],
> >>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>>>>> index 1d8bbcbd7a37..b83fd00466fe 100644
> >>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v2_4.c
> >>>>>> @@ -223,7 +223,7 @@ static void sdma_v2_4_ring_set_wptr(struct
> >>>>>> amdgpu_ring *ring)
> >>>>>>     {
> >>>>>>      struct amdgpu_device *adev =3D ring->adev;
> >>>>>>
> >>>>>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>>>>> lower_32_bits(ring->wptr) << 2);
> >>>>>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>>>>> lower_32_bits(ring->wptr << 2));
> >>>>>>     }
> >>>>>>
> >>>>>>     static void sdma_v2_4_ring_insert_nop(struct amdgpu_ring *ring=
, uint32_t count)
> >>>>>> @@ -465,7 +465,7 @@ static int sdma_v2_4_gfx_resume(struct amdgpu_=
device *adev)
> >>>>>>      WREG32(mmSDMA0_GFX_RB_BASE_HI + sdma_offsets[i], ring->gpu_ad=
dr >> 40);
> >>>>>>
> >>>>>>      ring->wptr =3D 0;
> >>>>>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring=
->wptr) << 2);
> >>>>>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], lower_32_bits(ring=
->wptr << 2));
> >>>>>>
> >>>>>>      /* enable DMA RB */
> >>>>>>      rb_cntl =3D REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL, RB_ENAB=
LE, 1);
> >>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>>>>> index 4ef4feff5649..557a7d5174b0 100644
> >>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c
> >>>>>> @@ -389,14 +389,14 @@ static void sdma_v3_0_ring_set_wptr(struct
> >>>>>> amdgpu_ring *ring)
> >>>>>>      if (ring->use_doorbell) {
> >>>>>>      u32 *wb =3D (u32 *)&adev->wb.wb[ring->wptr_offs];
> >>>>>>      /* XXX check if swapping is necessary on BE */
> >>>>>> - WRITE_ONCE(*wb, (lower_32_bits(ring->wptr) << 2));
> >>>>>> - WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr) << 2=
);
> >>>>>> + WRITE_ONCE(*wb, (lower_32_bits(ring->wptr << 2)));
> >>>>>> + WDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr << 2)=
);
> >>>>>>      } else if (ring->use_pollmem) {
> >>>>>>      u32 *wb =3D (u32 *)&adev->wb.wb[ring->wptr_offs];
> >>>>>>
> >>>>>> - WRITE_ONCE(*wb, (lower_32_bits(ring->wptr) << 2));
> >>>>>> + WRITE_ONCE(*wb, (lower_32_bits(ring->wptr << 2)));
> >>>>>>      } else {
> >>>>>> - WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>>>>> lower_32_bits(ring->wptr) << 2);
> >>>>>> + WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[ring->me],
> >>>>>> lower_32_bits(ring->wptr << 2));
> >>>>>>      }
> >>>>>>     }
> >>>>>>
> >>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>>>> index d7e8f7232364..ff86c43b63d1 100644
> >>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
> >>>>>> @@ -772,8 +772,8 @@ static void sdma_v4_0_ring_set_wptr(struct
> >>>>>> amdgpu_ring *ring)
> >>>>>>
> >>>>>>      DRM_DEBUG("Using doorbell -- "
> >>>>>>      "wptr_offs =3D=3D 0x%08x "
> >>>>>> - "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%08x "
> >>>>>> - "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%08x\n",
> >>>>>> + "lower_32_bits(ring->wptr << 2) =3D=3D 0x%08x "
> >>>>>> + "upper_32_bits(ring->wptr << 2) =3D=3D 0x%08x\n",
> >>>>>>      ring->wptr_offs,
> >>>>>>      lower_32_bits(ring->wptr << 2),
> >>>>>>      upper_32_bits(ring->wptr << 2));
> >>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>>>> index a8d49c005f73..627eb1f147c2 100644
> >>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> >>>>>> @@ -394,8 +394,8 @@ static void sdma_v5_0_ring_set_wptr(struct
> >>>>>> amdgpu_ring *ring)
> >>>>>>      if (ring->use_doorbell) {
> >>>>>>      DRM_DEBUG("Using doorbell -- "
> >>>>>>      "wptr_offs =3D=3D 0x%08x "
> >>>>>> - "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%08x "
> >>>>>> - "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%08x\n",
> >>>>>> + "lower_32_bits(ring->wptr << 2) =3D=3D 0x%08x "
> >>>>>> + "upper_32_bits(ring->wptr << 2) =3D=3D 0x%08x\n",
> >>>>>>      ring->wptr_offs,
> >>>>>>      lower_32_bits(ring->wptr << 2),
> >>>>>>      upper_32_bits(ring->wptr << 2));
> >>>>>> @@ -774,9 +774,9 @@ static int sdma_v5_0_gfx_resume(struct amdgpu_=
device *adev)
> >>>>>>
> >>>>>>      if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use register=
 write
> >>>>>> for wptr */
> >>>>>>      WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR)=
,
> >>>>>> -        lower_32_bits(ring->wptr) << 2);
> >>>>>> +        lower_32_bits(ring->wptr << 2));
> >>>>>>      WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_=
HI),
> >>>>>> -        upper_32_bits(ring->wptr) << 2);
> >>>>>> +        upper_32_bits(ring->wptr << 2));
> >>>>>>      }
> >>>>>>
> >>>>>>      doorbell =3D RREG32_SOC15_IP(GC, sdma_v5_0_get_reg_offset(ade=
v, i,
> >>>>>> mmSDMA0_GFX_DOORBELL));
> >>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>>>> b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>>>> index 824eace69884..a5eb82bfeaa8 100644
> >>>>>> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> >>>>>> @@ -295,8 +295,8 @@ static void sdma_v5_2_ring_set_wptr(struct
> >>>>>> amdgpu_ring *ring)
> >>>>>>      if (ring->use_doorbell) {
> >>>>>>      DRM_DEBUG("Using doorbell -- "
> >>>>>>      "wptr_offs =3D=3D 0x%08x "
> >>>>>> - "lower_32_bits(ring->wptr) << 2 =3D=3D 0x%08x "
> >>>>>> - "upper_32_bits(ring->wptr) << 2 =3D=3D 0x%08x\n",
> >>>>>> + "lower_32_bits(ring->wptr << 2) =3D=3D 0x%08x "
> >>>>>> + "upper_32_bits(ring->wptr << 2) =3D=3D 0x%08x\n",
> >>>>>>      ring->wptr_offs,
> >>>>>>      lower_32_bits(ring->wptr << 2),
> >>>>>>      upper_32_bits(ring->wptr << 2));
> >>>>>> @@ -672,8 +672,8 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_=
device *adev)
> >>>>>>      WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i,
> >>>>>> mmSDMA0_GFX_MINOR_PTR_UPDATE), 1);
> >>>>>>
> >>>>>>      if (!amdgpu_sriov_vf(adev)) { /* only bare-metal use register=
 write
> >>>>>> for wptr */
> >>>>>> - WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR),
> >>>>>> lower_32_bits(ring->wptr) << 2);
> >>>>>> - WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI)=
,
> >>>>>> upper_32_bits(ring->wptr) << 2);
> >>>>>> + WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR),
> >>>>>> lower_32_bits(ring->wptr << 2));
> >>>>>> + WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI)=
,
> >>>>>> upper_32_bits(ring->wptr << 2));
> >>>>>>      }
> >>>>>>
> >>>>>>      doorbell =3D RREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(ade=
v, i,
> >>>>>> mmSDMA0_GFX_DOORBELL));
> >>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>>>>> b/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>>>>> index 195b45bcb8ad..0af11d3b00e7 100644
> >>>>>> --- a/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/si_dma.c
> >>>>>> @@ -57,7 +57,7 @@ static void si_dma_ring_set_wptr(struct amdgpu_r=
ing *ring)
> >>>>>>      u32 me =3D (ring =3D=3D &adev->sdma.instance[0].ring) ? 0 : 1=
;
> >>>>>>
> >>>>>>      WREG32(DMA_RB_WPTR + sdma_offsets[me],
> >>>>>> -        (lower_32_bits(ring->wptr) << 2) & 0x3fffc);
> >>>>>> +        (lower_32_bits(ring->wptr << 2)) & 0x3fffc);
> >>>>>>     }
> >>>>>>
> >>>>>>     static void si_dma_ring_emit_ib(struct amdgpu_ring *ring,
> >>>>>> @@ -175,7 +175,7 @@ static int si_dma_start(struct amdgpu_device *=
adev)
> >>>>>>      WREG32(DMA_CNTL + sdma_offsets[i], dma_cntl);
> >>>>>>
> >>>>>>      ring->wptr =3D 0;
> >>>>>> - WREG32(DMA_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr) =
<< 2);
> >>>>>> + WREG32(DMA_RB_WPTR + sdma_offsets[i], lower_32_bits(ring->wptr <=
< 2));
> >>>>>>      WREG32(DMA_RB_CNTL + sdma_offsets[i], rb_cntl | DMA_RB_ENABLE=
);
> >>>>>>
> >>>>>>      ring->sched.ready =3D true;
> >>>>>> --
> >>>>>> 2.25.1
>
