User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


cap input beginning: 65536 bytes
Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 64KB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 2
inputParameter->isMLC == [true, false]: false
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/SRAM.cell
cell->memCellType == [memristor (5)]: 0

continuing


=============
CONFIGURATION
=============
Bank Organization: 32 x 128
 - Row Activation   : 1 / 32
 - Column Activation: 128 / 128
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 4 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 313.837um x 262.273um = 82310.718um^2
 |--- Mat Area      = 9.807um x 2.049um = 20.095um^2   (45.010%)
 |--- Subarray Area = 4.185um x 1.025um = 4.288um^2   (52.734%)
 - Area Efficiency = 45.010%
Timing:
 -  Read Latency = 161.081ps
 |--- H-Tree Latency = 42.660ps
 |--- Mat Latency    = 118.422ps
    |--- Predecoder Latency = 61.274ps
    |--- Subarray Latency   = 57.148ps
       |--- Row Decoder Latency = 25.438ps
       |--- Bitline Latency     = 19.618ps
       |--- Senseamp Latency    = 3.759ps
       |--- Mux Latency         = 8.333ps
       |--- Precharge Latency   = 28.477ps
 - Write Latency = 139.752ps
 |--- H-Tree Latency = 21.330ps
 |--- Mat Latency    = 118.422ps
    |--- Predecoder Latency = 61.274ps
    |--- Subarray Latency   = 57.148ps
       |--- Row Decoder Latency = 25.438ps
       |--- Charge Latency      = 7.427ps
 - Read Bandwidth  = 1.063TB/s
 - Write Bandwidth = 1.120TB/s
Power:
 -  Read Dynamic Energy = 46.057pJ
 |--- H-Tree Dynamic Energy = 43.329pJ
 |--- Mat Dynamic Energy    = 0.021pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.005pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000pJ
       |--- Mux Decoder Dynamic Energy = 0.001pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.000pJ
       |--- Precharge Dynamic Energy   = 0.002pJ
 - Write Dynamic Energy = 44.336pJ
 |--- H-Tree Dynamic Energy = 43.329pJ
 |--- Mat Dynamic Energy    = 0.008pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.002pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000pJ
       |--- Mux Decoder Dynamic Energy = 0.001pJ
       |--- Mux Dynamic Energy         = 0.000pJ
 - Leakage Power = 10.119uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.471nW per mat

Finished!
