{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575341503191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575341503191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 21:51:43 2019 " "Processing started: Mon Dec  2 21:51:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575341503191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575341503191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdm_to_pcm -c pdm_to_pcm " "Command: quartus_sta pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575341503191 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575341503217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575341503313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575341503313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341503344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341503344 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_csi1 " "Entity dcfifo_csi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575341503517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575341503517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575341503517 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1575341503517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575341503527 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341503527 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575341503529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifo_rdclk fifo_rdclk " "create_clock -period 1.000 -name fifo_rdclk fifo_rdclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575341503529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gen_ACC_clk:gpc\|outclk gen_ACC_clk:gpc\|outclk " "create_clock -period 1.000 -name gen_ACC_clk:gpc\|outclk gen_ACC_clk:gpc\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575341503529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pdm_clk_gen pdm_clk_gen " "create_clock -period 1.000 -name pdm_clk_gen pdm_clk_gen" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575341503529 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575341503529 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575341503539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575341503541 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575341503542 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575341503548 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1575341503558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575341503563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.053 " "Worst-case setup slack is -18.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.053            -591.903 clk  " "  -18.053            -591.903 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.062            -384.978 pdm_clk_gen  " "   -5.062            -384.978 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.681            -797.875 fifo_rdclk  " "   -3.681            -797.875 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.307            -628.444 gen_ACC_clk:gpc\|outclk  " "   -3.307            -628.444 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341503563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 gen_ACC_clk:gpc\|outclk  " "    0.287               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 fifo_rdclk  " "    0.332               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 pdm_clk_gen  " "    0.342               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341503568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575341503569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575341503569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -784.386 fifo_rdclk  " "   -3.901            -784.386 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -680.796 gen_ACC_clk:gpc\|outclk  " "   -3.901            -680.796 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -378.787 clk  " "   -3.901            -378.787 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -214.843 pdm_clk_gen  " "   -3.901            -214.843 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341503570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341503570 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 153 synchronizer chains. " "Report Metastability: Found 153 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575341503592 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575341503592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575341503595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575341503618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575341504094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575341504168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575341504180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.580 " "Worst-case setup slack is -16.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.580            -545.350 clk  " "  -16.580            -545.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.666            -351.222 pdm_clk_gen  " "   -4.666            -351.222 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.479            -741.543 fifo_rdclk  " "   -3.479            -741.543 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.111            -584.219 gen_ACC_clk:gpc\|outclk  " "   -3.111            -584.219 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341504180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.261 " "Worst-case hold slack is 0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 gen_ACC_clk:gpc\|outclk  " "    0.261               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 fifo_rdclk  " "    0.298               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 pdm_clk_gen  " "    0.307               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341504185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575341504185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575341504186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -784.386 fifo_rdclk  " "   -3.901            -784.386 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -680.796 gen_ACC_clk:gpc\|outclk  " "   -3.901            -680.796 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -378.787 clk  " "   -3.901            -378.787 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -214.843 pdm_clk_gen  " "   -3.901            -214.843 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341504187 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 153 synchronizer chains. " "Report Metastability: Found 153 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575341504205 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575341504205 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575341504207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575341504345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575341504349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.974 " "Worst-case setup slack is -5.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.974            -143.401 clk  " "   -5.974            -143.401 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375             -88.269 pdm_clk_gen  " "   -1.375             -88.269 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928            -151.386 fifo_rdclk  " "   -0.928            -151.386 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756            -105.046 gen_ACC_clk:gpc\|outclk  " "   -0.756            -105.046 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341504350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 clk  " "    0.094               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 gen_ACC_clk:gpc\|outclk  " "    0.094               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 pdm_clk_gen  " "    0.094               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 fifo_rdclk  " "    0.109               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341504354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575341504355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575341504355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -228.460 clk  " "   -3.000            -228.460 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -414.000 gen_ACC_clk:gpc\|outclk  " "   -1.000            -414.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -396.000 fifo_rdclk  " "   -1.000            -396.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -125.000 pdm_clk_gen  " "   -1.000            -125.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575341504356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575341504356 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 153 synchronizer chains. " "Report Metastability: Found 153 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575341504374 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575341504374 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575341504875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575341504875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "927 " "Peak virtual memory: 927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575341504897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 21:51:44 2019 " "Processing ended: Mon Dec  2 21:51:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575341504897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575341504897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575341504897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575341504897 ""}
