# RISC-V Pipeline Register Renaming å¯¦ç¾å ±å‘Š
## PowerPoint æ¼”ç¤ºæ–‡ç¨¿å¤§ç¶±

---

## Slide 1: Title Slide

```
RISC-V Out-of-Order Pipeline
Register Renaming Implementation

å§“åï¼š[Your Name]
èª²ç¨‹ï¼šELEC411
æ—¥æœŸï¼šNovember 2025
```

**è¦–è¦ºå»ºè­°:** 
- èƒŒæ™¯ï¼šRISC-V logoæˆ–CPUæ¶æ§‹åœ–
- å­—é«”ï¼šå¤§ä¸”æ¸…æ™°

---

## Slide 2: Agenda

```
ç›®éŒ„

1. é …ç›®èƒŒæ™¯èˆ‡å‹•æ©Ÿ
2. Register Renaming åŸºæœ¬æ¦‚å¿µ
3. æ¶æ§‹è¨­è¨ˆ
4. å¯¦ç¾ç´°ç¯€
5. èª¿è©¦èˆ‡ä¿®å¾©
6. æ¸¬è©¦çµæœ
7. ç¸½çµèˆ‡æœªä¾†å·¥ä½œ
```

**è¦–è¦ºå»ºè­°:**
- ä½¿ç”¨ç·¨è™Ÿåˆ—è¡¨
- æ¯é …å¯ä»¥ç”¨ä¸åŒé¡è‰²icon

---

## Slide 3: é …ç›®èƒŒæ™¯

```
èƒŒæ™¯èˆ‡å‹•æ©Ÿ

åŸå§‹è¨­è¨ˆï¼š
â€¢ 5-stage in-order pipeline
â€¢ 32å€‹architectural registers
â€¢ å­˜åœ¨WARå’ŒWAW hazards

ç›®æ¨™ï¼š
âœ“ å¯¦ç¾register renamingæ©Ÿåˆ¶
âœ“ æ¶ˆé™¤false dependencies
âœ“ ç‚ºäº‚åºåŸ·è¡Œé‹ªè·¯
âœ“ æé«˜æŒ‡ä»¤ç´šä¸¦è¡Œåº¦ï¼ˆILPï¼‰
```

**è¦–è¦ºå»ºè­°:**
- å·¦å´ï¼šåŸå§‹æ¶æ§‹ç°¡åœ–
- å³å´ï¼šç›®æ¨™æ¶æ§‹ç°¡åœ–
- ä½¿ç”¨ç®­é ­è¡¨ç¤ºæ¼”é€²

---

## Slide 4: Register Renaming - ç‚ºä»€éº¼éœ€è¦ï¼Ÿ

```
å•é¡Œï¼šFalse Dependencies

ç¤ºä¾‹ç¨‹åºï¼š
  add x1, x2, x3    # I1
  sub x4, x1, x5    # I2 (RAW - çœŸä¾è³´)
  add x1, x6, x7    # I3 (WAW with I1)
  or  x8, x1, x9    # I4 (WAR with I1)

æ²’æœ‰Renaming:
  I3å¿…é ˆç­‰I1å®Œæˆ (WAW)
  I4å¿…é ˆç­‰I1å®Œæˆ (WAR)
  â†’ é™åˆ¶ä¸¦è¡Œåº¦ï¼

æœ‰Renaming:
  I1: x1 â†’ p10
  I3: x1 â†’ p20 (ä¸åŒçš„ç‰©ç†å¯„å­˜å™¨ï¼)
  â†’ I3å’ŒI1å¯ä»¥ä¸¦è¡ŒåŸ·è¡Œï¼
```

**è¦–è¦ºå»ºè­°:**
- ä½¿ç”¨å…©åˆ—å°æ¯”
- ç´…è‰²æ¨™è¨˜hazards
- ç¶ è‰²æ¨™è¨˜è§£æ±ºæ–¹æ¡ˆ

---

## Slide 5: Register Renaming æ ¸å¿ƒæ¦‚å¿µ

```
æ ¸å¿ƒæ©Ÿåˆ¶

Architectural Registers (32å€‹)
    â†“ æ˜ å°„
Physical Registers (64å€‹)

é—œéµçµ„ä»¶ï¼š
1. RAT (Register Alias Table)
   â€¢ 32 entries
   â€¢ æ¯å€‹entry: arch reg â†’ phys reg

2. Free List
   â€¢ FIFOéšŠåˆ—
   â€¢ ç®¡ç†ç©ºé–’ç‰©ç†å¯„å­˜å™¨

3. PRF (Physical Register File)
   â€¢ 64å€‹32-bitå¯„å­˜å™¨
```

**è¦–è¦ºå»ºè­°:**
- ä¸­é–“ç•«ä¸€å€‹å¤§çš„æ˜ å°„åœ–
- RATç”¨è¡¨æ ¼å½¢å¼
- Free Listç”¨éšŠåˆ—åœ–ç¤º

---

## Slide 6: æ¶æ§‹ç¸½è¦½

```
Register Renaming æ¶æ§‹

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         DECODE STAGE                â”‚
â”‚                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚ RENAME_UNIT  â”‚  â”‚FREE_LIST â”‚   â”‚
â”‚  â”‚   (RAT)      â”‚  â”‚  (FIFO)  â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚         â†“                â†“         â”‚
â”‚    ç‰©ç†å¯„å­˜å™¨è™Ÿ      åˆ†é…/é‡‹æ”¾      â”‚
â”‚         â†“                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚  â”‚      PRF        â”‚               â”‚
â”‚  â”‚    [0:63]       â”‚               â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

æ•¸æ“šæµï¼š
Decode â†’ RATæŸ¥æ‰¾ â†’ PRFè®€å– â†’ Execute
                              â†“
Writeback â†’ PRFå¯«å…¥ â†’ RATæ›´æ–° â†’ Free Listé‡‹æ”¾
```

**è¦–è¦ºå»ºè­°:**
- ä½¿ç”¨æµç¨‹åœ–
- ä¸åŒé¡è‰²å€åˆ†ä¸åŒéšæ®µ

---

## Slide 7: RAT (Register Alias Table)

```
RAT æ“ä½œæµç¨‹

åˆå§‹åŒ– (Reset):
  RAT[0] = p0
  RAT[1] = p1
  ...
  RAT[31] = p31
  (Identity mapping)

DecodeæŸ¥æ‰¾:
  rs1_phys = RAT[rs1_arch]
  rs2_phys = RAT[rs2_arch]
  old_phys = RAT[rd_arch]

åˆ†é…æ–°ç‰©ç†å¯„å­˜å™¨:
  new_phys = FREE_LIST.allocate()
  (speculative, ä¸æ›´æ–°RAT)

Commitæ›´æ–°:
  RAT[rd_arch] = new_phys
  FREE_LIST.free(old_phys)
```

**è¦–è¦ºå»ºè­°:**
- å±•ç¤ºRATè¡¨æ ¼ç¤ºä¾‹
- ç”¨ç®­é ­æ¨™ç¤ºæŸ¥æ‰¾éç¨‹
- ç”¨ä¸åŒé¡è‰²æ¨™ç¤ºspeculative vs committed

---

## Slide 8: Free List ç®¡ç†

```
Free List - FIFO Queue

åˆå§‹åŒ–:
  Queue = [p1, p2, ..., p63]
  (p0ä¿ç•™çµ¦x0)
  head = 0, tail = 63, count = 63

åˆ†é… (Allocate):
  alloc_phys = queue[head]
  head++
  count--

é‡‹æ”¾ (Free):
  queue[tail] = free_phys
  tail++
  count++

ç‹€æ…‹æª¢æŸ¥:
  alloc_valid = (count > 0)
```

**è¦–è¦ºå»ºè­°:**
- ç•«ä¸€å€‹ç’°å½¢éšŠåˆ—åœ–
- ç”¨å‹•ç•«å±•ç¤ºhead/tailç§»å‹•
- æ¨™ç¤ºåˆ†é…å’Œé‡‹æ”¾æ“ä½œ

---

## Slide 9: æ•¸æ“šæµç¤ºä¾‹

```
ç¤ºä¾‹ï¼šadd x1, x2, x3

Decodeéšæ®µ:
  1. æŸ¥RAT: rs1_phys=RAT[2]=p15, rs2_phys=RAT[3]=p8
  2. è®€PRF: rs1_val=PRF[p15], rs2_val=PRF[p8]
  3. åˆ†é…: new_phys=p20 (from Free List)
  4. è¨˜éŒ„: old_phys=RAT[1]=p10

Executeéšæ®µ:
  result = rs1_val + rs2_val

Writebackéšæ®µ:
  1. å¯«PRF: PRF[p20] = result
  2. æ›´æ–°RAT: RAT[1] = p20
  3. é‡‹æ”¾: FREE_LIST.free(p10)
```

**è¦–è¦ºå»ºè­°:**
- éšæ®µæ€§å±•ç¤ºï¼Œç”¨å‹•ç•«
- æ¯æ­¥ç”¨ä¸åŒé¡è‰²é«˜äº®

---

## Slide 10: å¯¦ç¾ - æ–°å¢æ¨¡å¡Š

```
æ–°å¢çš„HDLæ¨¡å¡Š

1. rename_unit.sv (100è¡Œ)
   â€¢ RATé‚è¼¯
   â€¢ Lookupå’Œæ›´æ–°
   
2. free_list.sv (65è¡Œ)
   â€¢ FIFOç®¡ç†
   â€¢ åˆ†é…å’Œé‡‹æ”¾
   
3. prf.sv (37è¡Œ)
   â€¢ 64å€‹ç‰©ç†å¯„å­˜å™¨
   â€¢ 2è®€1å¯«ç«¯å£

ç¸½è¨ˆï¼š202è¡Œæ–°ä»£ç¢¼
```

**è¦–è¦ºå»ºè­°:**
- ç”¨åœ“é¤…åœ–é¡¯ç¤ºä»£ç¢¼åˆ†å¸ƒ
- æ¯å€‹æ¨¡å¡Šç”¨iconè¡¨ç¤º

---

## Slide 11: å¯¦ç¾ - ä¸»è¦ä¿®æ”¹

```
ä¸»è¦ä¿®æ”¹çš„æ–‡ä»¶

æ–‡ä»¶              ä¿®æ”¹è¡Œæ•¸    ä¸»è¦å…§å®¹
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
cpu.sv              ~50     å¯¦ä¾‹åŒ–æ–°æ¨¡å¡Šã€ä¿¡è™Ÿé€£æ¥
writeback.sv        ~40     PRFå¯«å…¥ã€commité‚è¼¯
decode.sv           ~30     RAT lookupã€PRFè®€å–
Forward.sv          ~20     ç‰©ç†å¯„å­˜å™¨è™Ÿæ¯”è¼ƒ
execute.sv          ~10     å‚³éç‰©ç†å¯„å­˜å™¨è™Ÿ
memstage.sv         ~5      å‚³éç‰©ç†å¯„å­˜å™¨è™Ÿ
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
ç¸½è¨ˆä¿®æ”¹ï¼š          ~155è¡Œ
```

**è¦–è¦ºå»ºè­°:**
- æ©«æ¢åœ–é¡¯ç¤ºå„æ–‡ä»¶ä¿®æ”¹é‡
- ç”¨ä¸åŒé¡è‰²å€åˆ†é›£åº¦

---

## Slide 12: cpu.sv ä¿®æ”¹è©³è§£

```
cpu.sv - é ‚å±¤æ•´åˆ (æœ€è¤‡é›œ)

æ–°å¢çµ„ä»¶ï¼š
  rename_unit rename_unit_i(...)
  free_list free_list_i(...)
  prf prf_i(...)

æ–°å¢ä¿¡è™Ÿï¼š
  â€¢ rs1_phys, rs2_phys (ç‰©ç†å¯„å­˜å™¨è™Ÿ)
  â€¢ dest_phys_new, dest_phys_old
  â€¢ prf_rs1_val, prf_rs2_val (PRFè®€å–å€¼)
  â€¢ alloc_valid, alloc_phys (Free List)
  â€¢ commit_we, commit_arch, commit_phys

ç§»é™¤ï¼š
  âŒ regfile regfile_i(...)
  (ä¸å†ä½¿ç”¨architectural register file)
```

**è¦–è¦ºå»ºè­°:**
- å±•ç¤ºcpu.svçš„æ–¹å¡Šåœ–
- ç¶ è‰²æ¨™ç¤ºæ–°å¢
- ç´…è‰²æ¨™ç¤ºç§»é™¤

---

## Slide 13: decode.sv ä¿®æ”¹è©³è§£

```
decode.sv - Decodeéšæ®µé—œéµä¿®æ”¹

æ–°å¢è¼¸å…¥ï¼š
  input [5:0] rs1_phys, rs2_phys      // from rename_unit
  input [5:0] dest_phys_new, dest_phys_old
  input [31:0] rs1_val, rs2_val        // from PRF

Pipeline Registerå‚³éï¼š
  id_ex.rs1_phys = rs1_phys;
  id_ex.rs2_phys = rs2_phys;
  id_ex.rs1_v = rs1_val;    // ä¸å†å¾regfileï¼
  id_ex.rs2_v = rs2_val;
  
  id_ex.dest_phys_new = dest_phys_new;
  id_ex.dest_phys_old = dest_phys_old;

æå–Architectural Indices:
  id_ex.rs1_arch = imem_rdata_id[19:15];
  id_ex.rs2_arch = imem_rdata_id[24:20];
  id_ex.dest_arch = imem_rdata_id[11:7];
```

**è¦–è¦ºå»ºè­°:**
- å±•ç¤ºdecode.svçš„è¼¸å…¥è¼¸å‡º
- ç®­é ­æ¨™ç¤ºæ•¸æ“šæµ

---

## Slide 14: writeback.sv ä¿®æ”¹è©³è§£

```
writeback.sv - Commité‚è¼¯

PRFå¯«å…¥ï¼š
  assign prf_we = commit && regf_we_back;
  assign prf_wr_phys = mem_wb.dest_phys_new;
  assign prf_wr_data = regfilemux_out;

Commité€šçŸ¥Rename Unitï¼š
  assign commit_we = commit && (mem_wb.dest_arch != 0);
  assign commit_arch = mem_wb.dest_arch;
  assign commit_phys = mem_wb.dest_phys_new;
  assign commit_old_phys = mem_wb.dest_phys_old;

Free Listé‡‹æ”¾ï¼š
  (é€šérename_unité–“æ¥å¯¦ç¾)
  free_en = commit_we && (commit_arch != 0);
  free_phys = commit_old_phys;
```

**è¦–è¦ºå»ºè­°:**
- å±•ç¤ºwritebackçš„commitæµç¨‹
- æ™‚åºåœ–é¡¯ç¤ºå¯«å…¥å’Œæ›´æ–°é †åº

---

## Slide 15: èª¿è©¦éç¨‹ - ç™¼ç¾çš„Bug

```
èª¿è©¦ç™¼ç¾çš„é—œéµBug

ğŸ› Bug #1: ä¸å®Œæ•´çš„Pipeline Flush
å•é¡Œï¼šåªflushäº†éƒ¨åˆ†stage
å½±éŸ¿ï¼šBranchå¾ŒéŒ¯èª¤æŒ‡ä»¤ä»commit
è§£æ±ºï¼šå¯¦ç¾å®Œæ•´4-stage flush (IF/ID, ID/EX, EX/MEM, MEM/WB)

ğŸ› Bug #2: AUIPCè¨ˆç®—éŒ¯èª¤  
å•é¡Œï¼šalu_m2_selç¼ºå°‘op_auipc
å½±éŸ¿ï¼šAUIPCä½¿ç”¨rs2è€Œéimm
è§£æ±ºï¼šå°‡op_auipcæ·»åŠ åˆ°alu_m2_selæ¢ä»¶

çµæœï¼š
  ä¿®å¾©å‰: 0æ¢æŒ‡ä»¤åŸ·è¡Œ
  ä¿®å¾©å¾Œ: 38æ¢æŒ‡ä»¤æˆåŠŸ âœ…
```

**è¦–è¦ºå»ºè­°:**
- ç”¨ç´…è‰²Xæ¨™ç¤ºbug
- ç¶ è‰²å‹¾æ¨™ç¤ºä¿®å¾©
- å±•ç¤ºå‰å¾Œå°æ¯”æ•¸æ“š

---

## Slide 16: Pipeline Flush ä¿®å¾©

```
å®Œæ•´Pipeline Flushå¯¦ç¾

ä¿®å¾©å‰ï¼š
  åªæœ‰decodeç”¢ç”Ÿflushä¿¡è™Ÿ
  â†’ å…¶ä»–stageçš„æŒ‡ä»¤ç¹¼çºŒåŸ·è¡Œ âŒ

ä¿®å¾©å¾Œï¼š
  fetch.sv:    IF/ID flush (valid + inst)
  decode.sv:   ID/EX flush (valid)
  execute.sv:  EX/MEM flush (valid)
  memstage.sv: MEM/WB flush (valid) â­ é—œéµï¼

é—œéµç™¼ç¾ï¼š
  commitæ¢ä»¶ = mem_wb.valid && !freeze_stall
  â†’ å¿…é ˆflush MEM/WBï¼Œå¦å‰‡ä»æœƒcommitï¼
```

**è¦–è¦ºå»ºè­°:**
- Pipelineåœ–å±•ç¤ºflushå‚³æ’­
- ç´…è‰²æ¨™ç¤ºæœªflushçš„stage
- ç¶ è‰²æ¨™ç¤ºå·²flushçš„stage

---

## Slide 17: AUIPC Bug ä¿®å¾©

```
AUIPCè¨ˆç®—Bugåˆ†æ

AUIPCèªç¾©ï¼šrd = PC + imm

BugåŸå› ï¼š
  decode.sv line 224-225:
  alu_m2_sel = (opcode in {store,load,imm,jalr}) ? 1 : 0
               â†‘ ç¼ºå°‘op_auipcï¼

å½±éŸ¿ï¼š
  alu_m2_sel = 0
  â†’ alu_b = b_src (rs2çš„forwardedå€¼)
  â†’ AUIPCè¨ˆç®— PC + rs2 è€Œä¸æ˜¯ PC + imm âŒ

ä¿®å¾©ï¼š
  alu_m2_sel = (opcode in {AUIPC,store,load,imm,jalr}) ? 1:0
                            â†‘ æ·»åŠ ï¼

çµæœï¼š
  éŒ¯èª¤å€¼: 0xa2499080
  æ­£ç¢ºå€¼: 0x44594080 âœ…
```

**è¦–è¦ºå»ºè­°:**
- ä»£ç¢¼å°æ¯”ï¼ˆä¿®å¾©å‰å¾Œï¼‰
- è¨ˆç®—æµç¨‹åœ–

---

## Slide 18: æ¸¬è©¦çµæœ

```
é©—è­‰æ¸¬è©¦çµæœ

æ¸¬è©¦ç’°å¢ƒï¼š
  â€¢ QuestaSim/ModelSim
  â€¢ RVFI (RISC-V Formal Interface)
  â€¢ ç´„æŸéš¨æ©ŸæŒ‡ä»¤ç”Ÿæˆ

é€²å±•ï¼š
  åˆå§‹ç‹€æ…‹:        0æ¢æŒ‡ä»¤ (å¤±æ•—)
  Flushä¿®å¾©å¾Œ:    34æ¢æŒ‡ä»¤
  AUIPCä¿®å¾©å¾Œ:    38æ¢æŒ‡ä»¤ âœ…
  
æ€§èƒ½ï¼š
  IPC: ~0.69
  (åˆç†ï¼Œin-order pipeline with flush)

ç›®æ¨™ï¼š
  é•·æœŸç›®æ¨™: 60,000æ¢æŒ‡ä»¤
  ç•¶å‰ç‹€æ…‹: 38æ¢ (é‚„æœ‰å·¥ä½œè¦åš)
```

**è¦–è¦ºå»ºè­°:**
- é€²åº¦æ¢é¡¯ç¤º38/60000
- æŠ˜ç·šåœ–é¡¯ç¤ºä¿®å¾©é€²å±•

---

## Slide 19: ä»£ç¢¼çµ±è¨ˆ

```
å¯¦ç¾ä»£ç¢¼çµ±è¨ˆ

æ–°å¢ä»£ç¢¼ï¼š
  rename_unit.sv:    100è¡Œ
  free_list.sv:       65è¡Œ
  prf.sv:             37è¡Œ
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  æ–°æ¨¡å¡Šç¸½è¨ˆ:        202è¡Œ

ä¿®æ”¹ä»£ç¢¼ï¼š
  cpu.sv:            ~50è¡Œ
  writeback.sv:      ~40è¡Œ
  decode.sv:         ~30è¡Œ
  å…¶ä»–:              ~35è¡Œ
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  ä¿®æ”¹ç¸½è¨ˆ:         ~155è¡Œ

ç¸½å·¥ä½œé‡:           ~357è¡Œä»£ç¢¼
```

**è¦–è¦ºå»ºè­°:**
- å †ç–Šæ¢å½¢åœ–
- åœ“é¤…åœ–é¡¯ç¤ºæ¯”ä¾‹

---

## Slide 20: èˆ‡åŸå§‹è¨­è¨ˆå°æ¯”

```
Register Renamingå‰å¾Œå°æ¯”

                  åŸå§‹è¨­è¨ˆ    Register Renaming
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
å¯„å­˜å™¨æ•¸é‡          32           64
å¯„å­˜å™¨æ–‡ä»¶         Regfile       PRF
æ˜ å°„æ©Ÿåˆ¶           ç›´æ¥          RAT
ç‰©ç†å¯„å­˜å™¨åˆ†é…      N/A         Free List
WAR Hazard         å­˜åœ¨          æ¶ˆé™¤ âœ…
WAW Hazard         å­˜åœ¨          æ¶ˆé™¤ âœ…
RAW Hazard         å­˜åœ¨          å­˜åœ¨ (çœŸä¾è³´)
ä¸¦è¡Œæ½›åŠ›           æœ‰é™          æé«˜ âœ…
äº‚åºåŸ·è¡Œæ”¯æŒ        ç„¡            æº–å‚™å¥½ âœ…
ç¡¬ä»¶è¤‡é›œåº¦         ç°¡å–®          ä¸­ç­‰
é¢ç©/åŠŸè€—          è¼ƒå°          è¼ƒå¤§
```

**è¦–è¦ºå»ºè­°:**
- å°æ¯”è¡¨æ ¼
- å‹¾å’Œå‰æ¨™ç¤ºæ”¹é€²é»

---

## Slide 21: å„ªé»èˆ‡ä»£åƒ¹

```
å¯¦ç¾Trade-offs

âœ… å„ªé»ï¼š
  1. æ¶ˆé™¤False Dependencies (WAR, WAW)
  2. æé«˜æŒ‡ä»¤ç´šä¸¦è¡Œåº¦
  3. ç‚ºäº‚åºåŸ·è¡Œé‹ªè·¯
  4. Forwardingé‚è¼¯æ›´ç°¡å–®
  5. æ”¯æŒæ›´å¤šin-flightæŒ‡ä»¤

âš ï¸ ä»£åƒ¹ï¼š
  1. ç¡¬ä»¶è¤‡é›œåº¦å¢åŠ 
     â€¢ RAT: 32 x 6-bit = 192 bits
     â€¢ Free Listç®¡ç†é‚è¼¯
  2. ç‰©ç†å¯„å­˜å™¨æ•¸é‡ç¿»å€ (32â†’64)
  3. é¢ç©å’ŒåŠŸè€—å¢åŠ ç´„100%
  4. èª¿è©¦é›£åº¦æé«˜
  5. éœ€è¦ç²¾ç¢ºçš„ç•°å¸¸è™•ç†æ©Ÿåˆ¶
```

**è¦–è¦ºå»ºè­°:**
- å¤©å¹³åœ–å±•ç¤ºtrade-off
- ç¶ è‰²å„ªé»ï¼Œé»ƒè‰²ä»£åƒ¹

---

## Slide 22: æ–‡æª”èˆ‡è³‡æº

```
é …ç›®æ–‡æª”

âœ“ DEBUG_SUMMARY_EN.md
  â€¢ è‹±æ–‡èª¿è©¦ç¸½çµ
  â€¢ æ‰€æœ‰bugçš„è©³ç´°åˆ†æ

âœ“ DEBUG_SUMMARY_ZH.md  
  â€¢ ä¸­æ–‡èª¿è©¦ç¸½çµ
  â€¢ å®Œæ•´çš„ä¿®å¾©éç¨‹

âœ“ ARCHITECTURE_GUIDE.md
  â€¢ 16å€‹æ¨¡å¡Šè©³ç´°èªªæ˜
  â€¢ Register renamingæ¶æ§‹
  â€¢ æ•¸æ“šæµåˆ†æ

GitHub Repository:
  github.com/Jasonliuuuu/RISC-V-OoO-Project
  Branch: rename-unit
```

**è¦–è¦ºå»ºè­°:**
- æ–‡æª”åœ–æ¨™
- GitHub logoå’Œéˆæ¥

---

## Slide 23: æœªä¾†å·¥ä½œ

```
ä¸‹ä¸€æ­¥è¨ˆåŠƒ

çŸ­æœŸ (1-2é€±):
  â–¡ ä¿®å¾©å‰©é¤˜RVFIéŒ¯èª¤
  â–¡ é”åˆ°60,000æ¢æŒ‡ä»¤åŸ·è¡Œ
  â–¡ å„ªåŒ–IPCæ€§èƒ½

ä¸­æœŸ (1å€‹æœˆ):
  â–¡ å¯¦ç¾çœŸæ­£çš„äº‚åºåŸ·è¡Œ
  â–¡ æ·»åŠ Reorder Buffer (ROB)
  â–¡ å¯¦ç¾åˆ†æ”¯é æ¸¬
  â–¡ æ·»åŠ Load/Store Queue

é•·æœŸç›®æ¨™:
  â–¡ Superscalar execution
  â–¡ å¤šç™¼å°„
  â–¡ é«˜ç´šå„ªåŒ–æŠ€è¡“
```

**è¦–è¦ºå»ºè­°:**
- æ™‚é–“è»¸å±•ç¤º
- é‡Œç¨‹ç¢‘æ¨™è¨˜

---

## Slide 24: ç¶“é©—èˆ‡æ”¶ç©«

```
æŠ€è¡“æ”¶ç©«

1. æ·±å…¥ç†è§£CPUå¾®æ¶æ§‹
   â€¢ Pipeline hazardè™•ç†
   â€¢ Register renamingæ©Ÿåˆ¶
   â€¢ Out-of-order executionåŸºç¤

2. SystemVerilogè¨­è¨ˆèƒ½åŠ›
   â€¢ å¤§å‹é …ç›®ç®¡ç†
   â€¢ æ¨¡å¡ŠåŒ–è¨­è¨ˆ
   â€¢ ä¿¡è™Ÿé€£æ¥ç®¡ç†

3. èª¿è©¦æŠ€èƒ½æå‡
   â€¢ RVFIé©—è­‰æ–¹æ³•
   â€¢ æ‰‹å‹•ä»£ç¢¼è¿½è¸ª
   â€¢ ç³»çµ±æ€§å•é¡Œå®šä½

4. æ–‡æª”æ’°å¯«
   â€¢ æŠ€è¡“æ–‡æª”è¦ç¯„
   â€¢ ä¸­è‹±æ–‡æŠ€è¡“å¯«ä½œ
```

**è¦–è¦ºå»ºè­°:**
- åœ–æ¨™ä»£è¡¨ä¸åŒæŠ€èƒ½
- é€²åº¦æ¢é¡¯ç¤ºæŒæ¡ç¨‹åº¦

---

## Slide 25: ç¸½çµ

```
é …ç›®ç¸½çµ

å®Œæˆçš„å·¥ä½œ âœ…ï¼š
  â€¢ æˆåŠŸå¯¦ç¾Register Renaming
  â€¢ æ–°å¢3å€‹æ ¸å¿ƒæ¨¡å¡Š (357è¡Œä»£ç¢¼)
  â€¢ ä¿®å¾©2å€‹é—œéµbug
  â€¢ å¾0åˆ°38æ¢æŒ‡ä»¤åŸ·è¡Œ
  â€¢ å®Œæ•´çš„æŠ€è¡“æ–‡æª”

æŠ€è¡“äº®é» â­ï¼š
  â€¢ RAT + Free List + PRFæ¶æ§‹
  â€¢ å®Œæ•´çš„4-stage pipeline flush
  â€¢ æº–ç¢ºçš„commitå’Œæ¢å¾©é‚è¼¯

è²¢ç»ï¼š
  â€¢ ç‚ºäº‚åºåŸ·è¡Œå¥ å®šåŸºç¤
  â€¢ æä¾›å¯æ“´å±•çš„æ¶æ§‹
  â€¢ è©³ç´°çš„å¯¦ç¾æ–‡æª”
```

**è¦–è¦ºå»ºè­°:**
- æˆå°±å¾½ç« 
- é …ç›®logo

---

## Slide 26: Q&A

```
Questions & Discussion

æ„Ÿè¬è†è½ï¼

è¯çµ¡æ–¹å¼ï¼š
  Email: [your-email]
  GitHub: github.com/Jasonliuuuu

é …ç›®è³‡æºï¼š
  â€¢ å®Œæ•´ä»£ç¢¼ï¼šGitHub rename-unit branch
  â€¢ æŠ€è¡“æ–‡æª”ï¼šsim/ARCHITECTURE_GUIDE.md
  â€¢ èª¿è©¦å ±å‘Šï¼šsim/DEBUG_SUMMARY_*.md
```

**è¦–è¦ºå»ºè­°:**
- ç°¡æ½”çš„èƒŒæ™¯
- è¯çµ¡ä¿¡æ¯æ¸…æ™°å¯è¦‹
- QR codeéˆæ¥åˆ°GitHub

---

## Bonus Slides (å‚™ç”¨)

### Bonus 1: RATè©³ç´°ç¤ºä¾‹

```
RATæ“ä½œè©³ç´°ç¤ºä¾‹

æŒ‡ä»¤åºåˆ—ï¼š
  add x1, x2, x3
  sub x4, x1, x5
  or  x1, x6, x7

åˆå§‹RAT:
  x1â†’p10, x2â†’p15, x3â†’p8, x4â†’p6, x5â†’p12, x6â†’p3, x7â†’p9

åŸ·è¡Œéç¨‹ï¼š
  Inst1: Allocate p20 for x1
         RATä¸è®Š (speculative)
         
  Inst2: Read p20 (forwarding from inst1)
         Allocate p21 for x4
         
  Inst1 commit: RAT[x1] = p20, free p10
  
  Inst3: Allocate p22 for x1
         
  Inst3 commit: RAT[x1] = p22, free p20
```

### Bonus 2: æ€§èƒ½åˆ†æ

```
æ€§èƒ½ç“¶é ¸åˆ†æ

ç•¶å‰é™åˆ¶ï¼š
  1. In-order commit
     â†’ å³ä½¿äº‚åºåŸ·è¡Œï¼Œä¹Ÿå¿…é ˆæŒ‰åºcommit
  
  2. æœ‰é™çš„ç‰©ç†å¯„å­˜å™¨ (64)
     â†’ é™åˆ¶in-flightæŒ‡ä»¤æ•¸é‡
  
  3. å–®ç™¼å°„
     â†’ æ¯cycleåªèƒ½ç™¼å°„1æ¢æŒ‡ä»¤

å„ªåŒ–æ–¹å‘ï¼š
  â€¢ å¢åŠ ç‰©ç†å¯„å­˜å™¨åˆ°128
  â€¢ å¯¦ç¾çœŸæ­£çš„OoO commit (éœ€è¦ROB)
  â€¢ é›™ç™¼å°„æˆ–å››ç™¼å°„
```

---

## ä½¿ç”¨èªªæ˜

1. **ç›´æ¥ä½¿ç”¨PowerPoint:**
   - æ¯å€‹Slideè¤‡è£½åˆ°æ–°çš„PowerPoint slide
   - æ ¹æ“š"è¦–è¦ºå»ºè­°"æ·»åŠ åœ–ç‰‡å’Œåœ–è¡¨
   
2. **ä½¿ç”¨Markdownå·¥å…·:**
   - Marp, reveal.js, æˆ–Slidev
   - ç›´æ¥è½‰æ›Markdownç‚ºslides
   
3. **åœ–è¡¨ç”Ÿæˆ:**
   - å¯ç”¨draw.io, Lucidchartç¹ªè£½æ¶æ§‹åœ–
   - ç”¨Excel/Google Sheetsç”Ÿæˆçµ±è¨ˆåœ–è¡¨

**å»ºè­°æ™‚é•·:** 20-25åˆ†é˜æ¼”è¬›
**ç¸½Slidesæ•¸:** 26å¼µ (å«2å¼µbonus)
