# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNOPTFLAT --cc -f required_modules.txt config.vlt -Isail-core/include -Iice40_cells_sim.v --trace --top-module top_sim --exe top_sim.cpp -Mdir verilator_sim -CFLAGS -g -O3"
S      2078 10252383  1622059564   927842998  1622059564   927842998 "../include/rv32i-defines.v"
S     11112 10252384  1622059564   927842998  1622059564   927842998 "../include/sail-core-defines.v"
S   7484256    67167  1620744980   487140539  1581264640           0 "/usr/bin/verilator_bin"
S       143 11521075  1623000110   298391423  1623000110   298391423 "config.vlt"
S    148970 11521979  1623000110   302391295  1623000110   302391295 "ice40_cells_sim.v"
S      1997 11522477  1622300031   745343283  1622300031   745343283 "improved_verilog/CSR.v"
S      1799 11522478  1622300031   745343283  1622300031   745343283 "improved_verilog/adder.v"
S      3841 11522479  1622300031   745343283  1622300031   745343283 "improved_verilog/adder_dsp.v"
S      5105 11522480  1622300031   745343283  1622300031   745343283 "improved_verilog/alu.v"
S      6305 11522481  1622300031   745343283  1622300031   745343283 "improved_verilog/alu_control.v"
S      2056 11522482  1622300031   745343283  1622300031   745343283 "improved_verilog/branch_decide.v"
S      5209 11522017  1622560766   409751020  1622560766   409751020 "improved_verilog/branch_predictor.v"
S       748 11522305  1623000110   302391295  1623000110   302391295 "improved_verilog/clk_divisor.v"
S      1202 11521076  1623003145   233621241  1623003143           0 "improved_verilog/config.v"
S      2665 11522487  1622300031   745343283  1622300031   745343283 "improved_verilog/control_unit.v"
S     13520 11521781  1622971111   523539144  1622971111   523539144 "improved_verilog/cpu.v"
S      2268 11522489  1622300031   745343283  1622300031   745343283 "improved_verilog/dataMem_mask_gen.v"
S      9569 11522490  1622300031   745343283  1622300031   745343283 "improved_verilog/data_mem.v"
S     14342 11521129  1623000103   134620071  1623000103   134620071 "improved_verilog/data_mem_cached.v"
S      2928 11522491  1622300031   745343283  1622300031   745343283 "improved_verilog/forwarding_unit.v"
S      2303 11522492  1622300031   745343283  1622300031   745343283 "improved_verilog/imm_gen.v"
S      2550 11522493  1622300031   745343283  1622300031   745343283 "improved_verilog/instruction_mem.v"
S      1707 11522494  1622300031   745343283  1622300031   745343283 "improved_verilog/mux2to1.v"
S      3005 11522070  1622457785   372423523  1622457785   372423523 "improved_verilog/one_bit_branch_predictor.v"
S      3954 11522495  1622300031   745343283  1622300031   745343283 "improved_verilog/pipeline_registers.v"
S      2178 11522496  1622300031   745343283  1622300031   745343283 "improved_verilog/program_counter.v"
S      3124 11522497  1622300031   745343283  1622300031   745343283 "improved_verilog/register_file.v"
S      2559 11522094  1622457785   372423523  1622457785   372423523 "improved_verilog/static_branch_predictor.v"
S      3165 11522193  1622560766   413750893  1622560766   413750893 "improved_verilog/two_bit_branch_predictor.v"
S       825 11521929  1623002924   748620040  1623002923           0 "required_modules.txt"
S      3306 11521932  1623003308   512431864  1623003306           0 "toplevel_sim.v"
T    314625 11521193  1623003314   308247590  1623003314   308247590 "verilator_sim/Vtop_sim.cpp"
T     12274 11521194  1623003314   300247844  1623003314   300247844 "verilator_sim/Vtop_sim.h"
T      1815 11522509  1623003314   308247590  1623003314   308247590 "verilator_sim/Vtop_sim.mk"
T       576 11522515  1623003314   292248099  1623003314   292248099 "verilator_sim/Vtop_sim__Syms.cpp"
T       975 11522516  1623003314   292248099  1623003314   292248099 "verilator_sim/Vtop_sim__Syms.h"
T     97152 11521198  1623003314   296247971  1623003314   296247971 "verilator_sim/Vtop_sim__Trace.cpp"
T    119772 11521933  1623003314   296247971  1623003314   296247971 "verilator_sim/Vtop_sim__Trace__Slow.cpp"
T      1225 11522474  1623003314   308247590  1623003314   308247590 "verilator_sim/Vtop_sim__ver.d"
T         0        0  1623003314   308247590  1623003314   308247590 "verilator_sim/Vtop_sim__verFiles.dat"
T      1310 11522521  1623003314   308247590  1623003314   308247590 "verilator_sim/Vtop_sim_classes.mk"
