<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='35' type='llvm::MVT llvm::SITargetLowering::getRegisterTypeForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='340' u='c' c='_ZNK4llvm18AMDGPUCallLowering16processSplitArgsERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERKNS_15SmallVectorImplIS4_EERS8_RKNS_10DataLayoutEj13582456'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1490' c='_ZNK4llvm18TargetLoweringBase29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='863' ll='887' type='llvm::MVT llvm::SITargetLowering::getRegisterTypeForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const'/>
