$comment
	File created using the following command:
		vcd file ShiftLight.msim.vcd -direction
$end
$date
	Wed Aug 11 23:10:36 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ShiftLight_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " Reset $end
$var reg 1 # RPM1stBit $end
$var reg 1 $ RPM2ndBit $end
$var reg 1 % RPM3rdBit $end
$var reg 1 & RPM4thBit $end
$var reg 1 ' RPMsetter $end
$var wire 1 ( Bit1 $end
$var wire 1 ) Bit2 $end
$var wire 1 * Bit3 $end
$var wire 1 + Bit4 $end
$var wire 1 , LEDlight $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 inst2~0_combout $end
$var wire 1 5 RPM3rdBit~input_o $end
$var wire 1 6 RPM4thBit~input_o $end
$var wire 1 7 RPMsetter~input_o $end
$var wire 1 8 CLK~inputclkctrl_outclk $end
$var wire 1 9 LEDlight~output_o $end
$var wire 1 : Bit1~output_o $end
$var wire 1 ; Bit2~output_o $end
$var wire 1 < Bit3~output_o $end
$var wire 1 = Bit4~output_o $end
$var wire 1 > CLK~input_o $end
$var wire 1 ? RPM1stBit~input_o $end
$var wire 1 @ inst|inst17~0_combout $end
$var wire 1 A Reset~input_o $end
$var wire 1 B Reset~inputclkctrl_outclk $end
$var wire 1 C inst|inst17~q $end
$var wire 1 D inst|inst21~0_combout $end
$var wire 1 E inst|inst21~q $end
$var wire 1 F inst|inst22~0_combout $end
$var wire 1 G inst|inst22~q $end
$var wire 1 H RPM2ndBit~input_o $end
$var wire 1 I inst2~1_combout $end
$var wire 1 J inst|inst6|inst~combout $end
$var wire 1 K inst|inst23~0_combout $end
$var wire 1 L inst|inst23~q $end
$var wire 1 M inst2~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
x-
0.
1/
x0
11
12
13
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
$end
#20000
1!
1>
18
0-
1M
19
1,
#40000
0!
0>
08
1-
0M
09
0,
#60000
1!
1>
18
0-
1M
19
1,
#80000
0!
0>
08
1-
0M
09
0,
#100000
1!
1>
18
0-
1M
19
1,
#120000
0!
0>
08
1-
0M
09
0,
#130000
1'
17
0-
1@
#140000
1%
1!
0'
15
1>
07
18
1-
0@
1M
19
1,
1C
1@
1=
1+
#160000
0%
0!
05
0>
08
0-
04
0M
0I
09
0,
#180000
1!
1>
18
1-
#200000
0!
0>
08
0-
#210000
1'
17
1-
1D
0@
#220000
1$
1!
0'
1H
1>
07
18
0-
1I
0D
1@
1M
19
1,
1E
0C
1D
0@
1<
0=
1*
0+
#240000
0$
0!
0H
0>
08
1-
0I
0M
09
0,
#260000
1"
1%
1!
1A
15
1>
1B
18
0-
14
1I
1M
19
1,
0E
0D
0<
0*
#270000
0"
0A
0B
1-
#280000
1$
0!
1H
0>
08
0-
0M
09
0,
#300000
0%
0$
1!
05
0H
1>
18
1-
1M
19
1,
#320000
0!
0>
08
0-
0M
09
0,
#330000
1'
17
1-
1@
#340000
1#
1$
1!
0'
1?
1H
1>
07
18
0-
0@
1M
19
1,
1C
1@
04
1=
1+
#360000
0!
0>
08
1-
0M
09
0,
#380000
1!
1>
18
0-
1M
19
1,
#400000
0#
0$
0!
0?
0H
0>
08
1-
0I
0M
09
0,
#420000
1!
1>
18
0-
#440000
0!
0>
08
1-
#460000
1!
1>
18
0-
#480000
0!
0>
08
1-
#1000000
