# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" --include "../../../project_4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../project_4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../project_4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../project_4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
