/*
 * Generated by Bluespec Compiler, version 2023.07-31-ge4361d91 (build e4361d91)
 * 
 * On Tue May 14 00:48:12 EDT 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkpipelined.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_10("\n", 1u);
static std::string const __str_literal_20(" W at cycle %5d", 15u);
static std::string const __str_literal_4("C\t1", 3u);
static std::string const __str_literal_11("D", 1u);
static std::string const __str_literal_12("D pc: 0x%x at cycle %5d ", 24u);
static std::string const __str_literal_13("E", 1u);
static std::string const __str_literal_17("E (ALU) at pc: 0x%x at cycle %5d ", 33u);
static std::string const __str_literal_16("E (CTRL) at pc: 0x%x at cycle %5d ", 34u);
static std::string const __str_literal_15("E (MEM) at pc: 0x%x at cycle %5d ", 33u);
static std::string const __str_literal_14("E (MMIO) at pc: 0x%x at cycle %5d ", 34u);
static std::string const __str_literal_18("E (NOP) at pc: 0x%x at cycle %5d ", 33u);
static std::string const __str_literal_7("F", 1u);
static std::string const __str_literal_9("F 0x%x at cycle %5d  ", 21u);
static std::string const __str_literal_5("I\t%d\t%d\t%d", 10u);
static std::string const __str_literal_3("Kanata\t0004\nC=\t1\n", 17u);
static std::string const __str_literal_8("L\t%d\t%d\t", 8u);
static std::string const __str_literal_22("R\t%d\t%d\t%d", 10u);
static std::string const __str_literal_6("S\t%d\t%d\t%s", 10u);
static std::string const __str_literal_19("W", 1u);
static std::string const __str_literal_1("output.log", 10u);
static std::string const __str_literal_21("panic", 5u);
static std::string const __str_literal_2("w", 1u);


/* Constructor */
MOD_mkpipelined::MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_commit_id(simHdl, "commit_id", this, 48u, 0llu, (tUInt8)0u),
    INST_cycles(simHdl, "cycles", this, 32u, 0u, (tUInt8)0u),
    INST_d2e(simHdl, "d2e", this, 217u, 2u, (tUInt8)1u, 0u),
    INST_dataE_port_0(simHdl, "dataE_port_0", this, 33u, (tUInt8)0u),
    INST_dataE_port_1(simHdl, "dataE_port_1", this, 33u, (tUInt8)0u),
    INST_dataE_port_2(simHdl, "dataE_port_2", this, 33u, (tUInt8)0u),
    INST_dataE_readBeforeLaterWrites_0(simHdl, "dataE_readBeforeLaterWrites_0", this, 1u, (tUInt8)1u),
    INST_dataE_readBeforeLaterWrites_1(simHdl, "dataE_readBeforeLaterWrites_1", this, 1u, (tUInt8)1u),
    INST_dataE_readBeforeLaterWrites_2(simHdl, "dataE_readBeforeLaterWrites_2", this, 1u, (tUInt8)1u),
    INST_dataE_register(simHdl, "dataE_register", this, 33u, 2863311530llu, (tUInt8)0u),
    INST_dataW_port_0(simHdl, "dataW_port_0", this, 33u, (tUInt8)0u),
    INST_dataW_port_1(simHdl, "dataW_port_1", this, 33u, (tUInt8)0u),
    INST_dataW_port_2(simHdl, "dataW_port_2", this, 33u, (tUInt8)0u),
    INST_dataW_readBeforeLaterWrites_0(simHdl, "dataW_readBeforeLaterWrites_0", this, 1u, (tUInt8)1u),
    INST_dataW_readBeforeLaterWrites_1(simHdl, "dataW_readBeforeLaterWrites_1", this, 1u, (tUInt8)1u),
    INST_dataW_readBeforeLaterWrites_2(simHdl, "dataW_readBeforeLaterWrites_2", this, 1u, (tUInt8)1u),
    INST_dataW_register(simHdl, "dataW_register", this, 33u, 2863311530llu, (tUInt8)0u),
    INST_dstE_port_0(simHdl, "dstE_port_0", this, 5u, (tUInt8)0u),
    INST_dstE_port_1(simHdl, "dstE_port_1", this, 5u, (tUInt8)0u),
    INST_dstE_port_2(simHdl, "dstE_port_2", this, 5u, (tUInt8)0u),
    INST_dstE_readBeforeLaterWrites_0(simHdl, "dstE_readBeforeLaterWrites_0", this, 1u, (tUInt8)1u),
    INST_dstE_readBeforeLaterWrites_1(simHdl, "dstE_readBeforeLaterWrites_1", this, 1u, (tUInt8)1u),
    INST_dstE_readBeforeLaterWrites_2(simHdl, "dstE_readBeforeLaterWrites_2", this, 1u, (tUInt8)1u),
    INST_dstE_register(simHdl, "dstE_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_dstW_port_0(simHdl, "dstW_port_0", this, 5u, (tUInt8)0u),
    INST_dstW_port_1(simHdl, "dstW_port_1", this, 5u, (tUInt8)0u),
    INST_dstW_port_2(simHdl, "dstW_port_2", this, 5u, (tUInt8)0u),
    INST_dstW_readBeforeLaterWrites_0(simHdl, "dstW_readBeforeLaterWrites_0", this, 1u, (tUInt8)1u),
    INST_dstW_readBeforeLaterWrites_1(simHdl, "dstW_readBeforeLaterWrites_1", this, 1u, (tUInt8)1u),
    INST_dstW_readBeforeLaterWrites_2(simHdl, "dstW_readBeforeLaterWrites_2", this, 1u, (tUInt8)1u),
    INST_dstW_register(simHdl, "dstW_register", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_e2w(simHdl, "e2w", this, 190u, 2u, (tUInt8)1u, 0u),
    INST_f2d(simHdl, "f2d", this, 113u, 2u, (tUInt8)1u, 0u),
    INST_fresh_id(simHdl, "fresh_id", this, 48u, 0llu, (tUInt8)0u),
    INST_fromDmem_rv(simHdl,
		     "fromDmem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromImem_rv(simHdl,
		     "fromImem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromMMIO_rv(simHdl,
		     "fromMMIO_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_globalEpoch_port_0(simHdl, "globalEpoch_port_0", this, 1u, (tUInt8)0u),
    INST_globalEpoch_port_1(simHdl, "globalEpoch_port_1", this, 1u, (tUInt8)0u),
    INST_globalEpoch_readBeforeLaterWrites_0(simHdl,
					     "globalEpoch_readBeforeLaterWrites_0",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_globalEpoch_readBeforeLaterWrites_1(simHdl,
					     "globalEpoch_readBeforeLaterWrites_1",
					     this,
					     1u,
					     (tUInt8)1u),
    INST_globalEpoch_register(simHdl, "globalEpoch_register", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_lfh(simHdl, "lfh", this, 32u, 0u, (tUInt8)0u),
    INST_mispredicted_port_0(simHdl, "mispredicted_port_0", this, 1u, (tUInt8)0u),
    INST_mispredicted_port_1(simHdl, "mispredicted_port_1", this, 1u, (tUInt8)0u),
    INST_mispredicted_readBeforeLaterWrites_0(simHdl,
					      "mispredicted_readBeforeLaterWrites_0",
					      this,
					      1u,
					      (tUInt8)1u),
    INST_mispredicted_readBeforeLaterWrites_1(simHdl,
					      "mispredicted_readBeforeLaterWrites_1",
					      this,
					      1u,
					      (tUInt8)1u),
    INST_mispredicted_register(simHdl, "mispredicted_register", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_pc(simHdl, "pc", this, 32u, 0u, (tUInt8)0u),
    INST_redirectPc_port_0(simHdl, "redirectPc_port_0", this, 32u, (tUInt8)0u),
    INST_redirectPc_port_1(simHdl, "redirectPc_port_1", this, 32u, (tUInt8)0u),
    INST_redirectPc_readBeforeLaterWrites_0(simHdl,
					    "redirectPc_readBeforeLaterWrites_0",
					    this,
					    1u,
					    (tUInt8)1u),
    INST_redirectPc_readBeforeLaterWrites_1(simHdl,
					    "redirectPc_readBeforeLaterWrites_1",
					    this,
					    1u,
					    (tUInt8)1u),
    INST_redirectPc_register(simHdl, "redirectPc_register", this, 32u, 0u, (tUInt8)0u),
    INST_retired(simHdl, "retired", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rf(simHdl, "rf", this),
    INST_sb(simHdl, "sb", this),
    INST_squashed(simHdl, "squashed", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_starting(simHdl, "starting", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toDmem_rv(simHdl,
		   "toDmem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toImem_rv(simHdl,
		   "toImem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toMMIO_rv(simHdl,
		   "toMMIO_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_toMMIO_rv_port1__read____d625(69u),
    DEF_toDmem_rv_port1__read____d621(69u),
    DEF_toImem_rv_port1__read____d617(69u),
    DEF_d2e_first____d284(217u),
    DEF_e2w_first____d541(190u),
    DEF_fromMMIO_rv_port1__read____d554(69u),
    DEF_fromMMIO_rv_port0__read____d627(69u),
    DEF_toMMIO_rv_port0__read____d347(69u),
    DEF_fromDmem_rv_port1__read____d556(69u),
    DEF_fromDmem_rv_port0__read____d623(69u),
    DEF_toDmem_rv_port0__read____d350(69u),
    DEF_fromImem_rv_port1__read____d127(69u),
    DEF_fromImem_rv_port0__read____d619(69u),
    DEF_toImem_rv_port0__read____d105(69u),
    DEF__0_CONCAT_DONTCARE___d159(69u),
    DEF_TASK_fopen___d103(2863311530u),
    DEF_f2d_first____d274(113u),
    DEF_f2d_first__74_BITS_112_TO_48___d275(65u),
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280(217u),
    DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279(112u),
    DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536(190u),
    DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535(152u),
    DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534(88u),
    DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124(113u),
    DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121(69u),
    DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383(69u),
    DEF__1_CONCAT_getMMIOResp_a___d626(69u),
    DEF__1_CONCAT_getDResp_a___d622(69u),
    DEF__1_CONCAT_getIResp_a___d618(69u)
{
  PORT_getIResp_a.setSize(68u);
  PORT_getIResp_a.clear();
  PORT_getDResp_a.setSize(68u);
  PORT_getDResp_a.clear();
  PORT_getMMIOResp_a.setSize(68u);
  PORT_getMMIOResp_a.clear();
  PORT_getIReq.setSize(68u);
  PORT_getIReq.clear();
  PORT_getDReq.setSize(68u);
  PORT_getDReq.clear();
  PORT_getMMIOReq.setSize(68u);
  PORT_getMMIOReq.clear();
  symbol_count = 98u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkpipelined::init_symbols_0()
{
  init_symbol(&symbols[0u], "addr__h12962", SYM_DEF, &DEF_addr__h12962, 32u);
  init_symbol(&symbols[1u], "commit_id", SYM_MODULE, &INST_commit_id);
  init_symbol(&symbols[2u], "currentVal__h15824", SYM_DEF, &DEF_currentVal__h15824, 1u);
  init_symbol(&symbols[3u], "cycles", SYM_MODULE, &INST_cycles);
  init_symbol(&symbols[4u], "d2e", SYM_MODULE, &INST_d2e);
  init_symbol(&symbols[5u], "dataE_port_0", SYM_MODULE, &INST_dataE_port_0);
  init_symbol(&symbols[6u], "dataE_port_1", SYM_MODULE, &INST_dataE_port_1);
  init_symbol(&symbols[7u], "dataE_port_2", SYM_MODULE, &INST_dataE_port_2);
  init_symbol(&symbols[8u],
	      "dataE_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_dataE_readBeforeLaterWrites_0);
  init_symbol(&symbols[9u],
	      "dataE_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_dataE_readBeforeLaterWrites_1);
  init_symbol(&symbols[10u],
	      "dataE_readBeforeLaterWrites_2",
	      SYM_MODULE,
	      &INST_dataE_readBeforeLaterWrites_2);
  init_symbol(&symbols[11u], "dataE_register", SYM_MODULE, &INST_dataE_register);
  init_symbol(&symbols[12u], "dataW_port_0", SYM_MODULE, &INST_dataW_port_0);
  init_symbol(&symbols[13u], "dataW_port_1", SYM_MODULE, &INST_dataW_port_1);
  init_symbol(&symbols[14u], "dataW_port_2", SYM_MODULE, &INST_dataW_port_2);
  init_symbol(&symbols[15u],
	      "dataW_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_dataW_readBeforeLaterWrites_0);
  init_symbol(&symbols[16u],
	      "dataW_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_dataW_readBeforeLaterWrites_1);
  init_symbol(&symbols[17u],
	      "dataW_readBeforeLaterWrites_2",
	      SYM_MODULE,
	      &INST_dataW_readBeforeLaterWrites_2);
  init_symbol(&symbols[18u], "dataW_register", SYM_MODULE, &INST_dataW_register);
  init_symbol(&symbols[19u], "dstE_port_0", SYM_MODULE, &INST_dstE_port_0);
  init_symbol(&symbols[20u], "dstE_port_1", SYM_MODULE, &INST_dstE_port_1);
  init_symbol(&symbols[21u], "dstE_port_2", SYM_MODULE, &INST_dstE_port_2);
  init_symbol(&symbols[22u],
	      "dstE_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_dstE_readBeforeLaterWrites_0);
  init_symbol(&symbols[23u],
	      "dstE_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_dstE_readBeforeLaterWrites_1);
  init_symbol(&symbols[24u],
	      "dstE_readBeforeLaterWrites_2",
	      SYM_MODULE,
	      &INST_dstE_readBeforeLaterWrites_2);
  init_symbol(&symbols[25u], "dstE_register", SYM_MODULE, &INST_dstE_register);
  init_symbol(&symbols[26u], "dstW_port_0", SYM_MODULE, &INST_dstW_port_0);
  init_symbol(&symbols[27u], "dstW_port_1", SYM_MODULE, &INST_dstW_port_1);
  init_symbol(&symbols[28u], "dstW_port_2", SYM_MODULE, &INST_dstW_port_2);
  init_symbol(&symbols[29u],
	      "dstW_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_dstW_readBeforeLaterWrites_0);
  init_symbol(&symbols[30u],
	      "dstW_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_dstW_readBeforeLaterWrites_1);
  init_symbol(&symbols[31u],
	      "dstW_readBeforeLaterWrites_2",
	      SYM_MODULE,
	      &INST_dstW_readBeforeLaterWrites_2);
  init_symbol(&symbols[32u], "dstW_register", SYM_MODULE, &INST_dstW_register);
  init_symbol(&symbols[33u], "e2w", SYM_MODULE, &INST_e2w);
  init_symbol(&symbols[34u], "f2d", SYM_MODULE, &INST_f2d);
  init_symbol(&symbols[35u], "fresh_id", SYM_MODULE, &INST_fresh_id);
  init_symbol(&symbols[36u], "fromDmem_rv", SYM_MODULE, &INST_fromDmem_rv);
  init_symbol(&symbols[37u], "fromImem_rv", SYM_MODULE, &INST_fromImem_rv);
  init_symbol(&symbols[38u], "fromMMIO_rv", SYM_MODULE, &INST_fromMMIO_rv);
  init_symbol(&symbols[39u], "getDReq", SYM_PORT, &PORT_getDReq, 68u);
  init_symbol(&symbols[40u], "getDResp_a", SYM_PORT, &PORT_getDResp_a, 68u);
  init_symbol(&symbols[41u], "getIReq", SYM_PORT, &PORT_getIReq, 68u);
  init_symbol(&symbols[42u], "getIResp_a", SYM_PORT, &PORT_getIResp_a, 68u);
  init_symbol(&symbols[43u], "getMMIOReq", SYM_PORT, &PORT_getMMIOReq, 68u);
  init_symbol(&symbols[44u], "getMMIOResp_a", SYM_PORT, &PORT_getMMIOResp_a, 68u);
  init_symbol(&symbols[45u], "globalEpoch_port_0", SYM_MODULE, &INST_globalEpoch_port_0);
  init_symbol(&symbols[46u], "globalEpoch_port_1", SYM_MODULE, &INST_globalEpoch_port_1);
  init_symbol(&symbols[47u],
	      "globalEpoch_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_globalEpoch_readBeforeLaterWrites_0);
  init_symbol(&symbols[48u],
	      "globalEpoch_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_globalEpoch_readBeforeLaterWrites_1);
  init_symbol(&symbols[49u], "globalEpoch_register", SYM_MODULE, &INST_globalEpoch_register);
  init_symbol(&symbols[50u], "imm__h12956", SYM_DEF, &DEF_imm__h12956, 32u);
  init_symbol(&symbols[51u], "lfh", SYM_MODULE, &INST_lfh);
  init_symbol(&symbols[52u], "mispredicted_port_0", SYM_MODULE, &INST_mispredicted_port_0);
  init_symbol(&symbols[53u], "mispredicted_port_1", SYM_MODULE, &INST_mispredicted_port_1);
  init_symbol(&symbols[54u],
	      "mispredicted_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_mispredicted_readBeforeLaterWrites_0);
  init_symbol(&symbols[55u],
	      "mispredicted_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_mispredicted_readBeforeLaterWrites_1);
  init_symbol(&symbols[56u], "mispredicted_register", SYM_MODULE, &INST_mispredicted_register);
  init_symbol(&symbols[57u], "n__read__h12886", SYM_DEF, &DEF_n__read__h12886, 1u);
  init_symbol(&symbols[58u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[59u], "RL_administrative_konata_commit", SYM_RULE);
  init_symbol(&symbols[60u], "RL_administrative_konata_flush", SYM_RULE);
  init_symbol(&symbols[61u], "RL_dataE_canonicalize", SYM_RULE);
  init_symbol(&symbols[62u], "RL_dataW_canonicalize", SYM_RULE);
  init_symbol(&symbols[63u], "RL_decode", SYM_RULE);
  init_symbol(&symbols[64u], "RL_do_tic_logging", SYM_RULE);
  init_symbol(&symbols[65u], "RL_dstE_canonicalize", SYM_RULE);
  init_symbol(&symbols[66u], "RL_dstW_canonicalize", SYM_RULE);
  init_symbol(&symbols[67u], "RL_execute", SYM_RULE);
  init_symbol(&symbols[68u], "RL_fetch", SYM_RULE);
  init_symbol(&symbols[69u], "RL_globalEpoch_canonicalize", SYM_RULE);
  init_symbol(&symbols[70u], "RL_mispredicted_canonicalize", SYM_RULE);
  init_symbol(&symbols[71u], "RL_redirectPc_canonicalize", SYM_RULE);
  init_symbol(&symbols[72u], "RL_reset_ehr", SYM_RULE);
  init_symbol(&symbols[73u], "RL_set_dstE", SYM_RULE);
  init_symbol(&symbols[74u], "RL_set_dstW", SYM_RULE);
  init_symbol(&symbols[75u], "RL_tick", SYM_RULE);
  init_symbol(&symbols[76u], "RL_writeback", SYM_RULE);
  init_symbol(&symbols[77u], "redirectPc_port_0", SYM_MODULE, &INST_redirectPc_port_0);
  init_symbol(&symbols[78u], "redirectPc_port_1", SYM_MODULE, &INST_redirectPc_port_1);
  init_symbol(&symbols[79u],
	      "redirectPc_readBeforeLaterWrites_0",
	      SYM_MODULE,
	      &INST_redirectPc_readBeforeLaterWrites_0);
  init_symbol(&symbols[80u],
	      "redirectPc_readBeforeLaterWrites_1",
	      SYM_MODULE,
	      &INST_redirectPc_readBeforeLaterWrites_1);
  init_symbol(&symbols[81u], "redirectPc_register", SYM_MODULE, &INST_redirectPc_register);
  init_symbol(&symbols[82u], "retired", SYM_MODULE, &INST_retired);
  init_symbol(&symbols[83u], "rf", SYM_MODULE, &INST_rf);
  init_symbol(&symbols[84u], "rs1_idx__h10658", SYM_DEF, &DEF_rs1_idx__h10658, 5u);
  init_symbol(&symbols[85u], "rs2_idx__h10659", SYM_DEF, &DEF_rs2_idx__h10659, 5u);
  init_symbol(&symbols[86u], "sb", SYM_MODULE, &INST_sb);
  init_symbol(&symbols[87u], "squashed", SYM_MODULE, &INST_squashed);
  init_symbol(&symbols[88u], "starting", SYM_MODULE, &INST_starting);
  init_symbol(&symbols[89u], "starting__h8970", SYM_DEF, &DEF_starting__h8970, 1u);
  init_symbol(&symbols[90u], "toDmem_rv", SYM_MODULE, &INST_toDmem_rv);
  init_symbol(&symbols[91u], "toImem_rv", SYM_MODULE, &INST_toImem_rv);
  init_symbol(&symbols[92u], "toMMIO_rv", SYM_MODULE, &INST_toMMIO_rv);
  init_symbol(&symbols[93u], "x__h12629", SYM_DEF, &DEF_x__h12629, 5u);
  init_symbol(&symbols[94u], "x__h13153", SYM_DEF, &DEF_x__h13153, 12u);
  init_symbol(&symbols[95u], "x__h13201", SYM_DEF, &DEF_x__h13201, 12u);
  init_symbol(&symbols[96u], "x__h13271", SYM_DEF, &DEF_x__h13271, 13u);
  init_symbol(&symbols[97u], "x__h13434", SYM_DEF, &DEF_x__h13434, 21u);
}


/* Rule actions */

void MOD_mkpipelined::RL_globalEpoch_canonicalize()
{
  tUInt8 DEF_x__h2079;
  tUInt8 DEF_x_wget__h1845;
  DEF_currentVal__h15824 = INST_globalEpoch_register.METH_read();
  DEF_x_wget__h1845 = INST_globalEpoch_port_1.METH_wget();
  DEF_x_wget__h1796 = INST_globalEpoch_port_0.METH_wget();
  DEF_def__h2106 = INST_globalEpoch_port_0.METH_whas() ? DEF_x_wget__h1796 : DEF_currentVal__h15824;
  DEF_x__h2079 = INST_globalEpoch_port_1.METH_whas() ? DEF_x_wget__h1845 : DEF_def__h2106;
  INST_globalEpoch_register.METH_write(DEF_x__h2079);
}

void MOD_mkpipelined::RL_redirectPc_canonicalize()
{
  tUInt32 DEF_x__h2683;
  tUInt32 DEF_x_wget__h2451;
  DEF_currentVal__h15723 = INST_redirectPc_register.METH_read();
  DEF_x_wget__h2451 = INST_redirectPc_port_1.METH_wget();
  DEF_x_wget__h2402 = INST_redirectPc_port_0.METH_wget();
  DEF_def__h2710 = INST_redirectPc_port_0.METH_whas() ? DEF_x_wget__h2402 : DEF_currentVal__h15723;
  DEF_x__h2683 = INST_redirectPc_port_1.METH_whas() ? DEF_x_wget__h2451 : DEF_def__h2710;
  INST_redirectPc_register.METH_write(DEF_x__h2683);
}

void MOD_mkpipelined::RL_mispredicted_canonicalize()
{
  tUInt8 DEF_IF_mispredicted_port_1_whas__5_THEN_mispredict_ETC___d21;
  DEF_mispredicted_register__h9993 = INST_mispredicted_register.METH_read();
  DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20 = INST_mispredicted_port_0.METH_whas() ? INST_mispredicted_port_0.METH_wget() : DEF_mispredicted_register__h9993;
  DEF_IF_mispredicted_port_1_whas__5_THEN_mispredict_ETC___d21 = INST_mispredicted_port_1.METH_whas() ? INST_mispredicted_port_1.METH_wget() : DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20;
  INST_mispredicted_register.METH_write(DEF_IF_mispredicted_port_1_whas__5_THEN_mispredict_ETC___d21);
}

void MOD_mkpipelined::RL_dataE_canonicalize()
{
  tUInt64 DEF_IF_dataE_port_2_whas__2_THEN_dataE_port_2_wget_ETC___d31;
  DEF_dataE_register___d28 = INST_dataE_register.METH_read();
  DEF_dataE_port_1_wget____d25 = INST_dataE_port_1.METH_wget();
  DEF_dataE_port_0_wget____d27 = INST_dataE_port_0.METH_wget();
  DEF_dataE_port_1_whas____d24 = INST_dataE_port_1.METH_whas();
  DEF_dataE_port_0_whas____d26 = INST_dataE_port_0.METH_whas();
  DEF_IF_dataE_port_2_whas__2_THEN_dataE_port_2_wget_ETC___d31 = INST_dataE_port_2.METH_whas() ? INST_dataE_port_2.METH_wget() : (DEF_dataE_port_1_whas____d24 ? DEF_dataE_port_1_wget____d25 : (DEF_dataE_port_0_whas____d26 ? DEF_dataE_port_0_wget____d27 : DEF_dataE_register___d28));
  INST_dataE_register.METH_write(DEF_IF_dataE_port_2_whas__2_THEN_dataE_port_2_wget_ETC___d31);
}

void MOD_mkpipelined::RL_dataW_canonicalize()
{
  tUInt64 DEF_IF_dataW_port_2_whas__2_THEN_dataW_port_2_wget_ETC___d41;
  DEF_dataW_register___d38 = INST_dataW_register.METH_read();
  DEF_dataW_port_1_wget____d35 = INST_dataW_port_1.METH_wget();
  DEF_dataW_port_0_wget____d37 = INST_dataW_port_0.METH_wget();
  DEF_dataW_port_1_whas____d34 = INST_dataW_port_1.METH_whas();
  DEF_dataW_port_0_whas____d36 = INST_dataW_port_0.METH_whas();
  DEF_IF_dataW_port_2_whas__2_THEN_dataW_port_2_wget_ETC___d41 = INST_dataW_port_2.METH_whas() ? INST_dataW_port_2.METH_wget() : (DEF_dataW_port_1_whas____d34 ? DEF_dataW_port_1_wget____d35 : (DEF_dataW_port_0_whas____d36 ? DEF_dataW_port_0_wget____d37 : DEF_dataW_register___d38));
  INST_dataW_register.METH_write(DEF_IF_dataW_port_2_whas__2_THEN_dataW_port_2_wget_ETC___d41);
}

void MOD_mkpipelined::RL_dstE_canonicalize()
{
  tUInt8 DEF_x__h5989;
  tUInt8 DEF_x_wget__h5693;
  DEF_currentVal__h12630 = INST_dstE_register.METH_read();
  DEF_x_wget__h5693 = INST_dstE_port_2.METH_wget();
  DEF_x_wget__h5644 = INST_dstE_port_1.METH_wget();
  DEF_x_wget__h5595 = INST_dstE_port_0.METH_wget();
  DEF_def__h6141 = INST_dstE_port_0.METH_whas() ? DEF_x_wget__h5595 : DEF_currentVal__h12630;
  DEF_def__h6023 = INST_dstE_port_1.METH_whas() ? DEF_x_wget__h5644 : DEF_def__h6141;
  DEF_x__h5989 = INST_dstE_port_2.METH_whas() ? DEF_x_wget__h5693 : DEF_def__h6023;
  INST_dstE_register.METH_write(DEF_x__h5989);
}

void MOD_mkpipelined::RL_dstW_canonicalize()
{
  tUInt8 DEF_x__h6796;
  tUInt8 DEF_x_wget__h6504;
  DEF_currentVal__h16430 = INST_dstW_register.METH_read();
  DEF_x_wget__h6504 = INST_dstW_port_2.METH_wget();
  DEF_x_wget__h6455 = INST_dstW_port_1.METH_wget();
  DEF_x_wget__h6406 = INST_dstW_port_0.METH_wget();
  DEF_def__h6948 = INST_dstW_port_0.METH_whas() ? DEF_x_wget__h6406 : DEF_currentVal__h16430;
  DEF_def__h6830 = INST_dstW_port_1.METH_whas() ? DEF_x_wget__h6455 : DEF_def__h6948;
  DEF_x__h6796 = INST_dstW_port_2.METH_whas() ? DEF_x_wget__h6504 : DEF_def__h6830;
  INST_dstW_register.METH_write(DEF_x__h6796);
}

void MOD_mkpipelined::RL_tick()
{
  tUInt32 DEF_x__h7633;
  DEF_x__h7653 = INST_cycles.METH_read();
  DEF_x__h7633 = DEF_x__h7653 + 1u;
  INST_cycles.METH_write(DEF_x__h7633);
}

void MOD_mkpipelined::RL_reset_ehr()
{
  tUInt64 DEF_NOT_dataE_readBeforeLaterWrites_2_read__1_2_AN_ETC___d97;
  tUInt64 DEF_NOT_dataW_readBeforeLaterWrites_2_read__4_5_AN_ETC___d80;
  tUInt8 DEF_x__h8570;
  tUInt8 DEF_x__h8863;
  tUInt32 DEF_x__h5376;
  tUInt32 DEF_x__h5377;
  tUInt32 DEF_x__h4410;
  tUInt32 DEF_x__h4409;
  DEF_dataW_register___d38 = INST_dataW_register.METH_read();
  DEF_dataW_port_1_wget____d35 = INST_dataW_port_1.METH_wget();
  DEF_dataW_port_0_wget____d37 = INST_dataW_port_0.METH_wget();
  DEF_dataE_register___d28 = INST_dataE_register.METH_read();
  DEF_dataE_port_0_wget____d27 = INST_dataE_port_0.METH_wget();
  DEF_dataE_port_1_wget____d25 = INST_dataE_port_1.METH_wget();
  DEF_currentVal__h16430 = INST_dstW_register.METH_read();
  DEF_x_wget__h6455 = INST_dstW_port_1.METH_wget();
  DEF_x_wget__h6406 = INST_dstW_port_0.METH_wget();
  DEF_currentVal__h12630 = INST_dstE_register.METH_read();
  DEF_x_wget__h5644 = INST_dstE_port_1.METH_wget();
  DEF_x_wget__h5595 = INST_dstE_port_0.METH_wget();
  DEF_dataW_port_0_whas____d36 = INST_dataW_port_0.METH_whas();
  DEF_dataW_port_1_whas____d34 = INST_dataW_port_1.METH_whas();
  DEF_dataE_port_1_whas____d24 = INST_dataE_port_1.METH_whas();
  DEF_dataE_port_0_whas____d26 = INST_dataE_port_0.METH_whas();
  DEF_x__h4408 = (tUInt32)(DEF_dataE_register___d28);
  DEF_x__h4409 = (tUInt32)(DEF_dataE_port_0_wget____d27);
  DEF_x__h4410 = (tUInt32)(DEF_dataE_port_1_wget____d25);
  DEF_x__h5375 = (tUInt32)(DEF_dataW_register___d38);
  DEF_x__h5377 = (tUInt32)(DEF_dataW_port_1_wget____d35);
  DEF_x__h5376 = (tUInt32)(DEF_dataW_port_0_wget____d37);
  DEF_dataE_register_8_BIT_32___d85 = (tUInt8)(DEF_dataE_register___d28 >> 32u);
  DEF_dataW_register_8_BIT_32___d68 = (tUInt8)(DEF_dataW_register___d38 >> 32u);
  DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77 = DEF_x__h5375;
  DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94 = DEF_x__h4408;
  DEF_def__h6948 = INST_dstW_port_0.METH_whas() ? DEF_x_wget__h6406 : DEF_currentVal__h16430;
  DEF_def__h6830 = INST_dstW_port_1.METH_whas() ? DEF_x_wget__h6455 : DEF_def__h6948;
  DEF_x__h8863 = INST_dstW_readBeforeLaterWrites_2.METH_read() ? (tUInt8)0u : DEF_def__h6830;
  DEF_def__h6141 = INST_dstE_port_0.METH_whas() ? DEF_x_wget__h5595 : DEF_currentVal__h12630;
  DEF_def__h6023 = INST_dstE_port_1.METH_whas() ? DEF_x_wget__h5644 : DEF_def__h6141;
  DEF_x__h8570 = INST_dstE_readBeforeLaterWrites_2.METH_read() ? (tUInt8)0u : DEF_def__h6023;
  DEF_NOT_dataW_readBeforeLaterWrites_2_read__4_5_AN_ETC___d80 = 8589934591llu & ((((tUInt64)(!INST_dataW_readBeforeLaterWrites_2.METH_read() && (DEF_dataW_port_1_whas____d34 ? (tUInt8)(DEF_dataW_port_1_wget____d35 >> 32u) : (DEF_dataW_port_0_whas____d36 ? (tUInt8)(DEF_dataW_port_0_wget____d37 >> 32u) : DEF_dataW_register_8_BIT_32___d68)))) << 32u) | (tUInt64)(DEF_dataW_port_1_whas____d34 ? DEF_x__h5377 : (DEF_dataW_port_0_whas____d36 ? DEF_x__h5376 : DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77)));
  DEF_NOT_dataE_readBeforeLaterWrites_2_read__1_2_AN_ETC___d97 = 8589934591llu & ((((tUInt64)(!INST_dataE_readBeforeLaterWrites_2.METH_read() && (DEF_dataE_port_1_whas____d24 ? (tUInt8)(DEF_dataE_port_1_wget____d25 >> 32u) : (DEF_dataE_port_0_whas____d26 ? (tUInt8)(DEF_dataE_port_0_wget____d27 >> 32u) : DEF_dataE_register_8_BIT_32___d85)))) << 32u) | (tUInt64)(DEF_dataE_port_1_whas____d24 ? DEF_x__h4410 : (DEF_dataE_port_0_whas____d26 ? DEF_x__h4409 : DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94)));
  INST_dataW_readBeforeLaterWrites_2.METH_write((tUInt8)1u);
  INST_dataW_port_2.METH_wset(DEF_NOT_dataW_readBeforeLaterWrites_2_read__4_5_AN_ETC___d80);
  INST_dataE_readBeforeLaterWrites_2.METH_write((tUInt8)1u);
  INST_dataE_port_2.METH_wset(DEF_NOT_dataE_readBeforeLaterWrites_2_read__1_2_AN_ETC___d97);
  INST_dstE_readBeforeLaterWrites_2.METH_write((tUInt8)1u);
  INST_dstE_port_2.METH_wset(DEF_x__h8570);
  INST_dstW_readBeforeLaterWrites_2.METH_write((tUInt8)1u);
  INST_dstW_port_2.METH_wset(DEF_x__h8863);
}

void MOD_mkpipelined::RL_do_tic_logging()
{
  DEF_lfh___d104 = INST_lfh.METH_read();
  DEF_starting__h8970 = INST_starting.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h8970)
      DEF_TASK_fopen___d103 = dollar_fopen("s,s", &__str_literal_1, &__str_literal_2);
    else
      DEF_TASK_fopen___d103 = 2863311530u;
  if (DEF_starting__h8970)
    INST_lfh.METH_write(DEF_TASK_fopen___d103);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h8970)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_TASK_fopen___d103, &__str_literal_3);
  if (DEF_starting__h8970)
    INST_starting.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_4);
}

void MOD_mkpipelined::RL_fetch()
{
  tUInt32 DEF_x__h10321;
  tUInt64 DEF_x__h9443;
  tUInt8 DEF_NOT_mispredicted_readBeforeLaterWrites_1_read__ETC___d126;
  tUInt32 DEF_pc_fetched__h10001;
  tUInt32 DEF__theResult____h9423;
  tUInt32 DEF_pc_fetched__h10184;
  tUInt64 DEF_v__h9429;
  DEF_signed_0___d114 = 0u;
  DEF_v__h9429 = INST_fresh_id.METH_read();
  DEF_currentVal__h15723 = INST_redirectPc_register.METH_read();
  DEF_x_wget__h2402 = INST_redirectPc_port_0.METH_wget();
  DEF_x__h7653 = INST_cycles.METH_read();
  DEF_lfh___d104 = INST_lfh.METH_read();
  DEF_pc_fetched__h10184 = INST_pc.METH_read();
  DEF_mispredicted_register__h9993 = INST_mispredicted_register.METH_read();
  DEF_currentVal__h15824 = INST_globalEpoch_register.METH_read();
  DEF_x_wget__h1796 = INST_globalEpoch_port_0.METH_wget();
  DEF_def__h2710 = INST_redirectPc_port_0.METH_whas() ? DEF_x_wget__h2402 : DEF_currentVal__h15723;
  DEF_pc_fetched__h10001 = DEF_def__h2710;
  DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20 = INST_mispredicted_port_0.METH_whas() ? INST_mispredicted_port_0.METH_wget() : DEF_mispredicted_register__h9993;
  DEF__theResult____h9423 = DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20 ? DEF_pc_fetched__h10001 : DEF_pc_fetched__h10184;
  DEF_def__h2106 = INST_globalEpoch_port_0.METH_whas() ? DEF_x_wget__h1796 : DEF_currentVal__h15824;
  DEF_NOT_mispredicted_readBeforeLaterWrites_1_read__ETC___d126 = !INST_mispredicted_readBeforeLaterWrites_1.METH_read() && DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20;
  DEF_x__h9443 = 281474976710655llu & (DEF_v__h9429 + 1llu);
  DEF_x__h10321 = DEF__theResult____h9423 + 4u;
  DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124.set_bits_in_word((tUInt32)(DEF__theResult____h9423 >> 15u),
										 3u,
										 0u,
										 17u).set_whole_word((((tUInt32)(32767u & DEF__theResult____h9423)) << 17u) | (tUInt32)(DEF_x__h10321 >> 15u),
												     2u).set_whole_word(((((tUInt32)(32767u & DEF_x__h10321)) << 17u) | (((tUInt32)(DEF_def__h2106)) << 16u)) | (tUInt32)(DEF_v__h9429 >> 32u),
															1u).set_whole_word((tUInt32)(DEF_v__h9429),
																	   0u);
  DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121.set_bits_in_word((tUInt8)16u,
										  2u,
										  0u,
										  5u).set_whole_word(DEF__theResult____h9423,
												     1u).set_whole_word(0u,
															0u);
  INST_fresh_id.METH_write(DEF_x__h9443);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,8",
		    DEF_lfh___d104,
		    &__str_literal_5,
		    DEF_v__h9429,
		    DEF_v__h9429,
		    (tUInt8)0u);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d104,
		    &__str_literal_6,
		    DEF_v__h9429,
		    DEF_signed_0___d114,
		    &__str_literal_7);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d104,
		  &__str_literal_8,
		  DEF_v__h9429,
		  DEF_signed_0___d114);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,32,32",
		  DEF_lfh___d104,
		  &__str_literal_9,
		  DEF__theResult____h9423,
		  DEF_x__h7653);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_10);
  }
  INST_toImem_rv.METH_port0__write(DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121);
  INST_f2d.METH_enq(DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124);
  INST_mispredicted_readBeforeLaterWrites_1.METH_write((tUInt8)1u);
  INST_pc.METH_write(DEF_x__h10321);
  INST_mispredicted_port_1.METH_wset(DEF_NOT_mispredicted_readBeforeLaterWrites_1_read__ETC___d126);
}

void MOD_mkpipelined::RL_decode()
{
  tUInt8 DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d142;
  tUInt8 DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d157;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__27_BIT_25_83___d184;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d156;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d165;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d166;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d174;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d168;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d170;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d177;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d179;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ_0b0___d146;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d149;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d150;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d244;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d147;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d144;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d148;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d145;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_31_TO_26_81_E_ETC___d182;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_31_TO_25_96_E_ETC___d197;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d164;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_31_TO_25_96_E_ETC___d203;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_19_TO_15_30_E_ETC___d227;
  tUInt8 DEF_IF_fromImem_rv_port1__read__27_BITS_31_TO_20_2_ETC___d230;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d163;
  tUInt8 DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d236;
  tUInt8 DEF_IF_fromImem_rv_port1__read__27_BITS_14_TO_12_6_ETC___d210;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d167;
  tUInt8 DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d239;
  tUInt8 DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d242;
  tUInt8 DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d243;
  tUInt8 DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_2_43__ETC___d269;
  tUInt8 DEF_x__h11217;
  tUInt8 DEF_x__h10818;
  tUInt8 DEF_rd_idx__h10660;
  tUInt8 DEF_x__h11303;
  tUInt8 DEF_x__h11177;
  tUInt8 DEF_x__h11506;
  tUInt32 DEF_fromImem_rv_port1__read__27_BITS_31_TO_20___d221;
  tUInt32 DEF_instr__h10656;
  tUInt32 DEF_f2d_first__74_BITS_112_TO_81___d281;
  tUInt64 DEF_konataCtr__h12395;
  tUInt32 DEF_x__h12348;
  tUInt32 DEF_x__h12356;
  DEF__0_CONCAT_DONTCARE___d159.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_signed_0___d114 = 0u;
  DEF_f2d_first____d274 = INST_f2d.METH_first();
  DEF_fromImem_rv_port1__read____d127 = INST_fromImem_rv.METH_port1__read();
  DEF_x__h7653 = INST_cycles.METH_read();
  DEF_lfh___d104 = INST_lfh.METH_read();
  DEF_rs2_idx__h10659 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u, 20u, 5u);
  DEF_x__h12356 = INST_rf.METH_rv2(DEF_rs2_idx__h10659);
  DEF_rs1_idx__h10658 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u, 15u, 5u);
  DEF_x__h12348 = INST_rf.METH_rv1(DEF_rs1_idx__h10658);
  DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133 = INST_sb.METH_search2(DEF_rs2_idx__h10659);
  DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131 = INST_sb.METH_search1(DEF_rs1_idx__h10658);
  wop_primExtractWide(65u,
		      113u,
		      DEF_f2d_first____d274,
		      32u,
		      112u,
		      32u,
		      48u,
		      DEF_f2d_first__74_BITS_112_TO_48___d275);
  DEF_konataCtr__h12395 = primExtract64(48u, 113u, DEF_f2d_first____d274, 32u, 47u, 32u, 0u);
  DEF_f2d_first__74_BITS_112_TO_81___d281 = primExtract32(32u,
							  113u,
							  DEF_f2d_first____d274,
							  32u,
							  112u,
							  32u,
							  81u);
  DEF_instr__h10656 = DEF_fromImem_rv_port1__read____d127.get_whole_word(0u);
  DEF_fromImem_rv_port1__read__27_BITS_31_TO_20___d221 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word32(0u,
														20u,
														12u);
  DEF_x__h11506 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h11177 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h11303 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u, 26u, 6u);
  DEF_rd_idx__h10660 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u, 7u, 5u);
  DEF_x__h10818 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h11217 = DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u, 12u, 3u);
  switch (DEF_x__h10818) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_2_43__ETC___d269 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_2_43__ETC___d269 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_2_43__ETC___d269 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_2_43__ETC___d269 = (tUInt8)2u;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_2_43__ETC___d269 = (tUInt8)4u;
  }
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d243 = DEF_x__h10818 == (tUInt8)24u;
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d163 = DEF_x__h11217 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__27_BITS_19_TO_15_30_E_ETC___d227 = DEF_rs1_idx__h10658 == (tUInt8)0u;
  switch (DEF_fromImem_rv_port1__read__27_BITS_31_TO_20___d221) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_31_TO_20_2_ETC___d230 = DEF_fromImem_rv_port1__read__27_BITS_19_TO_15_30_E_ETC___d227;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__27_BITS_31_TO_20_2_ETC___d230 = DEF_fromImem_rv_port1__read__27_BITS_31_TO_20___d221 == 261u && DEF_fromImem_rv_port1__read__27_BITS_19_TO_15_30_E_ETC___d227;
  }
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d164 = DEF_x__h11217 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__27_BITS_31_TO_25_96_E_ETC___d197 = DEF_x__h11506 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__27_BITS_31_TO_25_96_E_ETC___d203 = ((DEF_fromImem_rv_port1__read__27_BITS_31_TO_25_96_E_ETC___d197 || DEF_x__h11506 == (tUInt8)32u) || DEF_x__h11506 == (tUInt8)1u) || DEF_x__h11506 == (tUInt8)2u;
  DEF_fromImem_rv_port1__read__27_BITS_31_TO_26_81_E_ETC___d182 = DEF_x__h11303 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d145 = DEF_x__h10818 == (tUInt8)27u;
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d150 = DEF_x__h10818 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d148 = DEF_x__h10818 == (tUInt8)25u;
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d144 = DEF_x__h10818 == (tUInt8)13u;
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d147 = DEF_x__h10818 == (tUInt8)12u;
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d244 = DEF_x__h10818 == (tUInt8)8u;
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d149 = DEF_x__h10818 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ_0b0___d146 = DEF_x__h10818 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d179 = DEF_x__h11217 == (tUInt8)7u;
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d177 = DEF_x__h11217 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d170 = DEF_x__h11217 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d168 = DEF_x__h11217 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d174 = DEF_x__h11217 == (tUInt8)3u;
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d165 = DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d163 || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d164;
  switch (DEF_x__h11177) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d236 = (((DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d165 || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d168) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d170) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d177) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d179;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d236 = DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d163;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d236 = DEF_x__h11177 == (tUInt8)111u || (DEF_x__h11177 == (tUInt8)115u && (DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d163 && (DEF_rd_idx__h10660 == (tUInt8)0u && DEF_IF_fromImem_rv_port1__read__27_BITS_31_TO_20_2_ETC___d230)));
  }
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d166 = DEF_x__h11217 == (tUInt8)2u;
  DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d167 = DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d165 || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d166;
  switch (DEF_x__h11217) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_14_TO_12_6_ETC___d210 = DEF_fromImem_rv_port1__read__27_BITS_31_TO_25_96_E_ETC___d203;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__27_BITS_14_TO_12_6_ETC___d210 = (((((DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d164 || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d166) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d174) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d168) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d177) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d179) && DEF_fromImem_rv_port1__read__27_BITS_31_TO_25_96_E_ETC___d197;
  }
  switch (DEF_x__h11177) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d239 = DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d167;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d239 = DEF_IF_fromImem_rv_port1__read__27_BITS_14_TO_12_6_ETC___d210;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d239 = DEF_x__h11177 == (tUInt8)55u || DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d236;
  }
  DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d156 = DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d144 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d145 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ_0b0___d146 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d147 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d148 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d149 || DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d150)))));
  DEF_NOT_fromImem_rv_port1__read__27_BIT_25_83___d184 = !DEF_fromImem_rv_port1__read____d127.get_bits_in_word8(0u,
														25u,
														1u);
  switch (DEF_x__h11177) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d242 = (DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d167 || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d168) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d170;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d242 = (((((DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d163 || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d166) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d174) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d168) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d177) || DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d179) || (DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d164 ? DEF_fromImem_rv_port1__read__27_BITS_31_TO_26_81_E_ETC___d182 && DEF_NOT_fromImem_rv_port1__read__27_BIT_25_83___d184 : DEF_fromImem_rv_port1__read__27_BITS_14_TO_12_62_E_ETC___d170 && ((DEF_fromImem_rv_port1__read__27_BITS_31_TO_26_81_E_ETC___d182 || DEF_x__h11303 == (tUInt8)16u) && DEF_NOT_fromImem_rv_port1__read__27_BIT_25_83___d184));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d242 = DEF_x__h11177 == (tUInt8)23u || DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d239;
  }
  DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d142 = !DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131 && !DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133;
  DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d157 = DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d142 && DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d156;
  DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279.set_bits_in_word((tUInt32)(DEF_x__h12348 >> 16u),
										 3u,
										 0u,
										 16u).set_whole_word((((tUInt32)(65535u & DEF_x__h12348)) << 16u) | (tUInt32)(DEF_x__h12356 >> 16u),
												     2u).set_whole_word((((tUInt32)(65535u & DEF_x__h12356)) << 16u) | (tUInt32)(DEF_konataCtr__h12395 >> 32u),
															1u).set_whole_word((tUInt32)(DEF_konataCtr__h12395),
																	   0u);
  DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280.set_bits_in_word(33554431u & (((((((((tUInt32)(DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d242)) << 24u) | (((tUInt32)(DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d243 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ_0b0___d146 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d244 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d147 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d148 || DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d149)))))) << 23u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d243 || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d244 || DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d147))) << 22u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d156)) << 21u)) | (((tUInt32)(((((DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ_0b0___d146 || DEF_x__h10818 == (tUInt8)1u) || DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d149) || DEF_x__h10818 == (tUInt8)6u) || DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d148) || ((DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d150 || DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d144) || ((DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d244 || DEF_x__h10818 == (tUInt8)9u) || (DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d243 || DEF_fromImem_rv_port1__read__27_BITS_6_TO_2_43_EQ__ETC___d145))))) << 20u)) | (((tUInt32)(DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_2_43__ETC___d269)) << 17u)) | (tUInt32)(DEF_instr__h10656 >> 15u)),
										 6u,
										 0u,
										 25u).set_whole_word((((tUInt32)(32767u & DEF_instr__h10656)) << 17u) | primExtract32(17u,
																				      65u,
																				      DEF_f2d_first__74_BITS_112_TO_48___d275,
																				      32u,
																				      64u,
																				      32u,
																				      48u),
												     5u).set_whole_word(primExtract32(32u,
																      65u,
																      DEF_f2d_first__74_BITS_112_TO_48___d275,
																      32u,
																      47u,
																      32u,
																      16u),
															4u).set_whole_word((DEF_f2d_first__74_BITS_112_TO_48___d275.get_bits_in_word32(0u,
																								       0u,
																								       16u) << 16u) | DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279.get_bits_in_word32(3u,
																																				       0u,
																																				       16u),
																	   3u).set_whole_word(DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279.get_whole_word(2u),
																			      2u).set_whole_word(DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279.get_whole_word(1u),
																						 1u).set_whole_word(DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279.get_whole_word(0u),
																								    0u);
  if (DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d157)
    INST_sb.METH_insert(DEF_rd_idx__h10660);
  if (DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d142)
    INST_f2d.METH_deq();
  if (DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d142)
    INST_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d159);
  if (DEF_NOT_sb_search1_fromImem_rv_port1__read__27_BIT_ETC___d142)
    INST_d2e.METH_enq(DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d104,
		    &__str_literal_6,
		    DEF_konataCtr__h12395,
		    DEF_signed_0___d114,
		    &__str_literal_11);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d104,
		  &__str_literal_8,
		  DEF_konataCtr__h12395,
		  DEF_signed_0___d114);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,32,32",
		  DEF_lfh___d104,
		  &__str_literal_12,
		  DEF_f2d_first__74_BITS_112_TO_81___d281,
		  DEF_x__h7653);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_10);
  }
}

void MOD_mkpipelined::RL_set_dstE()
{
  tUInt8 DEF_x__h12688;
  DEF_d2e_first____d284 = INST_d2e.METH_first();
  DEF_d2e_first__84_BIT_213___d285 = DEF_d2e_first____d284.get_bits_in_word8(6u, 21u, 1u);
  DEF_currentVal__h12630 = INST_dstE_register.METH_read();
  DEF_x__h12629 = DEF_d2e_first____d284.get_bits_in_word8(5u, 24u, 5u);
  DEF_x__h12688 = INST_dstE_readBeforeLaterWrites_0.METH_read() ? DEF_x__h12629 : DEF_currentVal__h12630;
  if (DEF_d2e_first__84_BIT_213___d285)
    INST_dstE_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  if (DEF_d2e_first__84_BIT_213___d285)
    INST_dstE_port_0.METH_wset(DEF_x__h12688);
}

void MOD_mkpipelined::RL_execute()
{
  tUInt64 DEF_dataE_readBeforeLaterWrites_0_read__48_OR_data_ETC___d528;
  tUInt32 DEF_s2__h14732;
  tUInt32 DEF_s1__h14731;
  tUInt32 DEF_a2__h14720;
  tUInt32 DEF_a1__h14719;
  tUInt32 DEF_a3__h14721;
  tUInt32 DEF_a4__h14722;
  tUInt8 DEF_shift_amount__h13044;
  tUInt8 DEF_x__h15071;
  tUInt8 DEF_x__h15064;
  tUInt32 DEF_b2__h14724;
  tUInt32 DEF_b1__h14723;
  tUInt32 DEF_b3__h14725;
  tUInt32 DEF_b4__h14726;
  tUInt8 DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d364;
  tUInt8 DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d391;
  tUInt8 DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d395;
  tUInt8 DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d398;
  tUInt8 DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d441;
  tUInt8 DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d447;
  tUInt8 DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d363;
  tUInt8 DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d537;
  tUInt8 DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d538;
  tUInt8 DEF_d2e_first__84_BITS_183_TO_177_54_EQ_0b110011___d455;
  tUInt8 DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d342;
  tUInt8 DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d343;
  tUInt8 DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d344;
  tUInt8 DEF_x__h15823;
  tUInt8 DEF_x__h15876;
  tUInt8 DEF_d2e_first__84_BITS_111_TO_80_01_ULT_d2e_first__ETC___d417;
  tUInt8 DEF_d2e_first__84_BITS_111_TO_80_01_SLT_d2e_first__ETC___d413;
  tUInt8 DEF_d2e_first__84_BITS_111_TO_80_01_EQ_d2e_first___ETC___d409;
  tUInt8 DEF_NOT_IF_d2e_first__84_BITS_183_TO_181_92_EQ_0b1_ETC___d435;
  tUInt8 DEF_IF_NOT_IF_d2e_first__84_BITS_183_TO_181_92_EQ__ETC___d440;
  tUInt8 DEF_IF_d2e_first__84_BITS_190_TO_189_66_EQ_0b0_67__ETC___d376;
  tUInt8 DEF_req_byte_en__h13643;
  tUInt32 DEF_x__h13836;
  tUInt32 DEF_x__h16285;
  tUInt32 DEF_x__h13837;
  tUInt8 DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d362;
  tUInt32 DEF_v__h14207;
  tUInt8 DEF_d2e_first__84_BITS_183_TO_181_92_EQ_0b110___d393;
  tUInt32 DEF_v__h14243;
  tUInt8 DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423;
  tUInt32 DEF__theResult___snd__h15491;
  tUInt32 DEF_nextPC__h15474;
  tUInt8 DEF_d2e_first__84_BIT_179_99_AND_NOT_d2e_first__84_ETC___d404;
  tUInt32 DEF__theResult___snd__h15472;
  tUInt8 DEF_d2e_first__84_BIT_179_99_AND_d2e_first__84_BIT_ETC___d401;
  tUInt32 DEF__theResult___snd__h15406;
  tUInt32 DEF_controlResult_nextPC__h15312;
  tUInt32 DEF_x__h15776;
  tUInt32 DEF_data__h15287;
  tUInt32 DEF_rd_val__h14934;
  tUInt32 DEF_rd_val__h14733;
  tUInt32 DEF_rd_val__h14602;
  tUInt32 DEF_data__h12958;
  tUInt8 DEF_d2e_first__84_BIT_179___d399;
  tUInt8 DEF_d2e_first__84_BIT_180___d400;
  tUInt8 DEF_d2e_first__84_BIT_182___d365;
  tUInt8 DEF_d2e_first__84_BIT_207___d493;
  tUInt8 DEF_offset__h12963;
  tUInt8 DEF_size__h12961;
  tUInt8 DEF_funct3__h14604;
  tUInt8 DEF_shamt__h14937;
  tUInt8 DEF_x__h14764;
  tUInt8 DEF_x__h14811;
  tUInt8 DEF_x__h14864;
  tUInt32 DEF_alu_src2__h14603;
  tUInt8 DEF_x__h14911;
  tUInt8 DEF_x__h14742;
  tUInt8 DEF_x__h14789;
  tUInt8 DEF_x__h14842;
  tUInt8 DEF_x__h14889;
  tUInt32 DEF_ab2__h14728;
  tUInt32 DEF_ab1__h14727;
  tUInt32 DEF_ab3__h14729;
  tUInt32 DEF_ab4__h14730;
  tUInt32 DEF_rd_val__h14650;
  tUInt32 DEF_d2e_first__84_BITS_79_TO_48___d379;
  tUInt32 DEF_d2e_first__84_BITS_176_TO_145___d384;
  tUInt64 DEF_konataCtr__h12771;
  tUInt8 DEF_mispredicted_readBeforeLaterWrites_0_read____d436;
  tUInt8 DEF_dataE_readBeforeLaterWrites_0_read____d448;
  DEF_signed_0___d114 = 0u;
  DEF_d2e_first____d284 = INST_d2e.METH_first();
  DEF_d2e_first__84_BIT_213___d285 = DEF_d2e_first____d284.get_bits_in_word8(6u, 21u, 1u);
  DEF_d2e_first__84_BIT_183___d296 = DEF_d2e_first____d284.get_bits_in_word8(5u, 23u, 1u);
  DEF_dataE_register___d28 = INST_dataE_register.METH_read();
  DEF_currentVal__h15723 = INST_redirectPc_register.METH_read();
  DEF_x__h7653 = INST_cycles.METH_read();
  DEF_lfh___d104 = INST_lfh.METH_read();
  DEF_dataE_readBeforeLaterWrites_0_read____d448 = INST_dataE_readBeforeLaterWrites_0.METH_read();
  DEF_mispredicted_readBeforeLaterWrites_0_read____d436 = INST_mispredicted_readBeforeLaterWrites_0.METH_read();
  DEF_konataCtr__h12771 = primExtract64(48u, 217u, DEF_d2e_first____d284, 32u, 47u, 32u, 0u);
  DEF_mispredicted_register__h9993 = INST_mispredicted_register.METH_read();
  DEF_currentVal__h15824 = INST_globalEpoch_register.METH_read();
  DEF_d2e_first__84_BITS_176_TO_145___d384 = primExtract32(32u,
							   217u,
							   DEF_d2e_first____d284,
							   32u,
							   176u,
							   32u,
							   145u);
  DEF_d2e_first__84_BITS_111_TO_80___d301 = primExtract32(32u,
							  217u,
							  DEF_d2e_first____d284,
							  32u,
							  111u,
							  32u,
							  80u);
  DEF_d2e_first__84_BITS_79_TO_48___d379 = primExtract32(32u,
							 217u,
							 DEF_d2e_first____d284,
							 32u,
							 79u,
							 32u,
							 48u);
  DEF_x__h4408 = (tUInt32)(DEF_dataE_register___d28);
  DEF_x__h13153 = DEF_d2e_first____d284.get_bits_in_word32(6u, 5u, 12u);
  DEF_x__h14889 = DEF_d2e_first____d284.get_bits_in_word8(3u, 8u, 8u);
  DEF_x__h14842 = DEF_d2e_first____d284.get_bits_in_word8(3u, 0u, 8u);
  DEF_x__h14789 = DEF_d2e_first____d284.get_bits_in_word8(2u, 24u, 8u);
  DEF_x__h14742 = DEF_d2e_first____d284.get_bits_in_word8(2u, 16u, 8u);
  DEF_x__h12629 = DEF_d2e_first____d284.get_bits_in_word8(5u, 24u, 5u);
  DEF_funct3__h14604 = DEF_d2e_first____d284.get_bits_in_word8(5u, 29u, 3u);
  DEF_size__h12961 = DEF_d2e_first____d284.get_bits_in_word8(5u, 29u, 2u);
  DEF_d2e_first__84_BIT_212___d302 = DEF_d2e_first____d284.get_bits_in_word8(6u, 20u, 1u);
  DEF_d2e_first__84_BIT_208___d316 = DEF_d2e_first____d284.get_bits_in_word8(6u, 16u, 1u);
  DEF_d2e_first__84_BIT_207___d493 = DEF_d2e_first____d284.get_bits_in_word8(6u, 15u, 1u);
  DEF_d2e_first__84_BIT_180___d400 = DEF_d2e_first____d284.get_bits_in_word8(5u, 20u, 1u);
  DEF_d2e_first__84_BIT_182___d365 = DEF_d2e_first____d284.get_bits_in_word8(5u, 22u, 1u);
  DEF_d2e_first__84_BIT_179___d399 = DEF_d2e_first____d284.get_bits_in_word8(5u, 19u, 1u);
  DEF_dataE_register_8_BIT_32___d85 = (tUInt8)(DEF_dataE_register___d28 >> 32u);
  DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94 = DEF_x__h4408;
  DEF_d2e_first__84_BIT_179_99_AND_d2e_first__84_BIT_ETC___d401 = DEF_d2e_first__84_BIT_179___d399 && DEF_d2e_first__84_BIT_180___d400;
  DEF_d2e_first__84_BIT_179_99_AND_NOT_d2e_first__84_ETC___d404 = DEF_d2e_first__84_BIT_179___d399 && !DEF_d2e_first__84_BIT_180___d400;
  DEF_v__h14243 = DEF_d2e_first__84_BITS_176_TO_145___d384 + 4u;
  DEF_d2e_first__84_BITS_183_TO_181_92_EQ_0b110___d393 = DEF_d2e_first____d284.get_bits_in_word8(5u,
												 21u,
												 3u) == (tUInt8)6u;
  DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304 = DEF_d2e_first____d284.get_bits_in_word8(6u,
													  17u,
													  3u);
  DEF_d2e_first__84_BITS_111_TO_80_01_EQ_d2e_first___ETC___d409 = DEF_d2e_first__84_BITS_111_TO_80___d301 == DEF_d2e_first__84_BITS_79_TO_48___d379;
  DEF_d2e_first__84_BITS_111_TO_80_01_SLT_d2e_first__ETC___d413 = primSLT8(1u,
									   32u,
									   (tUInt32)(DEF_d2e_first__84_BITS_111_TO_80___d301),
									   32u,
									   (tUInt32)(DEF_d2e_first__84_BITS_79_TO_48___d379));
  DEF_d2e_first__84_BITS_111_TO_80_01_ULT_d2e_first__ETC___d417 = DEF_d2e_first__84_BITS_111_TO_80___d301 < DEF_d2e_first__84_BITS_79_TO_48___d379;
  switch (DEF_funct3__h14604) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423 = DEF_d2e_first__84_BITS_111_TO_80_01_EQ_d2e_first___ETC___d409;
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423 = !DEF_d2e_first__84_BITS_111_TO_80_01_EQ_d2e_first___ETC___d409;
    break;
  case (tUInt8)4u:
    DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423 = DEF_d2e_first__84_BITS_111_TO_80_01_SLT_d2e_first__ETC___d413;
    break;
  case (tUInt8)5u:
    DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423 = !DEF_d2e_first__84_BITS_111_TO_80_01_SLT_d2e_first__ETC___d413;
    break;
  case (tUInt8)6u:
    DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423 = DEF_d2e_first__84_BITS_111_TO_80_01_ULT_d2e_first__ETC___d417;
    break;
  default:
    DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423 = !DEF_d2e_first__84_BITS_111_TO_80_01_ULT_d2e_first__ETC___d417;
  }
  DEF_n__read__h12886 = DEF_currentVal__h15824;
  DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 = DEF_d2e_first____d284.get_bits_in_word8(3u,
													  16u,
													  1u) == DEF_n__read__h12886;
  DEF_x__h15823 = (tUInt8)1u & ~DEF_n__read__h12886;
  DEF_x__h15876 = INST_globalEpoch_readBeforeLaterWrites_0.METH_read() ? DEF_x__h15823 : DEF_currentVal__h15824;
  DEF_d2e_first__84_BITS_183_TO_177_54_EQ_0b110011___d455 = DEF_d2e_first____d284.get_bits_in_word8(5u,
												    17u,
												    7u) == (tUInt8)51u;
  DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298 = DEF_d2e_first____d284.get_bits_in_word8(5u,
											       20u,
											       2u) == (tUInt8)0u;
  DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300 = DEF_d2e_first__84_BIT_183___d296 || !DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298;
  DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d362 = !DEF_d2e_first__84_BIT_183___d296 && DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298;
  DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d537 = !DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294;
  DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d538 = DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d537 && DEF_d2e_first__84_BIT_213___d285;
  DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d447 = DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 && (DEF_d2e_first__84_BIT_213___d285 && DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300);
  DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d398 = DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 && (DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300 && !DEF_d2e_first__84_BITS_183_TO_181_92_EQ_0b110___d393);
  DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d395 = DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 && (DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300 && DEF_d2e_first__84_BITS_183_TO_181_92_EQ_0b110___d393);
  DEF_x__h13434 = 2097151u & (((((((tUInt32)(DEF_d2e_first__84_BIT_208___d316)) << 20u) | (((tUInt32)(primExtract8(8u,
														   217u,
														   DEF_d2e_first____d284,
														   32u,
														   196u,
														   32u,
														   189u))) << 12u)) | (((tUInt32)(DEF_d2e_first____d284.get_bits_in_word8(6u,
																							  5u,
																							  1u))) << 11u)) | (DEF_d2e_first____d284.get_bits_in_word32(6u,
																														     6u,
																														     10u) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h13271 = 8191u & (((((((tUInt32)(DEF_d2e_first__84_BIT_208___d316)) << 12u) | (((tUInt32)(DEF_d2e_first____d284.get_bits_in_word8(5u,
																	   24u,
																	   1u))) << 11u)) | (((tUInt32)(DEF_d2e_first____d284.get_bits_in_word8(6u,
																										10u,
																										6u))) << 5u)) | (((tUInt32)(DEF_d2e_first____d284.get_bits_in_word8(5u,
																																		    25u,
																																		    4u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h13201 = 4095u & ((((tUInt32)(DEF_d2e_first____d284.get_bits_in_word8(6u,
									       10u,
									       7u))) << 5u) | (tUInt32)(DEF_x__h12629));
  DEF_imm__h12956 = DEF_d2e_first__84_BIT_212___d302 && DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304 == (tUInt8)0u ? primSignExt32(32u,
																		    12u,
																		    (tUInt32)(DEF_x__h13153)) : (DEF_d2e_first__84_BIT_212___d302 && DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304 == (tUInt8)1u ? primSignExt32(32u,
																																						 12u,
																																						 (tUInt32)(DEF_x__h13201)) : (DEF_d2e_first__84_BIT_212___d302 && DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304 == (tUInt8)2u ? primSignExt32(32u,
																																																									      13u,
																																																									      (tUInt32)(DEF_x__h13271)) : (DEF_d2e_first__84_BIT_212___d302 && DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304 == (tUInt8)3u ? primExtract32(20u,
																																																																													   217u,
																																																																													   DEF_d2e_first____d284,
																																																																													   32u,
																																																																													   208u,
																																																																													   32u,
																																																																													   189u) << 12u : (DEF_d2e_first__84_BIT_212___d302 && DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304 == (tUInt8)4u ? primSignExt32(32u,
																																																																																															   21u,
																																																																																															   (tUInt32)(DEF_x__h13434)) : 0u))));
  DEF_addr__h12962 = DEF_d2e_first__84_BITS_111_TO_80___d301 + DEF_imm__h12956;
  DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341 = (tUInt32)(DEF_addr__h12962 >> 2u);
  DEF_alu_src2__h14603 = DEF_d2e_first__84_BIT_182___d365 ? DEF_d2e_first__84_BITS_79_TO_48___d379 : DEF_imm__h12956;
  DEF_rd_val__h14650 = (tUInt32)(((tUInt64)(DEF_d2e_first__84_BITS_111_TO_80___d301)) * ((tUInt64)(DEF_alu_src2__h14603)));
  DEF_x__h14911 = (tUInt8)(DEF_alu_src2__h14603 >> 24u);
  DEF_x__h14864 = (tUInt8)((tUInt8)255u & (DEF_alu_src2__h14603 >> 16u));
  DEF_x__h14811 = (tUInt8)((tUInt8)255u & (DEF_alu_src2__h14603 >> 8u));
  DEF_x__h14764 = (tUInt8)((tUInt8)255u & DEF_alu_src2__h14603);
  DEF_shamt__h14937 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h14603);
  DEF_offset__h12963 = (tUInt8)((tUInt8)3u & DEF_addr__h12962);
  DEF_rd_val__h14602 = DEF_d2e_first__84_BITS_176_TO_145___d384 + DEF_imm__h12956;
  DEF_nextPC__h15474 = (((tUInt32)(DEF_addr__h12962 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___snd__h15491 = DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423 ? DEF_rd_val__h14602 : DEF_v__h14243;
  DEF__theResult___snd__h15472 = DEF_d2e_first__84_BIT_179_99_AND_NOT_d2e_first__84_ETC___d404 ? DEF_nextPC__h15474 : DEF__theResult___snd__h15491;
  DEF__theResult___snd__h15406 = DEF_d2e_first__84_BIT_179_99_AND_d2e_first__84_BIT_ETC___d401 ? DEF_rd_val__h14602 : DEF__theResult___snd__h15472;
  DEF_controlResult_nextPC__h15312 = DEF_d2e_first__84_BITS_183_TO_181_92_EQ_0b110___d393 ? DEF__theResult___snd__h15406 : DEF_v__h14243;
  DEF_x__h15776 = INST_redirectPc_readBeforeLaterWrites_0.METH_read() ? DEF_controlResult_nextPC__h15312 : DEF_currentVal__h15723;
  DEF_x__h13836 = (DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341 << 2u) | (tUInt32)((tUInt8)0u);
  DEF_x__h16285 = DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d362 ? DEF_x__h13836 : DEF_addr__h12962;
  switch (DEF_size__h12961) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__84_BITS_190_TO_189_66_EQ_0b0_67__ETC___d376 = primShiftL8(4u,
										4u,
										(tUInt8)1u,
										2u,
										(tUInt8)(DEF_offset__h12963));
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__84_BITS_190_TO_189_66_EQ_0b0_67__ETC___d376 = primShiftL8(4u,
										4u,
										(tUInt8)3u,
										2u,
										(tUInt8)(DEF_offset__h12963));
    break;
  case (tUInt8)2u:
    DEF_IF_d2e_first__84_BITS_190_TO_189_66_EQ_0b0_67__ETC___d376 = primShiftL8(4u,
										4u,
										(tUInt8)15u,
										2u,
										(tUInt8)(DEF_offset__h12963));
    break;
  default:
    DEF_IF_d2e_first__84_BITS_190_TO_189_66_EQ_0b0_67__ETC___d376 = (tUInt8)0u;
  }
  DEF_req_byte_en__h13643 = DEF_d2e_first__84_BIT_182___d365 ? DEF_IF_d2e_first__84_BITS_190_TO_189_66_EQ_0b0_67__ETC___d376 : (tUInt8)0u;
  DEF_NOT_IF_d2e_first__84_BITS_183_TO_181_92_EQ_0b1_ETC___d435 = !(DEF_controlResult_nextPC__h15312 == primExtract32(32u,
														      217u,
														      DEF_d2e_first____d284,
														      32u,
														      144u,
														      32u,
														      113u)) && (DEF_d2e_first__84_BITS_183_TO_181_92_EQ_0b110___d393 && (DEF_d2e_first__84_BIT_179_99_AND_d2e_first__84_BIT_ETC___d401 || (DEF_d2e_first__84_BIT_179_99_AND_NOT_d2e_first__84_ETC___d404 || DEF_IF_d2e_first__84_BITS_191_TO_189_07_EQ_0b0_08__ETC___d423)));
  DEF_IF_NOT_IF_d2e_first__84_BITS_183_TO_181_92_EQ__ETC___d440 = DEF_NOT_IF_d2e_first__84_BITS_183_TO_181_92_EQ_0b1_ETC___d435 ? DEF_mispredicted_readBeforeLaterWrites_0_read____d436 || DEF_mispredicted_register__h9993 : !DEF_mispredicted_readBeforeLaterWrites_0_read____d436 && DEF_mispredicted_register__h9993;
  DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d344 = DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341 == 1006649342u;
  DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d343 = DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341 == 1006649341u;
  DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d342 = DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341 == 1006649340u;
  DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d363 = DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d362 && (DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d342 || (DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d343 || DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d344));
  DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d441 = DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 && DEF_NOT_IF_d2e_first__84_BITS_183_TO_181_92_EQ_0b1_ETC___d435;
  DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d391 = DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 && (DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d362 && (!DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d342 && (!DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d343 && !DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d344)));
  DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d364 = DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 && DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d363;
  DEF_b4__h14726 = primSignExt32(16u, 8u, (tUInt8)(DEF_x__h14911));
  DEF_b3__h14725 = primSignExt32(16u, 8u, (tUInt8)(DEF_x__h14864));
  DEF_b1__h14723 = primSignExt32(16u, 8u, (tUInt8)(DEF_x__h14764));
  DEF_b2__h14724 = primSignExt32(16u, 8u, (tUInt8)(DEF_x__h14811));
  DEF_x__h15064 = primSLT8(1u,
			   32u,
			   (tUInt32)(DEF_d2e_first__84_BITS_111_TO_80___d301),
			   32u,
			   (tUInt32)(DEF_alu_src2__h14603));
  DEF_x__h15071 = DEF_d2e_first__84_BITS_111_TO_80___d301 < DEF_alu_src2__h14603;
  switch (DEF_funct3__h14604) {
  case (tUInt8)0u:
    DEF_rd_val__h14934 = DEF_d2e_first__84_BIT_182___d365 && DEF_d2e_first__84_BIT_207___d493 ? DEF_d2e_first__84_BITS_111_TO_80___d301 - DEF_alu_src2__h14603 : DEF_d2e_first__84_BITS_111_TO_80___d301 + DEF_alu_src2__h14603;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h14934 = primShiftL32(32u,
				      32u,
				      (tUInt32)(DEF_d2e_first__84_BITS_111_TO_80___d301),
				      5u,
				      (tUInt8)(DEF_shamt__h14937));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h14934 = (tUInt32)(DEF_x__h15064);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h14934 = (tUInt32)(DEF_x__h15071);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h14934 = DEF_d2e_first__84_BITS_111_TO_80___d301 ^ DEF_alu_src2__h14603;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h14934 = DEF_d2e_first__84_BIT_207___d493 ? primShiftRA32(32u,
									  32u,
									  (tUInt32)(DEF_d2e_first__84_BITS_111_TO_80___d301),
									  5u,
									  (tUInt8)(DEF_shamt__h14937)) : primShiftR32(32u,
														      32u,
														      (tUInt32)(DEF_d2e_first__84_BITS_111_TO_80___d301),
														      5u,
														      (tUInt8)(DEF_shamt__h14937));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h14934 = DEF_d2e_first__84_BITS_111_TO_80___d301 | DEF_alu_src2__h14603;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h14934 = DEF_d2e_first__84_BITS_111_TO_80___d301 & DEF_alu_src2__h14603;
    break;
  default:
    DEF_rd_val__h14934 = 0u;
  }
  DEF_shift_amount__h13044 = (tUInt8)31u & (DEF_offset__h12963 << 3u);
  DEF_x__h13837 = primShiftL32(32u,
			       32u,
			       (tUInt32)(DEF_d2e_first__84_BITS_79_TO_48___d379),
			       5u,
			       (tUInt8)(DEF_shift_amount__h13044));
  DEF_a4__h14722 = 65535u & ((((tUInt32)((tUInt8)0u)) << 8u) | (tUInt32)(DEF_x__h14889));
  DEF_ab4__h14730 = (tUInt32)(65535u & (DEF_a4__h14722 * DEF_b4__h14726));
  DEF_a3__h14721 = 65535u & ((((tUInt32)((tUInt8)0u)) << 8u) | (tUInt32)(DEF_x__h14842));
  DEF_ab3__h14729 = (tUInt32)(65535u & (DEF_a3__h14721 * DEF_b3__h14725));
  DEF_a1__h14719 = 65535u & ((((tUInt32)((tUInt8)0u)) << 8u) | (tUInt32)(DEF_x__h14742));
  DEF_ab1__h14727 = (tUInt32)(65535u & (DEF_a1__h14719 * DEF_b1__h14723));
  DEF_a2__h14720 = 65535u & ((((tUInt32)((tUInt8)0u)) << 8u) | (tUInt32)(DEF_x__h14789));
  DEF_ab2__h14728 = (tUInt32)(65535u & (DEF_a2__h14720 * DEF_b2__h14724));
  DEF_s1__h14731 = primSignExt32(32u, 16u, (tUInt32)(DEF_ab1__h14727)) + primSignExt32(32u,
										       16u,
										       (tUInt32)(DEF_ab2__h14728));
  DEF_s2__h14732 = primSignExt32(32u, 16u, (tUInt32)(DEF_ab3__h14729)) + primSignExt32(32u,
										       16u,
										       (tUInt32)(DEF_ab4__h14730));
  DEF_rd_val__h14733 = DEF_s1__h14731 + DEF_s2__h14732;
  DEF_data__h12958 = DEF_d2e_first__84_BIT_179___d399 && DEF_d2e_first__84_BIT_182___d365 ? DEF_imm__h12956 : (DEF_d2e_first__84_BIT_179___d399 && !DEF_d2e_first__84_BIT_182___d365 ? DEF_rd_val__h14602 : (DEF_d2e_first____d284.get_bits_in_word8(6u,
																														     10u,
																														     1u) && DEF_d2e_first__84_BITS_183_TO_177_54_EQ_0b110011___d455 ? DEF_rd_val__h14650 : (DEF_d2e_first____d284.get_bits_in_word8(6u,
																																														    11u,
																																														    1u) && DEF_d2e_first__84_BITS_183_TO_177_54_EQ_0b110011___d455 ? DEF_rd_val__h14733 : DEF_rd_val__h14934)));
  DEF_v__h14207 = DEF_d2e_first__84_BITS_183_TO_181_92_EQ_0b110___d393 ? DEF_v__h14243 : DEF_data__h12958;
  DEF_data__h15287 = DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d362 ? DEF_x__h13837 : DEF_v__h14207;
  DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534.set_bits_in_word(DEF_d2e_first____d284.get_bits_in_word32(6u,
															  1u,
															  24u),
										 2u,
										 0u,
										 24u).set_whole_word((primExtract32(16u,
														    217u,
														    DEF_d2e_first____d284,
														    32u,
														    192u,
														    32u,
														    177u) << 16u) | (tUInt32)(DEF_konataCtr__h12771 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_konataCtr__h12771),
															0u);
  DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535.set_bits_in_word((tUInt32)(DEF_data__h15287 >> 8u),
										 4u,
										 0u,
										 24u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & DEF_data__h15287))) << 24u) | DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534.get_bits_in_word32(2u,
																															0u,
																															24u),
												     3u).set_whole_word(DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534.get_whole_word(1u),
															2u).build_concat((((tUInt64)(DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534.get_whole_word(0u))) << 32u) | (tUInt64)(DEF_d2e_first__84_BITS_176_TO_145___d384),
																	 0u,
																	 64u);
  DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536.set_bits_in_word(1073741823u & (((((((tUInt32)(DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d362 && DEF_d2e_first____d284.get_bits_in_word8(5u,
																											31u,
																											1u))) << 29u) | (((tUInt32)(DEF_size__h12961)) << 27u)) | (((tUInt32)(DEF_offset__h12963)) << 25u)) | (((tUInt32)(DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d363)) << 24u)) | (tUInt32)(DEF_x__h16285 >> 8u)),
										 5u,
										 0u,
										 30u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & DEF_x__h16285))) << 24u) | DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535.get_bits_in_word32(4u,
																														     0u,
																														     24u),
												     4u).set_whole_word(DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535.get_whole_word(3u),
															3u).set_whole_word(DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535.get_whole_word(2u),
																	   2u).set_whole_word(DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535.get_whole_word(1u),
																			      1u).set_whole_word(DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535.get_whole_word(0u),
																						 0u);
  DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h13643,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_x__h13836,
															  1u).set_whole_word(DEF_x__h13837,
																	     0u);
  DEF_dataE_readBeforeLaterWrites_0_read__48_OR_data_ETC___d528 = 8589934591llu & ((((tUInt64)(DEF_dataE_readBeforeLaterWrites_0_read____d448 || DEF_dataE_register_8_BIT_32___d85)) << 32u) | (tUInt64)(DEF_dataE_readBeforeLaterWrites_0_read____d448 ? DEF_data__h15287 : DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94));
  INST_d2e.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d104,
		    &__str_literal_6,
		    DEF_konataCtr__h12771,
		    DEF_signed_0___d114,
		    &__str_literal_13);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d364)
    INST_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d364)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d104,
		    &__str_literal_8,
		    DEF_konataCtr__h12771,
		    DEF_signed_0___d114);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d364)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    DEF_lfh___d104,
		    &__str_literal_14,
		    DEF_d2e_first__84_BITS_176_TO_145___d384,
		    DEF_x__h7653);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d364)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_10);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d391)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d104,
		    &__str_literal_8,
		    DEF_konataCtr__h12771,
		    DEF_signed_0___d114);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d391)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    DEF_lfh___d104,
		    &__str_literal_15,
		    DEF_d2e_first__84_BITS_176_TO_145___d384,
		    DEF_x__h7653);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d391)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_10);
  }
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d391)
    INST_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d395)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d104,
		    &__str_literal_8,
		    DEF_konataCtr__h12771,
		    DEF_signed_0___d114);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d395)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    DEF_lfh___d104,
		    &__str_literal_16,
		    DEF_d2e_first__84_BITS_176_TO_145___d384,
		    DEF_x__h7653);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d395)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_10);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d398)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d104,
		    &__str_literal_8,
		    DEF_konataCtr__h12771,
		    DEF_signed_0___d114);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d398)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    DEF_lfh___d104,
		    &__str_literal_17,
		    DEF_d2e_first__84_BITS_176_TO_145___d384,
		    DEF_x__h7653);
    if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d398)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_10);
  }
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294)
    INST_mispredicted_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294)
    INST_mispredicted_port_0.METH_wset(DEF_IF_NOT_IF_d2e_first__84_BITS_183_TO_181_92_EQ__ETC___d440);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d441)
    INST_redirectPc_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d441)
    INST_redirectPc_port_0.METH_wset(DEF_x__h15776);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d441)
    INST_globalEpoch_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d441)
    INST_globalEpoch_port_0.METH_wset(DEF_x__h15876);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d447)
    INST_dataE_port_0.METH_wset(DEF_dataE_readBeforeLaterWrites_0_read__48_OR_data_ETC___d528);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d447)
    INST_dataE_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  if (DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294)
    INST_e2w.METH_enq(DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536);
  if (DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d537)
    INST_squashed.METH_enq(DEF_konataCtr__h12771);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d537)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,48,-32",
		    DEF_lfh___d104,
		    &__str_literal_8,
		    DEF_konataCtr__h12771,
		    DEF_signed_0___d114);
    if (DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d537)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    DEF_lfh___d104,
		    &__str_literal_18,
		    DEF_d2e_first__84_BITS_176_TO_145___d384,
		    DEF_x__h7653);
    if (DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d537)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_10);
  }
  if (DEF_NOT_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_ETC___d538)
    INST_sb.METH_remove2(DEF_x__h12629);
}

void MOD_mkpipelined::RL_set_dstW()
{
  tUInt8 DEF_x__h16488;
  DEF_e2w_first____d541 = INST_e2w.METH_first();
  DEF_currentVal__h16430 = INST_dstW_register.METH_read();
  DEF_x__h16429 = DEF_e2w_first____d541.get_bits_in_word8(2u, 23u, 5u);
  DEF_e2w_first__41_BIT_116___d542 = DEF_e2w_first____d541.get_bits_in_word8(3u, 20u, 1u);
  DEF_x__h16488 = INST_dstW_readBeforeLaterWrites_0.METH_read() ? DEF_x__h16429 : DEF_currentVal__h16430;
  if (DEF_e2w_first__41_BIT_116___d542)
    INST_dstW_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  if (DEF_e2w_first__41_BIT_116___d542)
    INST_dstW_port_0.METH_wset(DEF_x__h16488);
}

void MOD_mkpipelined::RL_writeback()
{
  tUInt64 DEF_dataW_readBeforeLaterWrites_0_read__87_OR_data_ETC___d609;
  tUInt8 DEF_x__h17216;
  tUInt8 DEF_NOT_e2w_first__41_BIT_119_85___d586;
  tUInt8 DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d582;
  tUInt8 DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d584;
  tUInt32 DEF_mem_data__h17164;
  tUInt32 DEF_v__h16869;
  tUInt8 DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d581;
  tUInt32 DEF_v__h16813;
  tUInt8 DEF_x__h17186;
  tUInt32 DEF_mem_data__h17165;
  tUInt32 DEF_x__h17245;
  tUInt32 DEF_x_first_data__h17023;
  tUInt32 DEF_x_first_data__h17148;
  tUInt32 DEF_data__h16808;
  tUInt64 DEF_konataCtr__h16585;
  tUInt8 DEF_dataW_readBeforeLaterWrites_0_read____d587;
  DEF__0_CONCAT_DONTCARE___d159.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_signed_0___d114 = 0u;
  DEF_e2w_first____d541 = INST_e2w.METH_first();
  DEF_fromMMIO_rv_port1__read____d554 = INST_fromMMIO_rv.METH_port1__read();
  DEF_dataW_register___d38 = INST_dataW_register.METH_read();
  DEF_fromDmem_rv_port1__read____d556 = INST_fromDmem_rv.METH_port1__read();
  DEF_x__h7653 = INST_cycles.METH_read();
  DEF_lfh___d104 = INST_lfh.METH_read();
  DEF_dataW_readBeforeLaterWrites_0_read____d587 = INST_dataW_readBeforeLaterWrites_0.METH_read();
  DEF_konataCtr__h16585 = primExtract64(48u, 190u, DEF_e2w_first____d541, 32u, 79u, 32u, 32u);
  DEF_data__h16808 = primExtract32(32u, 190u, DEF_e2w_first____d541, 32u, 151u, 32u, 120u);
  DEF_x_first_data__h17148 = DEF_fromDmem_rv_port1__read____d556.get_whole_word(0u);
  DEF_x_first_data__h17023 = DEF_fromMMIO_rv_port1__read____d554.get_whole_word(0u);
  DEF_x__h5375 = (tUInt32)(DEF_dataW_register___d38);
  DEF_x__h16429 = DEF_e2w_first____d541.get_bits_in_word8(2u, 23u, 5u);
  DEF_e2w_first__41_BITS_189_TO_187___d561 = DEF_e2w_first____d541.get_bits_in_word8(5u, 27u, 3u);
  DEF_e2w_first__41_BIT_184___d552 = DEF_e2w_first____d541.get_bits_in_word8(5u, 24u, 1u);
  DEF_e2w_first__41_BIT_116___d542 = DEF_e2w_first____d541.get_bits_in_word8(3u, 20u, 1u);
  DEF_e2w_first__41_BIT_86___d547 = DEF_e2w_first____d541.get_bits_in_word8(2u, 22u, 1u);
  DEF_dataW_register_8_BIT_32___d68 = (tUInt8)(DEF_dataW_register___d38 >> 32u);
  DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77 = DEF_x__h5375;
  DEF_mem_data__h17164 = DEF_e2w_first__41_BIT_184___d552 ? DEF_x_first_data__h17023 : DEF_x_first_data__h17148;
  DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549 = DEF_e2w_first____d541.get_bits_in_word8(2u,
											     19u,
											     2u) == (tUInt8)0u;
  DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d581 = !DEF_e2w_first__41_BIT_86___d547 && DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549;
  DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d584 = DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d581 && !DEF_e2w_first__41_BIT_184___d552;
  DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d582 = DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d581 && DEF_e2w_first__41_BIT_184___d552;
  DEF_NOT_e2w_first__41_BIT_119_85___d586 = !DEF_e2w_first____d541.get_bits_in_word8(3u, 23u, 1u);
  DEF_x__h17216 = (tUInt8)31u & (DEF_e2w_first____d541.get_bits_in_word8(5u, 25u, 2u) << 3u);
  DEF_mem_data__h17165 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h17164),
				      5u,
				      (tUInt8)(DEF_x__h17216));
  DEF_x__h17245 = (tUInt32)(65535u & DEF_mem_data__h17165);
  DEF_x__h17186 = (tUInt8)((tUInt8)255u & DEF_mem_data__h17165);
  switch (DEF_e2w_first__41_BITS_189_TO_187___d561) {
  case (tUInt8)0u:
    DEF_v__h16869 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h17186));
    break;
  case (tUInt8)1u:
    DEF_v__h16869 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h17245));
    break;
  case (tUInt8)4u:
    DEF_v__h16869 = (tUInt32)(DEF_x__h17186);
    break;
  case (tUInt8)5u:
    DEF_v__h16869 = DEF_x__h17245;
    break;
  case (tUInt8)2u:
    DEF_v__h16869 = DEF_mem_data__h17165;
    break;
  default:
    DEF_v__h16869 = DEF_data__h16808;
  }
  DEF_v__h16813 = DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d581 ? DEF_v__h16869 : DEF_data__h16808;
  DEF_dataW_readBeforeLaterWrites_0_read__87_OR_data_ETC___d609 = 8589934591llu & ((((tUInt64)(DEF_dataW_readBeforeLaterWrites_0_read____d587 || DEF_dataW_register_8_BIT_32___d68)) << 32u) | (tUInt64)(DEF_dataW_readBeforeLaterWrites_0_read____d587 ? DEF_v__h16813 : DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77));
  INST_e2w.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d104,
		    &__str_literal_6,
		    DEF_konataCtr__h16585,
		    DEF_signed_0___d114,
		    &__str_literal_19);
    dollar_fwrite(sim_hdl,
		  this,
		  "32,s,48,-32",
		  DEF_lfh___d104,
		  &__str_literal_8,
		  DEF_konataCtr__h16585,
		  DEF_signed_0___d114);
    dollar_fwrite(sim_hdl, this, "32,s,32", DEF_lfh___d104, &__str_literal_20, DEF_x__h7653);
    dollar_fwrite(sim_hdl, this, "32,s", DEF_lfh___d104, &__str_literal_10);
  }
  INST_retired.METH_enq(DEF_konataCtr__h16585);
  if (DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d584)
    INST_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d159);
  if (DEF_NOT_e2w_first__41_BIT_86_47_80_AND_e2w_first___ETC___d582)
    INST_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d159);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_e2w_first__41_BIT_119_85___d586)
      dollar_display(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_e2w_first__41_BIT_119_85___d586)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_e2w_first__41_BIT_116___d542)
    INST_dataW_readBeforeLaterWrites_0.METH_write((tUInt8)1u);
  if (DEF_e2w_first__41_BIT_116___d542)
    INST_dataW_port_0.METH_wset(DEF_dataW_readBeforeLaterWrites_0_read__87_OR_data_ETC___d609);
  if (DEF_e2w_first__41_BIT_116___d542)
    INST_rf.METH_set(DEF_x__h16429, DEF_v__h16813);
  if (DEF_e2w_first__41_BIT_116___d542)
    INST_sb.METH_remove1(DEF_x__h16429);
}

void MOD_mkpipelined::RL_administrative_konata_commit()
{
  tUInt64 DEF_x__h17712;
  tUInt64 DEF__read__h1394;
  tUInt64 DEF_f__h17701;
  DEF_signed_0___d114 = 0u;
  DEF_f__h17701 = INST_retired.METH_first();
  DEF__read__h1394 = INST_commit_id.METH_read();
  DEF_lfh___d104 = INST_lfh.METH_read();
  DEF_x__h17712 = 281474976710655llu & (DEF__read__h1394 + 1llu);
  INST_retired.METH_deq();
  INST_commit_id.METH_write(DEF_x__h17712);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,-32",
		    DEF_lfh___d104,
		    &__str_literal_22,
		    DEF_f__h17701,
		    DEF__read__h1394,
		    DEF_signed_0___d114);
}

void MOD_mkpipelined::RL_administrative_konata_flush()
{
  tUInt64 DEF_f__h17835;
  tUInt32 DEF_signed_1___d616;
  DEF_signed_1___d616 = 1u;
  DEF_signed_0___d114 = 0u;
  DEF_f__h17835 = INST_squashed.METH_first();
  DEF_lfh___d104 = INST_lfh.METH_read();
  INST_squashed.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_lfh___d104,
		    &__str_literal_22,
		    DEF_f__h17835,
		    DEF_signed_0___d114,
		    DEF_signed_1___d616);
}


/* Methods */

tUWide MOD_mkpipelined::METH_getIReq()
{
  DEF__0_CONCAT_DONTCARE___d159.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_toImem_rv_port1__read____d617 = INST_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toImem_rv_port1__read____d617, 32u, 67u, 32u, 0u, PORT_getIReq);
  INST_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d159);
  return PORT_getIReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getIReq()
{
  tUInt8 DEF_CAN_FIRE_getIReq;
  tUInt8 PORT_RDY_getIReq;
  DEF_toImem_rv_port1__read____d617 = INST_toImem_rv.METH_port1__read();
  DEF_CAN_FIRE_getIReq = DEF_toImem_rv_port1__read____d617.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIReq = DEF_CAN_FIRE_getIReq;
  return PORT_RDY_getIReq;
}

void MOD_mkpipelined::METH_getIResp(tUWide ARG_getIResp_a)
{
  PORT_getIResp_a = ARG_getIResp_a;
  DEF__1_CONCAT_getIResp_a___d618.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getIResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getIResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getIResp_a.get_whole_word(0u),
											 0u);
  INST_fromImem_rv.METH_port0__write(DEF__1_CONCAT_getIResp_a___d618);
}

tUInt8 MOD_mkpipelined::METH_RDY_getIResp()
{
  tUInt8 DEF_CAN_FIRE_getIResp;
  tUInt8 PORT_RDY_getIResp;
  DEF_fromImem_rv_port0__read____d619 = INST_fromImem_rv.METH_port0__read();
  DEF_CAN_FIRE_getIResp = !DEF_fromImem_rv_port0__read____d619.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIResp = DEF_CAN_FIRE_getIResp;
  return PORT_RDY_getIResp;
}

tUWide MOD_mkpipelined::METH_getDReq()
{
  DEF__0_CONCAT_DONTCARE___d159.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_toDmem_rv_port1__read____d621 = INST_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toDmem_rv_port1__read____d621, 32u, 67u, 32u, 0u, PORT_getDReq);
  INST_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d159);
  return PORT_getDReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getDReq()
{
  tUInt8 DEF_CAN_FIRE_getDReq;
  tUInt8 PORT_RDY_getDReq;
  DEF_toDmem_rv_port1__read____d621 = INST_toDmem_rv.METH_port1__read();
  DEF_CAN_FIRE_getDReq = DEF_toDmem_rv_port1__read____d621.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDReq = DEF_CAN_FIRE_getDReq;
  return PORT_RDY_getDReq;
}

void MOD_mkpipelined::METH_getDResp(tUWide ARG_getDResp_a)
{
  PORT_getDResp_a = ARG_getDResp_a;
  DEF__1_CONCAT_getDResp_a___d622.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getDResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getDResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getDResp_a.get_whole_word(0u),
											 0u);
  INST_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_getDResp_a___d622);
}

tUInt8 MOD_mkpipelined::METH_RDY_getDResp()
{
  tUInt8 DEF_CAN_FIRE_getDResp;
  tUInt8 PORT_RDY_getDResp;
  DEF_fromDmem_rv_port0__read____d623 = INST_fromDmem_rv.METH_port0__read();
  DEF_CAN_FIRE_getDResp = !DEF_fromDmem_rv_port0__read____d623.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDResp = DEF_CAN_FIRE_getDResp;
  return PORT_RDY_getDResp;
}

tUWide MOD_mkpipelined::METH_getMMIOReq()
{
  DEF__0_CONCAT_DONTCARE___d159.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												       0u,
												       5u),
						 2u,
						 0u,
						 5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								    1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										       0u);
  DEF_toMMIO_rv_port1__read____d625 = INST_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_toMMIO_rv_port1__read____d625,
		      32u,
		      67u,
		      32u,
		      0u,
		      PORT_getMMIOReq);
  INST_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d159);
  return PORT_getMMIOReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOReq()
{
  tUInt8 DEF_CAN_FIRE_getMMIOReq;
  tUInt8 PORT_RDY_getMMIOReq;
  DEF_toMMIO_rv_port1__read____d625 = INST_toMMIO_rv.METH_port1__read();
  DEF_CAN_FIRE_getMMIOReq = DEF_toMMIO_rv_port1__read____d625.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOReq = DEF_CAN_FIRE_getMMIOReq;
  return PORT_RDY_getMMIOReq;
}

void MOD_mkpipelined::METH_getMMIOResp(tUWide ARG_getMMIOResp_a)
{
  PORT_getMMIOResp_a = ARG_getMMIOResp_a;
  DEF__1_CONCAT_getMMIOResp_a___d626.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getMMIOResp_a.get_bits_in_word8(2u,
															      0u,
															      4u)),
						      2u,
						      0u,
						      5u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(1u),
									 1u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(0u),
											    0u);
  INST_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_getMMIOResp_a___d626);
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOResp()
{
  tUInt8 DEF_CAN_FIRE_getMMIOResp;
  tUInt8 PORT_RDY_getMMIOResp;
  DEF_fromMMIO_rv_port0__read____d627 = INST_fromMMIO_rv.METH_port0__read();
  DEF_CAN_FIRE_getMMIOResp = !DEF_fromMMIO_rv_port0__read____d627.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOResp = DEF_CAN_FIRE_getMMIOResp;
  return PORT_RDY_getMMIOResp;
}


/* Reset routines */

void MOD_mkpipelined::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_toImem_rv.reset_RST(ARG_rst_in);
  INST_toDmem_rv.reset_RST(ARG_rst_in);
  INST_starting.reset_RST(ARG_rst_in);
  INST_squashed.reset_RST(ARG_rst_in);
  INST_sb.reset_RST_N(ARG_rst_in);
  INST_rf.reset_RST_N(ARG_rst_in);
  INST_retired.reset_RST(ARG_rst_in);
  INST_redirectPc_register.reset_RST(ARG_rst_in);
  INST_pc.reset_RST(ARG_rst_in);
  INST_mispredicted_register.reset_RST(ARG_rst_in);
  INST_lfh.reset_RST(ARG_rst_in);
  INST_globalEpoch_register.reset_RST(ARG_rst_in);
  INST_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_fromImem_rv.reset_RST(ARG_rst_in);
  INST_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_fresh_id.reset_RST(ARG_rst_in);
  INST_f2d.reset_RST(ARG_rst_in);
  INST_e2w.reset_RST(ARG_rst_in);
  INST_dstW_register.reset_RST(ARG_rst_in);
  INST_dstE_register.reset_RST(ARG_rst_in);
  INST_dataW_register.reset_RST(ARG_rst_in);
  INST_dataE_register.reset_RST(ARG_rst_in);
  INST_d2e.reset_RST(ARG_rst_in);
  INST_cycles.reset_RST(ARG_rst_in);
  INST_commit_id.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkpipelined::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkpipelined::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_commit_id.dump_state(indent + 2u);
  INST_cycles.dump_state(indent + 2u);
  INST_d2e.dump_state(indent + 2u);
  INST_dataE_port_0.dump_state(indent + 2u);
  INST_dataE_port_1.dump_state(indent + 2u);
  INST_dataE_port_2.dump_state(indent + 2u);
  INST_dataE_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_dataE_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_dataE_readBeforeLaterWrites_2.dump_state(indent + 2u);
  INST_dataE_register.dump_state(indent + 2u);
  INST_dataW_port_0.dump_state(indent + 2u);
  INST_dataW_port_1.dump_state(indent + 2u);
  INST_dataW_port_2.dump_state(indent + 2u);
  INST_dataW_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_dataW_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_dataW_readBeforeLaterWrites_2.dump_state(indent + 2u);
  INST_dataW_register.dump_state(indent + 2u);
  INST_dstE_port_0.dump_state(indent + 2u);
  INST_dstE_port_1.dump_state(indent + 2u);
  INST_dstE_port_2.dump_state(indent + 2u);
  INST_dstE_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_dstE_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_dstE_readBeforeLaterWrites_2.dump_state(indent + 2u);
  INST_dstE_register.dump_state(indent + 2u);
  INST_dstW_port_0.dump_state(indent + 2u);
  INST_dstW_port_1.dump_state(indent + 2u);
  INST_dstW_port_2.dump_state(indent + 2u);
  INST_dstW_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_dstW_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_dstW_readBeforeLaterWrites_2.dump_state(indent + 2u);
  INST_dstW_register.dump_state(indent + 2u);
  INST_e2w.dump_state(indent + 2u);
  INST_f2d.dump_state(indent + 2u);
  INST_fresh_id.dump_state(indent + 2u);
  INST_fromDmem_rv.dump_state(indent + 2u);
  INST_fromImem_rv.dump_state(indent + 2u);
  INST_fromMMIO_rv.dump_state(indent + 2u);
  INST_globalEpoch_port_0.dump_state(indent + 2u);
  INST_globalEpoch_port_1.dump_state(indent + 2u);
  INST_globalEpoch_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_globalEpoch_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_globalEpoch_register.dump_state(indent + 2u);
  INST_lfh.dump_state(indent + 2u);
  INST_mispredicted_port_0.dump_state(indent + 2u);
  INST_mispredicted_port_1.dump_state(indent + 2u);
  INST_mispredicted_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_mispredicted_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_mispredicted_register.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_redirectPc_port_0.dump_state(indent + 2u);
  INST_redirectPc_port_1.dump_state(indent + 2u);
  INST_redirectPc_readBeforeLaterWrites_0.dump_state(indent + 2u);
  INST_redirectPc_readBeforeLaterWrites_1.dump_state(indent + 2u);
  INST_redirectPc_register.dump_state(indent + 2u);
  INST_retired.dump_state(indent + 2u);
  INST_rf.dump_state(indent + 2u);
  INST_sb.dump_state(indent + 2u);
  INST_squashed.dump_state(indent + 2u);
  INST_starting.dump_state(indent + 2u);
  INST_toDmem_rv.dump_state(indent + 2u);
  INST_toImem_rv.dump_state(indent + 2u);
  INST_toMMIO_rv.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkpipelined::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 162u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535", 152u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280", 217u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536", 190u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_fopen___d103", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d159", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getDResp_a___d622", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getIResp_a___d618", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getMMIOResp_a___d626", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addr__h12962", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "currentVal__h12630", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "currentVal__h15723", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "currentVal__h15824", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "currentVal__h16430", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BITS_111_TO_80___d301", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534", 88u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BIT_183___d296", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BIT_208___d316", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BIT_212___d302", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__84_BIT_213___d285", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first____d284", 217u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataE_port_0_wget____d27", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataE_port_0_whas____d26", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataE_port_1_wget____d25", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataE_port_1_whas____d24", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataE_register_8_BIT_32___d85", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataE_register___d28", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataW_port_0_wget____d37", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataW_port_0_whas____d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataW_port_1_wget____d35", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataW_port_1_whas____d34", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataW_register_8_BIT_32___d68", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataW_register___d38", 33u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h2106", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h2710", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h6023", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h6141", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h6830", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h6948", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__41_BITS_189_TO_187___d561", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__41_BIT_116___d542", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__41_BIT_184___d552", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__41_BIT_86___d547", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first____d541", 190u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__74_BITS_112_TO_48___d275", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first____d274", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port0__read____d623", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port1__read____d556", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port0__read____d619", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port1__read____d127", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port0__read____d627", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port1__read____d554", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h12956", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lfh___d104", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mispredicted_register__h9993", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h12886", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279", 112u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_idx__h10658", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs2_idx__h10659", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d114", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "starting__h8970", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port0__read____d350", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port1__read____d621", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port0__read____d105", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port1__read____d617", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port0__read____d347", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port1__read____d625", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12629", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13153", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13201", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13271", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13434", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16429", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4408", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h5375", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7653", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h1796", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h2402", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h5595", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h5644", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h6406", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h6455", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOResp_a", 68u);
  num = INST_commit_id.dump_VCD_defs(num);
  num = INST_cycles.dump_VCD_defs(num);
  num = INST_d2e.dump_VCD_defs(num);
  num = INST_dataE_port_0.dump_VCD_defs(num);
  num = INST_dataE_port_1.dump_VCD_defs(num);
  num = INST_dataE_port_2.dump_VCD_defs(num);
  num = INST_dataE_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_dataE_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_dataE_readBeforeLaterWrites_2.dump_VCD_defs(num);
  num = INST_dataE_register.dump_VCD_defs(num);
  num = INST_dataW_port_0.dump_VCD_defs(num);
  num = INST_dataW_port_1.dump_VCD_defs(num);
  num = INST_dataW_port_2.dump_VCD_defs(num);
  num = INST_dataW_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_dataW_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_dataW_readBeforeLaterWrites_2.dump_VCD_defs(num);
  num = INST_dataW_register.dump_VCD_defs(num);
  num = INST_dstE_port_0.dump_VCD_defs(num);
  num = INST_dstE_port_1.dump_VCD_defs(num);
  num = INST_dstE_port_2.dump_VCD_defs(num);
  num = INST_dstE_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_dstE_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_dstE_readBeforeLaterWrites_2.dump_VCD_defs(num);
  num = INST_dstE_register.dump_VCD_defs(num);
  num = INST_dstW_port_0.dump_VCD_defs(num);
  num = INST_dstW_port_1.dump_VCD_defs(num);
  num = INST_dstW_port_2.dump_VCD_defs(num);
  num = INST_dstW_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_dstW_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_dstW_readBeforeLaterWrites_2.dump_VCD_defs(num);
  num = INST_dstW_register.dump_VCD_defs(num);
  num = INST_e2w.dump_VCD_defs(num);
  num = INST_f2d.dump_VCD_defs(num);
  num = INST_fresh_id.dump_VCD_defs(num);
  num = INST_fromDmem_rv.dump_VCD_defs(num);
  num = INST_fromImem_rv.dump_VCD_defs(num);
  num = INST_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_globalEpoch_port_0.dump_VCD_defs(num);
  num = INST_globalEpoch_port_1.dump_VCD_defs(num);
  num = INST_globalEpoch_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_globalEpoch_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_globalEpoch_register.dump_VCD_defs(num);
  num = INST_lfh.dump_VCD_defs(num);
  num = INST_mispredicted_port_0.dump_VCD_defs(num);
  num = INST_mispredicted_port_1.dump_VCD_defs(num);
  num = INST_mispredicted_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_mispredicted_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_mispredicted_register.dump_VCD_defs(num);
  num = INST_pc.dump_VCD_defs(num);
  num = INST_redirectPc_port_0.dump_VCD_defs(num);
  num = INST_redirectPc_port_1.dump_VCD_defs(num);
  num = INST_redirectPc_readBeforeLaterWrites_0.dump_VCD_defs(num);
  num = INST_redirectPc_readBeforeLaterWrites_1.dump_VCD_defs(num);
  num = INST_redirectPc_register.dump_VCD_defs(num);
  num = INST_retired.dump_VCD_defs(num);
  num = INST_squashed.dump_VCD_defs(num);
  num = INST_starting.dump_VCD_defs(num);
  num = INST_toDmem_rv.dump_VCD_defs(num);
  num = INST_toImem_rv.dump_VCD_defs(num);
  num = INST_toMMIO_rv.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_rf.dump_VCD_defs(l);
    num = INST_sb.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkpipelined::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkpipelined::vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 152u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 217u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 190u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 88u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 217u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 33u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 190u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 112u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124) != DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124, 113u);
	backing.DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124 = DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124;
      }
      ++num;
      if ((backing.DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535) != DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535, 152u);
	backing.DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535 = DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535;
      }
      ++num;
      if ((backing.DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304) != DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304, 3u);
	backing.DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304 = DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304;
      }
      ++num;
      if ((backing.DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94) != DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94, 32u);
	backing.DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94 = DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94;
      }
      ++num;
      if ((backing.DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77) != DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77, 32u);
	backing.DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77 = DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280) != DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280, 217u);
	backing.DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280 = DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280;
      }
      ++num;
      if ((backing.DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20) != DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20, 1u);
	backing.DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20 = DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536) != DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536, 190u);
	backing.DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536 = DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_fopen___d103) != DEF_TASK_fopen___d103)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_fopen___d103, 32u);
	backing.DEF_TASK_fopen___d103 = DEF_TASK_fopen___d103;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d159) != DEF__0_CONCAT_DONTCARE___d159)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d159, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d159 = DEF__0_CONCAT_DONTCARE___d159;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121) != DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121, 69u);
	backing.DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121 = DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383) != DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383, 69u);
	backing.DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383 = DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getDResp_a___d622) != DEF__1_CONCAT_getDResp_a___d622)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getDResp_a___d622, 69u);
	backing.DEF__1_CONCAT_getDResp_a___d622 = DEF__1_CONCAT_getDResp_a___d622;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getIResp_a___d618) != DEF__1_CONCAT_getIResp_a___d618)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getIResp_a___d618, 69u);
	backing.DEF__1_CONCAT_getIResp_a___d618 = DEF__1_CONCAT_getIResp_a___d618;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getMMIOResp_a___d626) != DEF__1_CONCAT_getMMIOResp_a___d626)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getMMIOResp_a___d626, 69u);
	backing.DEF__1_CONCAT_getMMIOResp_a___d626 = DEF__1_CONCAT_getMMIOResp_a___d626;
      }
      ++num;
      if ((backing.DEF_addr__h12962) != DEF_addr__h12962)
      {
	vcd_write_val(sim_hdl, num, DEF_addr__h12962, 32u);
	backing.DEF_addr__h12962 = DEF_addr__h12962;
      }
      ++num;
      if ((backing.DEF_currentVal__h12630) != DEF_currentVal__h12630)
      {
	vcd_write_val(sim_hdl, num, DEF_currentVal__h12630, 5u);
	backing.DEF_currentVal__h12630 = DEF_currentVal__h12630;
      }
      ++num;
      if ((backing.DEF_currentVal__h15723) != DEF_currentVal__h15723)
      {
	vcd_write_val(sim_hdl, num, DEF_currentVal__h15723, 32u);
	backing.DEF_currentVal__h15723 = DEF_currentVal__h15723;
      }
      ++num;
      if ((backing.DEF_currentVal__h15824) != DEF_currentVal__h15824)
      {
	vcd_write_val(sim_hdl, num, DEF_currentVal__h15824, 1u);
	backing.DEF_currentVal__h15824 = DEF_currentVal__h15824;
      }
      ++num;
      if ((backing.DEF_currentVal__h16430) != DEF_currentVal__h16430)
      {
	vcd_write_val(sim_hdl, num, DEF_currentVal__h16430, 5u);
	backing.DEF_currentVal__h16430 = DEF_currentVal__h16430;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341) != DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341, 30u);
	backing.DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341 = DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BITS_111_TO_80___d301) != DEF_d2e_first__84_BITS_111_TO_80___d301)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BITS_111_TO_80___d301, 32u);
	backing.DEF_d2e_first__84_BITS_111_TO_80___d301 = DEF_d2e_first__84_BITS_111_TO_80___d301;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298) != DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298, 1u);
	backing.DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298 = DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534) != DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534, 88u);
	backing.DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534 = DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294) != DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294, 1u);
	backing.DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 = DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300) != DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300, 1u);
	backing.DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300 = DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BIT_183___d296) != DEF_d2e_first__84_BIT_183___d296)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BIT_183___d296, 1u);
	backing.DEF_d2e_first__84_BIT_183___d296 = DEF_d2e_first__84_BIT_183___d296;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BIT_208___d316) != DEF_d2e_first__84_BIT_208___d316)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BIT_208___d316, 1u);
	backing.DEF_d2e_first__84_BIT_208___d316 = DEF_d2e_first__84_BIT_208___d316;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BIT_212___d302) != DEF_d2e_first__84_BIT_212___d302)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BIT_212___d302, 1u);
	backing.DEF_d2e_first__84_BIT_212___d302 = DEF_d2e_first__84_BIT_212___d302;
      }
      ++num;
      if ((backing.DEF_d2e_first__84_BIT_213___d285) != DEF_d2e_first__84_BIT_213___d285)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__84_BIT_213___d285, 1u);
	backing.DEF_d2e_first__84_BIT_213___d285 = DEF_d2e_first__84_BIT_213___d285;
      }
      ++num;
      if ((backing.DEF_d2e_first____d284) != DEF_d2e_first____d284)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first____d284, 217u);
	backing.DEF_d2e_first____d284 = DEF_d2e_first____d284;
      }
      ++num;
      if ((backing.DEF_dataE_port_0_wget____d27) != DEF_dataE_port_0_wget____d27)
      {
	vcd_write_val(sim_hdl, num, DEF_dataE_port_0_wget____d27, 33u);
	backing.DEF_dataE_port_0_wget____d27 = DEF_dataE_port_0_wget____d27;
      }
      ++num;
      if ((backing.DEF_dataE_port_0_whas____d26) != DEF_dataE_port_0_whas____d26)
      {
	vcd_write_val(sim_hdl, num, DEF_dataE_port_0_whas____d26, 1u);
	backing.DEF_dataE_port_0_whas____d26 = DEF_dataE_port_0_whas____d26;
      }
      ++num;
      if ((backing.DEF_dataE_port_1_wget____d25) != DEF_dataE_port_1_wget____d25)
      {
	vcd_write_val(sim_hdl, num, DEF_dataE_port_1_wget____d25, 33u);
	backing.DEF_dataE_port_1_wget____d25 = DEF_dataE_port_1_wget____d25;
      }
      ++num;
      if ((backing.DEF_dataE_port_1_whas____d24) != DEF_dataE_port_1_whas____d24)
      {
	vcd_write_val(sim_hdl, num, DEF_dataE_port_1_whas____d24, 1u);
	backing.DEF_dataE_port_1_whas____d24 = DEF_dataE_port_1_whas____d24;
      }
      ++num;
      if ((backing.DEF_dataE_register_8_BIT_32___d85) != DEF_dataE_register_8_BIT_32___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_dataE_register_8_BIT_32___d85, 1u);
	backing.DEF_dataE_register_8_BIT_32___d85 = DEF_dataE_register_8_BIT_32___d85;
      }
      ++num;
      if ((backing.DEF_dataE_register___d28) != DEF_dataE_register___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_dataE_register___d28, 33u);
	backing.DEF_dataE_register___d28 = DEF_dataE_register___d28;
      }
      ++num;
      if ((backing.DEF_dataW_port_0_wget____d37) != DEF_dataW_port_0_wget____d37)
      {
	vcd_write_val(sim_hdl, num, DEF_dataW_port_0_wget____d37, 33u);
	backing.DEF_dataW_port_0_wget____d37 = DEF_dataW_port_0_wget____d37;
      }
      ++num;
      if ((backing.DEF_dataW_port_0_whas____d36) != DEF_dataW_port_0_whas____d36)
      {
	vcd_write_val(sim_hdl, num, DEF_dataW_port_0_whas____d36, 1u);
	backing.DEF_dataW_port_0_whas____d36 = DEF_dataW_port_0_whas____d36;
      }
      ++num;
      if ((backing.DEF_dataW_port_1_wget____d35) != DEF_dataW_port_1_wget____d35)
      {
	vcd_write_val(sim_hdl, num, DEF_dataW_port_1_wget____d35, 33u);
	backing.DEF_dataW_port_1_wget____d35 = DEF_dataW_port_1_wget____d35;
      }
      ++num;
      if ((backing.DEF_dataW_port_1_whas____d34) != DEF_dataW_port_1_whas____d34)
      {
	vcd_write_val(sim_hdl, num, DEF_dataW_port_1_whas____d34, 1u);
	backing.DEF_dataW_port_1_whas____d34 = DEF_dataW_port_1_whas____d34;
      }
      ++num;
      if ((backing.DEF_dataW_register_8_BIT_32___d68) != DEF_dataW_register_8_BIT_32___d68)
      {
	vcd_write_val(sim_hdl, num, DEF_dataW_register_8_BIT_32___d68, 1u);
	backing.DEF_dataW_register_8_BIT_32___d68 = DEF_dataW_register_8_BIT_32___d68;
      }
      ++num;
      if ((backing.DEF_dataW_register___d38) != DEF_dataW_register___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_dataW_register___d38, 33u);
	backing.DEF_dataW_register___d38 = DEF_dataW_register___d38;
      }
      ++num;
      if ((backing.DEF_def__h2106) != DEF_def__h2106)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h2106, 1u);
	backing.DEF_def__h2106 = DEF_def__h2106;
      }
      ++num;
      if ((backing.DEF_def__h2710) != DEF_def__h2710)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h2710, 32u);
	backing.DEF_def__h2710 = DEF_def__h2710;
      }
      ++num;
      if ((backing.DEF_def__h6023) != DEF_def__h6023)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h6023, 5u);
	backing.DEF_def__h6023 = DEF_def__h6023;
      }
      ++num;
      if ((backing.DEF_def__h6141) != DEF_def__h6141)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h6141, 5u);
	backing.DEF_def__h6141 = DEF_def__h6141;
      }
      ++num;
      if ((backing.DEF_def__h6830) != DEF_def__h6830)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h6830, 5u);
	backing.DEF_def__h6830 = DEF_def__h6830;
      }
      ++num;
      if ((backing.DEF_def__h6948) != DEF_def__h6948)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h6948, 5u);
	backing.DEF_def__h6948 = DEF_def__h6948;
      }
      ++num;
      if ((backing.DEF_e2w_first__41_BITS_189_TO_187___d561) != DEF_e2w_first__41_BITS_189_TO_187___d561)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__41_BITS_189_TO_187___d561, 3u);
	backing.DEF_e2w_first__41_BITS_189_TO_187___d561 = DEF_e2w_first__41_BITS_189_TO_187___d561;
      }
      ++num;
      if ((backing.DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549) != DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549, 1u);
	backing.DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549 = DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549;
      }
      ++num;
      if ((backing.DEF_e2w_first__41_BIT_116___d542) != DEF_e2w_first__41_BIT_116___d542)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__41_BIT_116___d542, 1u);
	backing.DEF_e2w_first__41_BIT_116___d542 = DEF_e2w_first__41_BIT_116___d542;
      }
      ++num;
      if ((backing.DEF_e2w_first__41_BIT_184___d552) != DEF_e2w_first__41_BIT_184___d552)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__41_BIT_184___d552, 1u);
	backing.DEF_e2w_first__41_BIT_184___d552 = DEF_e2w_first__41_BIT_184___d552;
      }
      ++num;
      if ((backing.DEF_e2w_first__41_BIT_86___d547) != DEF_e2w_first__41_BIT_86___d547)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__41_BIT_86___d547, 1u);
	backing.DEF_e2w_first__41_BIT_86___d547 = DEF_e2w_first__41_BIT_86___d547;
      }
      ++num;
      if ((backing.DEF_e2w_first____d541) != DEF_e2w_first____d541)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first____d541, 190u);
	backing.DEF_e2w_first____d541 = DEF_e2w_first____d541;
      }
      ++num;
      if ((backing.DEF_f2d_first__74_BITS_112_TO_48___d275) != DEF_f2d_first__74_BITS_112_TO_48___d275)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__74_BITS_112_TO_48___d275, 65u);
	backing.DEF_f2d_first__74_BITS_112_TO_48___d275 = DEF_f2d_first__74_BITS_112_TO_48___d275;
      }
      ++num;
      if ((backing.DEF_f2d_first____d274) != DEF_f2d_first____d274)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first____d274, 113u);
	backing.DEF_f2d_first____d274 = DEF_f2d_first____d274;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port0__read____d623) != DEF_fromDmem_rv_port0__read____d623)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port0__read____d623, 69u);
	backing.DEF_fromDmem_rv_port0__read____d623 = DEF_fromDmem_rv_port0__read____d623;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port1__read____d556) != DEF_fromDmem_rv_port1__read____d556)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port1__read____d556, 69u);
	backing.DEF_fromDmem_rv_port1__read____d556 = DEF_fromDmem_rv_port1__read____d556;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port0__read____d619) != DEF_fromImem_rv_port0__read____d619)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port0__read____d619, 69u);
	backing.DEF_fromImem_rv_port0__read____d619 = DEF_fromImem_rv_port0__read____d619;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port1__read____d127) != DEF_fromImem_rv_port1__read____d127)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port1__read____d127, 69u);
	backing.DEF_fromImem_rv_port1__read____d127 = DEF_fromImem_rv_port1__read____d127;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port0__read____d627) != DEF_fromMMIO_rv_port0__read____d627)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port0__read____d627, 69u);
	backing.DEF_fromMMIO_rv_port0__read____d627 = DEF_fromMMIO_rv_port0__read____d627;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port1__read____d554) != DEF_fromMMIO_rv_port1__read____d554)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port1__read____d554, 69u);
	backing.DEF_fromMMIO_rv_port1__read____d554 = DEF_fromMMIO_rv_port1__read____d554;
      }
      ++num;
      if ((backing.DEF_imm__h12956) != DEF_imm__h12956)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h12956, 32u);
	backing.DEF_imm__h12956 = DEF_imm__h12956;
      }
      ++num;
      if ((backing.DEF_lfh___d104) != DEF_lfh___d104)
      {
	vcd_write_val(sim_hdl, num, DEF_lfh___d104, 32u);
	backing.DEF_lfh___d104 = DEF_lfh___d104;
      }
      ++num;
      if ((backing.DEF_mispredicted_register__h9993) != DEF_mispredicted_register__h9993)
      {
	vcd_write_val(sim_hdl, num, DEF_mispredicted_register__h9993, 1u);
	backing.DEF_mispredicted_register__h9993 = DEF_mispredicted_register__h9993;
      }
      ++num;
      if ((backing.DEF_n__read__h12886) != DEF_n__read__h12886)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h12886, 1u);
	backing.DEF_n__read__h12886 = DEF_n__read__h12886;
      }
      ++num;
      if ((backing.DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279) != DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279)
      {
	vcd_write_val(sim_hdl, num, DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279, 112u);
	backing.DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279 = DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279;
      }
      ++num;
      if ((backing.DEF_rs1_idx__h10658) != DEF_rs1_idx__h10658)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_idx__h10658, 5u);
	backing.DEF_rs1_idx__h10658 = DEF_rs1_idx__h10658;
      }
      ++num;
      if ((backing.DEF_rs2_idx__h10659) != DEF_rs2_idx__h10659)
      {
	vcd_write_val(sim_hdl, num, DEF_rs2_idx__h10659, 5u);
	backing.DEF_rs2_idx__h10659 = DEF_rs2_idx__h10659;
      }
      ++num;
      if ((backing.DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131) != DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131, 1u);
	backing.DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131 = DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131;
      }
      ++num;
      if ((backing.DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133) != DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133)
      {
	vcd_write_val(sim_hdl, num, DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133, 1u);
	backing.DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133 = DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133;
      }
      ++num;
      if ((backing.DEF_signed_0___d114) != DEF_signed_0___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d114, 32u);
	backing.DEF_signed_0___d114 = DEF_signed_0___d114;
      }
      ++num;
      if ((backing.DEF_starting__h8970) != DEF_starting__h8970)
      {
	vcd_write_val(sim_hdl, num, DEF_starting__h8970, 1u);
	backing.DEF_starting__h8970 = DEF_starting__h8970;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port0__read____d350) != DEF_toDmem_rv_port0__read____d350)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port0__read____d350, 69u);
	backing.DEF_toDmem_rv_port0__read____d350 = DEF_toDmem_rv_port0__read____d350;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port1__read____d621) != DEF_toDmem_rv_port1__read____d621)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port1__read____d621, 69u);
	backing.DEF_toDmem_rv_port1__read____d621 = DEF_toDmem_rv_port1__read____d621;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port0__read____d105) != DEF_toImem_rv_port0__read____d105)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port0__read____d105, 69u);
	backing.DEF_toImem_rv_port0__read____d105 = DEF_toImem_rv_port0__read____d105;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port1__read____d617) != DEF_toImem_rv_port1__read____d617)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port1__read____d617, 69u);
	backing.DEF_toImem_rv_port1__read____d617 = DEF_toImem_rv_port1__read____d617;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port0__read____d347) != DEF_toMMIO_rv_port0__read____d347)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port0__read____d347, 69u);
	backing.DEF_toMMIO_rv_port0__read____d347 = DEF_toMMIO_rv_port0__read____d347;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port1__read____d625) != DEF_toMMIO_rv_port1__read____d625)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port1__read____d625, 69u);
	backing.DEF_toMMIO_rv_port1__read____d625 = DEF_toMMIO_rv_port1__read____d625;
      }
      ++num;
      if ((backing.DEF_x__h12629) != DEF_x__h12629)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12629, 5u);
	backing.DEF_x__h12629 = DEF_x__h12629;
      }
      ++num;
      if ((backing.DEF_x__h13153) != DEF_x__h13153)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13153, 12u);
	backing.DEF_x__h13153 = DEF_x__h13153;
      }
      ++num;
      if ((backing.DEF_x__h13201) != DEF_x__h13201)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13201, 12u);
	backing.DEF_x__h13201 = DEF_x__h13201;
      }
      ++num;
      if ((backing.DEF_x__h13271) != DEF_x__h13271)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13271, 13u);
	backing.DEF_x__h13271 = DEF_x__h13271;
      }
      ++num;
      if ((backing.DEF_x__h13434) != DEF_x__h13434)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13434, 21u);
	backing.DEF_x__h13434 = DEF_x__h13434;
      }
      ++num;
      if ((backing.DEF_x__h16429) != DEF_x__h16429)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16429, 5u);
	backing.DEF_x__h16429 = DEF_x__h16429;
      }
      ++num;
      if ((backing.DEF_x__h4408) != DEF_x__h4408)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4408, 32u);
	backing.DEF_x__h4408 = DEF_x__h4408;
      }
      ++num;
      if ((backing.DEF_x__h5375) != DEF_x__h5375)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h5375, 32u);
	backing.DEF_x__h5375 = DEF_x__h5375;
      }
      ++num;
      if ((backing.DEF_x__h7653) != DEF_x__h7653)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7653, 32u);
	backing.DEF_x__h7653 = DEF_x__h7653;
      }
      ++num;
      if ((backing.DEF_x_wget__h1796) != DEF_x_wget__h1796)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h1796, 1u);
	backing.DEF_x_wget__h1796 = DEF_x_wget__h1796;
      }
      ++num;
      if ((backing.DEF_x_wget__h2402) != DEF_x_wget__h2402)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h2402, 32u);
	backing.DEF_x_wget__h2402 = DEF_x_wget__h2402;
      }
      ++num;
      if ((backing.DEF_x_wget__h5595) != DEF_x_wget__h5595)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h5595, 5u);
	backing.DEF_x_wget__h5595 = DEF_x_wget__h5595;
      }
      ++num;
      if ((backing.DEF_x_wget__h5644) != DEF_x_wget__h5644)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h5644, 5u);
	backing.DEF_x_wget__h5644 = DEF_x_wget__h5644;
      }
      ++num;
      if ((backing.DEF_x_wget__h6406) != DEF_x_wget__h6406)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h6406, 5u);
	backing.DEF_x_wget__h6406 = DEF_x_wget__h6406;
      }
      ++num;
      if ((backing.DEF_x_wget__h6455) != DEF_x_wget__h6455)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h6455, 5u);
	backing.DEF_x_wget__h6455 = DEF_x_wget__h6455;
      }
      ++num;
      if ((backing.PORT_getDReq) != PORT_getDReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getDReq, 68u);
	backing.PORT_getDReq = PORT_getDReq;
      }
      ++num;
      if ((backing.PORT_getDResp_a) != PORT_getDResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getDResp_a, 68u);
	backing.PORT_getDResp_a = PORT_getDResp_a;
      }
      ++num;
      if ((backing.PORT_getIReq) != PORT_getIReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getIReq, 68u);
	backing.PORT_getIReq = PORT_getIReq;
      }
      ++num;
      if ((backing.PORT_getIResp_a) != PORT_getIResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getIResp_a, 68u);
	backing.PORT_getIResp_a = PORT_getIResp_a;
      }
      ++num;
      if ((backing.PORT_getMMIOReq) != PORT_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOReq, 68u);
	backing.PORT_getMMIOReq = PORT_getMMIOReq;
      }
      ++num;
      if ((backing.PORT_getMMIOResp_a) != PORT_getMMIOResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOResp_a, 68u);
	backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124, 113u);
      backing.DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124 = DEF_IF_IF_mispredicted_readBeforeLaterWrites_1_rea_ETC___d124;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535, 152u);
      backing.DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535 = DEF_IF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_fir_ETC___d535;
      vcd_write_val(sim_hdl, num++, DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304, 3u);
      backing.DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304 = DEF_IF_d2e_first__84_BIT_212_02_THEN_d2e_first__84_ETC___d304;
      vcd_write_val(sim_hdl, num++, DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94, 32u);
      backing.DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94 = DEF_IF_dataE_register_8_BIT_32_5_THEN_dataE_regist_ETC___d94;
      vcd_write_val(sim_hdl, num++, DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77, 32u);
      backing.DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77 = DEF_IF_dataW_register_8_BIT_32_8_THEN_dataW_regist_ETC___d77;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280, 217u);
      backing.DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280 = DEF_IF_fromImem_rv_port1__read__27_BITS_6_TO_0_60__ETC___d280;
      vcd_write_val(sim_hdl, num++, DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20, 1u);
      backing.DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20 = DEF_IF_mispredicted_port_0_whas__7_THEN_mispredict_ETC___d20;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536, 190u);
      backing.DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536 = DEF_NOT_d2e_first__84_BIT_183_96_61_AND_d2e_first__ETC___d536;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_fopen___d103, 32u);
      backing.DEF_TASK_fopen___d103 = DEF_TASK_fopen___d103;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d159, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d159 = DEF__0_CONCAT_DONTCARE___d159;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121, 69u);
      backing.DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121 = DEF__16_CONCAT_IF_IF_mispredicted_readBeforeLaterWr_ETC___d121;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383, 69u);
      backing.DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383 = DEF__1_CONCAT_IF_d2e_first__84_BIT_182_65_THEN_IF_d_ETC___d383;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getDResp_a___d622, 69u);
      backing.DEF__1_CONCAT_getDResp_a___d622 = DEF__1_CONCAT_getDResp_a___d622;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getIResp_a___d618, 69u);
      backing.DEF__1_CONCAT_getIResp_a___d618 = DEF__1_CONCAT_getIResp_a___d618;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getMMIOResp_a___d626, 69u);
      backing.DEF__1_CONCAT_getMMIOResp_a___d626 = DEF__1_CONCAT_getMMIOResp_a___d626;
      vcd_write_val(sim_hdl, num++, DEF_addr__h12962, 32u);
      backing.DEF_addr__h12962 = DEF_addr__h12962;
      vcd_write_val(sim_hdl, num++, DEF_currentVal__h12630, 5u);
      backing.DEF_currentVal__h12630 = DEF_currentVal__h12630;
      vcd_write_val(sim_hdl, num++, DEF_currentVal__h15723, 32u);
      backing.DEF_currentVal__h15723 = DEF_currentVal__h15723;
      vcd_write_val(sim_hdl, num++, DEF_currentVal__h15824, 1u);
      backing.DEF_currentVal__h15824 = DEF_currentVal__h15824;
      vcd_write_val(sim_hdl, num++, DEF_currentVal__h16430, 5u);
      backing.DEF_currentVal__h16430 = DEF_currentVal__h16430;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341, 30u);
      backing.DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341 = DEF_d2e_first__84_BITS_111_TO_80_01_PLUS_IF_d2e_fi_ETC___d341;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BITS_111_TO_80___d301, 32u);
      backing.DEF_d2e_first__84_BITS_111_TO_80___d301 = DEF_d2e_first__84_BITS_111_TO_80___d301;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298, 1u);
      backing.DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298 = DEF_d2e_first__84_BITS_181_TO_180_97_EQ_0b0___d298;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534, 88u);
      backing.DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534 = DEF_d2e_first__84_BITS_216_TO_177_33_CONCAT_d2e_fi_ETC___d534;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294, 1u);
      backing.DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294 = DEF_d2e_first__84_BIT_112_89_EQ_IF_globalEpoch_rea_ETC___d294;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300, 1u);
      backing.DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300 = DEF_d2e_first__84_BIT_183_96_OR_NOT_d2e_first__84__ETC___d300;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BIT_183___d296, 1u);
      backing.DEF_d2e_first__84_BIT_183___d296 = DEF_d2e_first__84_BIT_183___d296;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BIT_208___d316, 1u);
      backing.DEF_d2e_first__84_BIT_208___d316 = DEF_d2e_first__84_BIT_208___d316;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BIT_212___d302, 1u);
      backing.DEF_d2e_first__84_BIT_212___d302 = DEF_d2e_first__84_BIT_212___d302;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__84_BIT_213___d285, 1u);
      backing.DEF_d2e_first__84_BIT_213___d285 = DEF_d2e_first__84_BIT_213___d285;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first____d284, 217u);
      backing.DEF_d2e_first____d284 = DEF_d2e_first____d284;
      vcd_write_val(sim_hdl, num++, DEF_dataE_port_0_wget____d27, 33u);
      backing.DEF_dataE_port_0_wget____d27 = DEF_dataE_port_0_wget____d27;
      vcd_write_val(sim_hdl, num++, DEF_dataE_port_0_whas____d26, 1u);
      backing.DEF_dataE_port_0_whas____d26 = DEF_dataE_port_0_whas____d26;
      vcd_write_val(sim_hdl, num++, DEF_dataE_port_1_wget____d25, 33u);
      backing.DEF_dataE_port_1_wget____d25 = DEF_dataE_port_1_wget____d25;
      vcd_write_val(sim_hdl, num++, DEF_dataE_port_1_whas____d24, 1u);
      backing.DEF_dataE_port_1_whas____d24 = DEF_dataE_port_1_whas____d24;
      vcd_write_val(sim_hdl, num++, DEF_dataE_register_8_BIT_32___d85, 1u);
      backing.DEF_dataE_register_8_BIT_32___d85 = DEF_dataE_register_8_BIT_32___d85;
      vcd_write_val(sim_hdl, num++, DEF_dataE_register___d28, 33u);
      backing.DEF_dataE_register___d28 = DEF_dataE_register___d28;
      vcd_write_val(sim_hdl, num++, DEF_dataW_port_0_wget____d37, 33u);
      backing.DEF_dataW_port_0_wget____d37 = DEF_dataW_port_0_wget____d37;
      vcd_write_val(sim_hdl, num++, DEF_dataW_port_0_whas____d36, 1u);
      backing.DEF_dataW_port_0_whas____d36 = DEF_dataW_port_0_whas____d36;
      vcd_write_val(sim_hdl, num++, DEF_dataW_port_1_wget____d35, 33u);
      backing.DEF_dataW_port_1_wget____d35 = DEF_dataW_port_1_wget____d35;
      vcd_write_val(sim_hdl, num++, DEF_dataW_port_1_whas____d34, 1u);
      backing.DEF_dataW_port_1_whas____d34 = DEF_dataW_port_1_whas____d34;
      vcd_write_val(sim_hdl, num++, DEF_dataW_register_8_BIT_32___d68, 1u);
      backing.DEF_dataW_register_8_BIT_32___d68 = DEF_dataW_register_8_BIT_32___d68;
      vcd_write_val(sim_hdl, num++, DEF_dataW_register___d38, 33u);
      backing.DEF_dataW_register___d38 = DEF_dataW_register___d38;
      vcd_write_val(sim_hdl, num++, DEF_def__h2106, 1u);
      backing.DEF_def__h2106 = DEF_def__h2106;
      vcd_write_val(sim_hdl, num++, DEF_def__h2710, 32u);
      backing.DEF_def__h2710 = DEF_def__h2710;
      vcd_write_val(sim_hdl, num++, DEF_def__h6023, 5u);
      backing.DEF_def__h6023 = DEF_def__h6023;
      vcd_write_val(sim_hdl, num++, DEF_def__h6141, 5u);
      backing.DEF_def__h6141 = DEF_def__h6141;
      vcd_write_val(sim_hdl, num++, DEF_def__h6830, 5u);
      backing.DEF_def__h6830 = DEF_def__h6830;
      vcd_write_val(sim_hdl, num++, DEF_def__h6948, 5u);
      backing.DEF_def__h6948 = DEF_def__h6948;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__41_BITS_189_TO_187___d561, 3u);
      backing.DEF_e2w_first__41_BITS_189_TO_187___d561 = DEF_e2w_first__41_BITS_189_TO_187___d561;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549, 1u);
      backing.DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549 = DEF_e2w_first__41_BITS_84_TO_83_48_EQ_0b0___d549;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__41_BIT_116___d542, 1u);
      backing.DEF_e2w_first__41_BIT_116___d542 = DEF_e2w_first__41_BIT_116___d542;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__41_BIT_184___d552, 1u);
      backing.DEF_e2w_first__41_BIT_184___d552 = DEF_e2w_first__41_BIT_184___d552;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__41_BIT_86___d547, 1u);
      backing.DEF_e2w_first__41_BIT_86___d547 = DEF_e2w_first__41_BIT_86___d547;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first____d541, 190u);
      backing.DEF_e2w_first____d541 = DEF_e2w_first____d541;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__74_BITS_112_TO_48___d275, 65u);
      backing.DEF_f2d_first__74_BITS_112_TO_48___d275 = DEF_f2d_first__74_BITS_112_TO_48___d275;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first____d274, 113u);
      backing.DEF_f2d_first____d274 = DEF_f2d_first____d274;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port0__read____d623, 69u);
      backing.DEF_fromDmem_rv_port0__read____d623 = DEF_fromDmem_rv_port0__read____d623;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port1__read____d556, 69u);
      backing.DEF_fromDmem_rv_port1__read____d556 = DEF_fromDmem_rv_port1__read____d556;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port0__read____d619, 69u);
      backing.DEF_fromImem_rv_port0__read____d619 = DEF_fromImem_rv_port0__read____d619;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port1__read____d127, 69u);
      backing.DEF_fromImem_rv_port1__read____d127 = DEF_fromImem_rv_port1__read____d127;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port0__read____d627, 69u);
      backing.DEF_fromMMIO_rv_port0__read____d627 = DEF_fromMMIO_rv_port0__read____d627;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port1__read____d554, 69u);
      backing.DEF_fromMMIO_rv_port1__read____d554 = DEF_fromMMIO_rv_port1__read____d554;
      vcd_write_val(sim_hdl, num++, DEF_imm__h12956, 32u);
      backing.DEF_imm__h12956 = DEF_imm__h12956;
      vcd_write_val(sim_hdl, num++, DEF_lfh___d104, 32u);
      backing.DEF_lfh___d104 = DEF_lfh___d104;
      vcd_write_val(sim_hdl, num++, DEF_mispredicted_register__h9993, 1u);
      backing.DEF_mispredicted_register__h9993 = DEF_mispredicted_register__h9993;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h12886, 1u);
      backing.DEF_n__read__h12886 = DEF_n__read__h12886;
      vcd_write_val(sim_hdl, num++, DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279, 112u);
      backing.DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279 = DEF_rf_rv1_fromImem_rv_port1__read__27_BITS_19_TO__ETC___d279;
      vcd_write_val(sim_hdl, num++, DEF_rs1_idx__h10658, 5u);
      backing.DEF_rs1_idx__h10658 = DEF_rs1_idx__h10658;
      vcd_write_val(sim_hdl, num++, DEF_rs2_idx__h10659, 5u);
      backing.DEF_rs2_idx__h10659 = DEF_rs2_idx__h10659;
      vcd_write_val(sim_hdl, num++, DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131, 1u);
      backing.DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131 = DEF_sb_search1_fromImem_rv_port1__read__27_BITS_19_ETC___d131;
      vcd_write_val(sim_hdl, num++, DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133, 1u);
      backing.DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133 = DEF_sb_search2_fromImem_rv_port1__read__27_BITS_24_ETC___d133;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d114, 32u);
      backing.DEF_signed_0___d114 = DEF_signed_0___d114;
      vcd_write_val(sim_hdl, num++, DEF_starting__h8970, 1u);
      backing.DEF_starting__h8970 = DEF_starting__h8970;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port0__read____d350, 69u);
      backing.DEF_toDmem_rv_port0__read____d350 = DEF_toDmem_rv_port0__read____d350;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port1__read____d621, 69u);
      backing.DEF_toDmem_rv_port1__read____d621 = DEF_toDmem_rv_port1__read____d621;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port0__read____d105, 69u);
      backing.DEF_toImem_rv_port0__read____d105 = DEF_toImem_rv_port0__read____d105;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port1__read____d617, 69u);
      backing.DEF_toImem_rv_port1__read____d617 = DEF_toImem_rv_port1__read____d617;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port0__read____d347, 69u);
      backing.DEF_toMMIO_rv_port0__read____d347 = DEF_toMMIO_rv_port0__read____d347;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port1__read____d625, 69u);
      backing.DEF_toMMIO_rv_port1__read____d625 = DEF_toMMIO_rv_port1__read____d625;
      vcd_write_val(sim_hdl, num++, DEF_x__h12629, 5u);
      backing.DEF_x__h12629 = DEF_x__h12629;
      vcd_write_val(sim_hdl, num++, DEF_x__h13153, 12u);
      backing.DEF_x__h13153 = DEF_x__h13153;
      vcd_write_val(sim_hdl, num++, DEF_x__h13201, 12u);
      backing.DEF_x__h13201 = DEF_x__h13201;
      vcd_write_val(sim_hdl, num++, DEF_x__h13271, 13u);
      backing.DEF_x__h13271 = DEF_x__h13271;
      vcd_write_val(sim_hdl, num++, DEF_x__h13434, 21u);
      backing.DEF_x__h13434 = DEF_x__h13434;
      vcd_write_val(sim_hdl, num++, DEF_x__h16429, 5u);
      backing.DEF_x__h16429 = DEF_x__h16429;
      vcd_write_val(sim_hdl, num++, DEF_x__h4408, 32u);
      backing.DEF_x__h4408 = DEF_x__h4408;
      vcd_write_val(sim_hdl, num++, DEF_x__h5375, 32u);
      backing.DEF_x__h5375 = DEF_x__h5375;
      vcd_write_val(sim_hdl, num++, DEF_x__h7653, 32u);
      backing.DEF_x__h7653 = DEF_x__h7653;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h1796, 1u);
      backing.DEF_x_wget__h1796 = DEF_x_wget__h1796;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h2402, 32u);
      backing.DEF_x_wget__h2402 = DEF_x_wget__h2402;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h5595, 5u);
      backing.DEF_x_wget__h5595 = DEF_x_wget__h5595;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h5644, 5u);
      backing.DEF_x_wget__h5644 = DEF_x_wget__h5644;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h6406, 5u);
      backing.DEF_x_wget__h6406 = DEF_x_wget__h6406;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h6455, 5u);
      backing.DEF_x_wget__h6455 = DEF_x_wget__h6455;
      vcd_write_val(sim_hdl, num++, PORT_getDReq, 68u);
      backing.PORT_getDReq = PORT_getDReq;
      vcd_write_val(sim_hdl, num++, PORT_getDResp_a, 68u);
      backing.PORT_getDResp_a = PORT_getDResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getIReq, 68u);
      backing.PORT_getIReq = PORT_getIReq;
      vcd_write_val(sim_hdl, num++, PORT_getIResp_a, 68u);
      backing.PORT_getIResp_a = PORT_getIResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOReq, 68u);
      backing.PORT_getMMIOReq = PORT_getMMIOReq;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOResp_a, 68u);
      backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
    }
}

void MOD_mkpipelined::vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  INST_commit_id.dump_VCD(dt, backing.INST_commit_id);
  INST_cycles.dump_VCD(dt, backing.INST_cycles);
  INST_d2e.dump_VCD(dt, backing.INST_d2e);
  INST_dataE_port_0.dump_VCD(dt, backing.INST_dataE_port_0);
  INST_dataE_port_1.dump_VCD(dt, backing.INST_dataE_port_1);
  INST_dataE_port_2.dump_VCD(dt, backing.INST_dataE_port_2);
  INST_dataE_readBeforeLaterWrites_0.dump_VCD(dt, backing.INST_dataE_readBeforeLaterWrites_0);
  INST_dataE_readBeforeLaterWrites_1.dump_VCD(dt, backing.INST_dataE_readBeforeLaterWrites_1);
  INST_dataE_readBeforeLaterWrites_2.dump_VCD(dt, backing.INST_dataE_readBeforeLaterWrites_2);
  INST_dataE_register.dump_VCD(dt, backing.INST_dataE_register);
  INST_dataW_port_0.dump_VCD(dt, backing.INST_dataW_port_0);
  INST_dataW_port_1.dump_VCD(dt, backing.INST_dataW_port_1);
  INST_dataW_port_2.dump_VCD(dt, backing.INST_dataW_port_2);
  INST_dataW_readBeforeLaterWrites_0.dump_VCD(dt, backing.INST_dataW_readBeforeLaterWrites_0);
  INST_dataW_readBeforeLaterWrites_1.dump_VCD(dt, backing.INST_dataW_readBeforeLaterWrites_1);
  INST_dataW_readBeforeLaterWrites_2.dump_VCD(dt, backing.INST_dataW_readBeforeLaterWrites_2);
  INST_dataW_register.dump_VCD(dt, backing.INST_dataW_register);
  INST_dstE_port_0.dump_VCD(dt, backing.INST_dstE_port_0);
  INST_dstE_port_1.dump_VCD(dt, backing.INST_dstE_port_1);
  INST_dstE_port_2.dump_VCD(dt, backing.INST_dstE_port_2);
  INST_dstE_readBeforeLaterWrites_0.dump_VCD(dt, backing.INST_dstE_readBeforeLaterWrites_0);
  INST_dstE_readBeforeLaterWrites_1.dump_VCD(dt, backing.INST_dstE_readBeforeLaterWrites_1);
  INST_dstE_readBeforeLaterWrites_2.dump_VCD(dt, backing.INST_dstE_readBeforeLaterWrites_2);
  INST_dstE_register.dump_VCD(dt, backing.INST_dstE_register);
  INST_dstW_port_0.dump_VCD(dt, backing.INST_dstW_port_0);
  INST_dstW_port_1.dump_VCD(dt, backing.INST_dstW_port_1);
  INST_dstW_port_2.dump_VCD(dt, backing.INST_dstW_port_2);
  INST_dstW_readBeforeLaterWrites_0.dump_VCD(dt, backing.INST_dstW_readBeforeLaterWrites_0);
  INST_dstW_readBeforeLaterWrites_1.dump_VCD(dt, backing.INST_dstW_readBeforeLaterWrites_1);
  INST_dstW_readBeforeLaterWrites_2.dump_VCD(dt, backing.INST_dstW_readBeforeLaterWrites_2);
  INST_dstW_register.dump_VCD(dt, backing.INST_dstW_register);
  INST_e2w.dump_VCD(dt, backing.INST_e2w);
  INST_f2d.dump_VCD(dt, backing.INST_f2d);
  INST_fresh_id.dump_VCD(dt, backing.INST_fresh_id);
  INST_fromDmem_rv.dump_VCD(dt, backing.INST_fromDmem_rv);
  INST_fromImem_rv.dump_VCD(dt, backing.INST_fromImem_rv);
  INST_fromMMIO_rv.dump_VCD(dt, backing.INST_fromMMIO_rv);
  INST_globalEpoch_port_0.dump_VCD(dt, backing.INST_globalEpoch_port_0);
  INST_globalEpoch_port_1.dump_VCD(dt, backing.INST_globalEpoch_port_1);
  INST_globalEpoch_readBeforeLaterWrites_0.dump_VCD(dt,
						    backing.INST_globalEpoch_readBeforeLaterWrites_0);
  INST_globalEpoch_readBeforeLaterWrites_1.dump_VCD(dt,
						    backing.INST_globalEpoch_readBeforeLaterWrites_1);
  INST_globalEpoch_register.dump_VCD(dt, backing.INST_globalEpoch_register);
  INST_lfh.dump_VCD(dt, backing.INST_lfh);
  INST_mispredicted_port_0.dump_VCD(dt, backing.INST_mispredicted_port_0);
  INST_mispredicted_port_1.dump_VCD(dt, backing.INST_mispredicted_port_1);
  INST_mispredicted_readBeforeLaterWrites_0.dump_VCD(dt,
						     backing.INST_mispredicted_readBeforeLaterWrites_0);
  INST_mispredicted_readBeforeLaterWrites_1.dump_VCD(dt,
						     backing.INST_mispredicted_readBeforeLaterWrites_1);
  INST_mispredicted_register.dump_VCD(dt, backing.INST_mispredicted_register);
  INST_pc.dump_VCD(dt, backing.INST_pc);
  INST_redirectPc_port_0.dump_VCD(dt, backing.INST_redirectPc_port_0);
  INST_redirectPc_port_1.dump_VCD(dt, backing.INST_redirectPc_port_1);
  INST_redirectPc_readBeforeLaterWrites_0.dump_VCD(dt,
						   backing.INST_redirectPc_readBeforeLaterWrites_0);
  INST_redirectPc_readBeforeLaterWrites_1.dump_VCD(dt,
						   backing.INST_redirectPc_readBeforeLaterWrites_1);
  INST_redirectPc_register.dump_VCD(dt, backing.INST_redirectPc_register);
  INST_retired.dump_VCD(dt, backing.INST_retired);
  INST_squashed.dump_VCD(dt, backing.INST_squashed);
  INST_starting.dump_VCD(dt, backing.INST_starting);
  INST_toDmem_rv.dump_VCD(dt, backing.INST_toDmem_rv);
  INST_toImem_rv.dump_VCD(dt, backing.INST_toImem_rv);
  INST_toMMIO_rv.dump_VCD(dt, backing.INST_toMMIO_rv);
}

void MOD_mkpipelined::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  INST_rf.dump_VCD(dt, levels, backing.INST_rf);
  INST_sb.dump_VCD(dt, levels, backing.INST_sb);
}
