Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'a' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:101]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 32 for port 'value' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:115]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'quotient' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:144]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 32 for port 'dividend' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:152]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'quotient' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/centroid.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'h_size' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:64]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'addra' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'dina' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'douta' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/contextNxN.v:79]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_module.v:86]
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/new/YCrCb_submod.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv [\xbip_dsp48_addsub_v3_0_6_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv [\xbip_addsub_v3_0_6_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.register(N=9)
Compiling module xil_defaultlib.delay_line(N=9,DELAY=2)
Compiling module xil_defaultlib.YCrCb_submod(B1=0)
Compiling module xil_defaultlib.YCrCb_submod(B1=9'b010000000)
Compiling module xil_defaultlib.register(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=9)
Compiling module xil_defaultlib.YCrCb_module
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="z...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.LUTs
Compiling module xil_defaultlib.tresholding
Compiling module xil_defaultlib.centroid_counters
Compiling module xil_defaultlib.register(N=28)
Compiling module xil_defaultlib.delay_line(N=28)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv [\xbip_dsp48_addsub_v3_0_6_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv [\xbip_addsub_v3_0_6_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.register(N=32)
Compiling module xil_defaultlib.accum
Compiling module xil_defaultlib.moment
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture mult_32_20_lm_arch of entity xil_defaultlib.mult_32_20_lm [mult_32_20_lm_default]
Compiling module xil_defaultlib.divider_32_20
Compiling module xil_defaultlib.centroid
Compiling module xil_defaultlib.mass_centroid
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.contextNxN_default
Compiling module xil_defaultlib.median_filter
Compiling module xil_defaultlib.erodyl
Compiling module xil_defaultlib.otwzamk
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
