0.6
2019.1
May 24 2019
15:06:07
L:/VHDL/Vivado_Projects/spi_master/spi_master.srcs/sim_1/new/master_tb.vhd,1695931392,vhdl,,,,spi_master_tb,,,,,,,,
L:/VHDL/Vivado_Projects/spi_master/spi_master.srcs/sim_1/new/tb_pack_body.vhd,1695588336,vhdl,,,,,,,,,,,,
L:/VHDL/Vivado_Projects/spi_master/spi_master.srcs/sim_1/new/tb_pack_header.vhd,1695588337,vhdl,L:/VHDL/Vivado_Projects/spi_master/spi_master.srcs/sim_1/new/master_tb.vhd;L:/VHDL/Vivado_Projects/spi_master/spi_master.srcs/sim_1/new/tb_pack_body.vhd,,,tb_pack,,,,,,,,
L:/VHDL/Vivado_Projects/spi_master/spi_master.srcs/sources_1/new/master.vhd,1695910809,vhdl,L:/VHDL/Vivado_Projects/spi_master/spi_master.srcs/sim_1/new/master_tb.vhd,,,spi_master,,,,,,,,
