Info: Generated by version: 23.4 build 79
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /mnt/vault0/sfberrio/quartus_projects/single_port_ram.ip --block-symbol-file --output-directory=/mnt/vault0/sfberrio/quartus_projects/single_port_ram --family="Cyclone 10 GX" --part=10CX220YF780I5G
: single_port_ram.ram_1port_0: Targeting device family: Cyclone 10 GX.
: single_port_ram.ram_1port_0: In 'Performance Optimization' tab, Cyclone 10 GX does not support 'Timing/Power Optimization' feature.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /mnt/vault0/sfberrio/quartus_projects/single_port_ram.ip --synthesis=VERILOG --output-directory=/mnt/vault0/sfberrio/quartus_projects/single_port_ram --family="Cyclone 10 GX" --part=10CX220YF780I5G
: single_port_ram.ram_1port_0: Targeting device family: Cyclone 10 GX.
: single_port_ram.ram_1port_0: In 'Performance Optimization' tab, Cyclone 10 GX does not support 'Timing/Power Optimization' feature.
Info: single_port_ram: "Transforming system: single_port_ram"
Info: single_port_ram: "Naming system components in system: single_port_ram"
Info: single_port_ram: "Processing generation queue"
Info: single_port_ram: "Generating: single_port_ram"
Info: single_port_ram: "Generating: single_port_ram_ram_1port_2011_otpmvnq"
Info: single_port_ram: Done "single_port_ram" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in single_port_ram. No files generated.
Info: Finished: Generate IP Core Documentation
