
AVRASM ver. 2.2.6  M:\Lab3\L3\L3\L3.asm Tue Dec 07 15:43:42 2021

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m32u4def.inc'
M:\Lab3\L3\L3\L3.asm(32): Including file 'M:\Lab3\L3\L3\delay.inc'
M:\Lab3\L3\L3\L3.asm(33): Including file 'M:\Lab3\L3\L3\lcd.inc'
M:\Lab3\L3\L3\L3.asm(34): Including file 'M:\Lab3\L3\L3\keyboard.inc'
M:\Lab3\L3\L3\L3.asm(35): Including file 'M:\Lab3\L3\L3\Tarning.inc'
M:\Lab3\L3\L3\L3.asm(36): Including file 'M:\Lab3\L3\L3\stats.inc'
M:\Lab3\L3\L3\L3.asm(37): Including file 'M:\Lab3\L3\L3\statsdata.inc'
M:\Lab3\L3\L3\L3.asm(38): Including file 'M:\Lab3\L3\L3\monitor.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m32u4def.inc'
M:\Lab3\L3\L3\L3.asm(32): Including file 'M:\Lab3\L3\L3\delay.inc'
M:\Lab3\L3\L3\L3.asm(33): Including file 'M:\Lab3\L3\L3\lcd.inc'
M:\Lab3\L3\L3\L3.asm(34): Including file 'M:\Lab3\L3\L3\keyboard.inc'
M:\Lab3\L3\L3\L3.asm(35): Including file 'M:\Lab3\L3\L3\Tarning.inc'
M:\Lab3\L3\L3\L3.asm(36): Including file 'M:\Lab3\L3\L3\stats.inc'
M:\Lab3\L3\L3\L3.asm(37): Including file 'M:\Lab3\L3\L3\statsdata.inc'
M:\Lab3\L3\L3\L3.asm(38): Including file 'M:\Lab3\L3\L3\monitor.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32U4.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m32U4def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega32U4
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega32U4
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M32U4DEF_INC_
                                 #define _M32U4DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega32U4
                                 #pragma AVRPART ADMIN PART_NAME ATmega32U4
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x87
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	PLLCSR	= 0x29
                                 .equ	PLLFRQ	= 0x32
                                 .equ	UEINT	= 0xf4	; MEMORY MAPPED
                                 .equ	UEBCHX	= 0xf3	; MEMORY MAPPED
                                 .equ	UEBCLX	= 0xf2	; MEMORY MAPPED
                                 .equ	UEDATX	= 0xf1	; MEMORY MAPPED
                                 .equ	UEIENX	= 0xf0	; MEMORY MAPPED
                                 .equ	UESTA1X	= 0xef	; MEMORY MAPPED
                                 .equ	UESTA0X	= 0xee	; MEMORY MAPPED
                                 .equ	UECFG1X	= 0xed	; MEMORY MAPPED
                                 .equ	UECFG0X	= 0xec	; MEMORY MAPPED
                                 .equ	UECONX	= 0xeb	; MEMORY MAPPED
                                 .equ	UERST	= 0xea	; MEMORY MAPPED
                                 .equ	UENUM	= 0xe9	; MEMORY MAPPED
                                 .equ	UEINTX	= 0xe8	; MEMORY MAPPED
                                 .equ	UDMFN	= 0xe6	; MEMORY MAPPED
                                 .equ	UDFNUMH	= 0xe5	; MEMORY MAPPED
                                 .equ	UDFNUML	= 0xe4	; MEMORY MAPPED
                                 .equ	UDADDR	= 0xe3	; MEMORY MAPPED
                                 .equ	UDIEN	= 0xe2	; MEMORY MAPPED
                                 .equ	UDINT	= 0xe1	; MEMORY MAPPED
                                 .equ	UDCON	= 0xe0	; MEMORY MAPPED
                                 .equ	USBINT	= 0xda	; MEMORY MAPPED
                                 .equ	USBSTA	= 0xd9	; MEMORY MAPPED
                                 .equ	USBCON	= 0xd8	; MEMORY MAPPED
                                 .equ	UHWCON	= 0xd7	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ 	TWAMR		= 0xbd	;
                                 .equ  TWCR		= 0xbc	;
                                 .equ 	TWDR		= 0xbb	;
                                 .equ 	TWAR		= 0xba 	;
                                 .equ 	TWSR		= 0xb9	;
                                 .equ 	TWBR		= 0xb8	;
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	RCCTRL	= 0x67	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	DT4	= 0xd4	; MEMORY MAPPED
                                 .equ	OCR4D	= 0xd2	; MEMORY MAPPED
                                 .equ	OCR4C	= 0xd1	; MEMORY MAPPED
                                 .equ	OCR4B	= 0xd0	; MEMORY MAPPED
                                 .equ	OCR4A	= 0xcf	; MEMORY MAPPED
                                 .equ	TCCR4E	= 0xc4	; MEMORY MAPPED
                                 .equ	TCCR4D	= 0xc3	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xc2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xc1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xc0	; MEMORY MAPPED
                                 .equ	TC4H	= 0xbf	; MEMORY MAPPED
                                 .equ	TCNT4	= 0xbe	; MEMORY MAPPED
                                 .equ	CLKSEL1	= 0xc6	; MEMORY MAPPED
                                 .equ	CLKSEL0	= 0xc5	; MEMORY MAPPED
                                 .equ	CLKSTA	= 0xc7	; MEMORY MAPPED
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; DT4 - Timer/Counter 4 Dead Time Value
                                 .equ	DT4L0	= 0	; Timer/Counter 4 Dead Time Value Bit 0
                                 .equ	DT4L1	= 1	; Timer/Counter 4 Dead Time Value Bit 1
                                 .equ	DT4L2	= 2	; Timer/Counter 4 Dead Time Value Bit 2
                                 .equ	DT4L3	= 3	; Timer/Counter 4 Dead Time Value Bit 3
                                 .equ	DT4L4	= 4	; Timer/Counter 4 Dead Time Value Bit 4
                                 .equ	DT4L5	= 5	; Timer/Counter 4 Dead Time Value Bit 5
                                 .equ	DT4L6	= 6	; Timer/Counter 4 Dead Time Value Bit 6
                                 .equ	DT4L7	= 7	; Timer/Counter 4 Dead Time Value Bit 7
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 2	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4B	= 5	; Output Compare Flag 4B
                                 .equ	OCF4A	= 6	; Output Compare Flag 4A
                                 .equ	OCF4D	= 7	; Output Compare Flag 4D
                                 
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 2	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4B	= 5	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4A	= 6	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4D	= 7	; Timer/Counter4 Output Compare D Match Interrupt Enable
                                 
                                 ; OCR4D - Timer/Counter4 Output Compare Register D
                                 .equ	OCR4D0	= 0	; Timer/Counter4 Output Compare Register Low Byte bit 0
                                 .equ	OCR4D1	= 1	; Timer/Counter4 Output Compare Register Low Byte bit 1
                                 .equ	OCR4D2	= 2	; Timer/Counter4 Output Compare Register Low Byte bit 2
                                 .equ	OCR4D3	= 3	; Timer/Counter4 Output Compare Register Low Byte bit 3
                                 .equ	OCR4D4	= 4	; Timer/Counter4 Output Compare Register Low Byte bit 4
                                 .equ	OCR4D5	= 5	; Timer/Counter4 Output Compare Register Low Byte bit 5
                                 .equ	OCR4D6	= 6	; Timer/Counter4 Output Compare Register Low Byte bit 6
                                 .equ	OCR4D7	= 7	; Timer/Counter4 Output Compare Register Low Byte bit 7
                                 
                                 ; OCR4C - Timer/Counter4 Output Compare Register C
                                 .equ	OCR4C0	= 0	; Timer/Counter4 Output Compare Register bit 0
                                 .equ	OCR4C1	= 1	; Timer/Counter4 Output Compare Register bit 1
                                 .equ	OCR4C2	= 2	; Timer/Counter4 Output Compare Register bit 2
                                 .equ	OCR4C3	= 3	; Timer/Counter4 Output Compare Register bit 3
                                 .equ	OCR4C4	= 4	; Timer/Counter4 Output Compare Register bit 4
                                 .equ	OCR4C5	= 5	; Timer/Counter4 Output Compare Register bit 5
                                 .equ	OCR4C6	= 6	; Timer/Counter4 Output Compare Register 6
                                 .equ	OCR4C7	= 7	; Timer/Counter4 Output Compare Register bit 7
                                 
                                 ; OCR4B - Timer/Counter4 Output Compare Register B
                                 .equ	OCR4B0	= 0	; Timer/Counter4 Output Compare Register bit 0
                                 .equ	OCR4B1	= 1	; Timer/Counter4 Output Compare Register bit 1
                                 .equ	OCR4B2	= 2	; Timer/Counter4 Output Compare Register bit 2
                                 .equ	OCR4B3	= 3	; Timer/Counter4 Output Compare Register bit 3
                                 .equ	OCR4B4	= 4	; Timer/Counter4 Output Compare Register bit 4
                                 .equ	OCR4B5	= 5	; Timer/Counter4 Output Compare Register bit 5
                                 .equ	OCR4B6	= 6	; Timer/Counter4 Output Compare Register bit 6
                                 .equ	OCR4B7	= 7	; Timer/Counter4 Output Compare Register bit 7
                                 
                                 ; OCR4A - Timer/Counter4 Output Compare Register A
                                 .equ	OCR4A0	= 0	; Timer/Counter4 Output Compare Register Bit 0
                                 .equ	OCR4A1	= 1	; Timer/Counter4 Output Compare Register Bit 1
                                 .equ	OCR4A2	= 2	; Timer/Counter4 Output Compare Register Low Byte Bit 2
                                 .equ	OCR4A3	= 3	; Timer/Counter4 Output Compare Register Low Byte Bit 3
                                 .equ	OCR4A4	= 4	; Timer/Counter4 Output Compare Register Bit 4
                                 .equ	OCR4A5	= 5	; Timer/Counter4 Output Compare Register Bit 5
                                 .equ	OCR4A6	= 6	; Timer/Counter4 Output Compare Register Bit 6
                                 .equ	OCR4A7	= 7	; Timer/Counter4 Output Compare Register Bit 7
                                 
                                 ; TC4H - Timer/Counter4
                                 .equ	TC48	= 0	; Timer/Counter4 bit 8
                                 .equ	TC49	= 1	; Timer/Counter4 bit 9
                                 .equ	TC410	= 2	; Timer/Counter4 bit 10
                                 
                                 ; TCNT4 - Timer/Counter4 Low Bytes
                                 .equ	TC40	= 0	; Timer/Counter4 bit 0
                                 .equ	TC41	= 1	; Timer/Counter4 bit 1
                                 .equ	TC42	= 2	; Timer/Counter4 bit 2
                                 .equ	TC43	= 3	; Timer/Counter4  bit 3
                                 .equ	TC44	= 4	; Timer/Counter4 bit 4
                                 .equ	TC45	= 5	; Timer/Counter4 bit 5
                                 .equ	TC46	= 6	; Timer/Counter4 bit 6
                                 .equ	TC47	= 7	; Timer/Counter4 bit 7
                                 
                                 ; TCCR4E - Timer/Counter 4 Control Register E
                                 .equ	OC4OE0	= 0	; Output Compare Override Enable bit
                                 .equ	OC4OE1	= 1	; Output Compare Override Enable bit
                                 .equ	OC4OE2	= 2	; Output Compare Override Enable bit
                                 .equ	OC4OE3	= 3	; Output Compare Override Enable bit
                                 .equ	OC4OE4	= 4	; Output Compare Override Enable bit
                                 .equ	OC4OE5	= 5	; Output Compare Override Enable bit
                                 .equ	ENHC4	= 6	; Enhanced Compare/PWM Mode
                                 .equ	TLOCK4	= 7	; Register Update Lock
                                 
                                 ; TCCR4D - Timer/Counter 4 Control Register D
                                 .equ	WGM40	= 0	; Waveform Generation Mode bits
                                 .equ	WGM41	= 1	; Waveform Generation Mode bits
                                 .equ	FPF4	= 2	; Fault Protection Interrupt Flag
                                 .equ	FPAC4	= 3	; Fault Protection Analog Comparator Enable
                                 .equ	FPES4	= 4	; Fault Protection Edge Select
                                 .equ	FPNC4	= 5	; Fault Protection Noise Canceler
                                 .equ	FPEN4	= 6	; Fault Protection Mode Enable
                                 .equ	FPIE4	= 7	; Fault Protection Interrupt Enable
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	PWM4D	= 0	; Pulse Width Modulator D Enable
                                 .equ	FOC4D	= 1	; Force Output Compare Match 4D
                                 .equ	COM4D0	= 2	; Comparator D Output Mode
                                 .equ	COM4D1	= 3	; Comparator D Output Mode
                                 .equ	COM4B0S	= 4	; Comparator B Output Mode
                                 .equ	COM4B1S	= 5	; Comparator B Output Mode
                                 .equ	COM4A0S	= 6	; Comparator A Output Mode
                                 .equ	COM4A1S	= 7	; Comparator A Output Mode
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Clock Select Bit 0
                                 .equ	CS41	= 1	; Clock Select Bit 1
                                 .equ	CS42	= 2	; Clock Select Bit 2
                                 .equ	CS43	= 3	; Clock Select Bit 3
                                 .equ	DTPS40	= 4	; Dead Time Prescaler Bit 0
                                 .equ	DTPS41	= 5	; Dead Time Prescaler Bit 1
                                 .equ	PSR4	= 6	; Prescaler Reset Timer/Counter 4
                                 .equ	PWM4X	= 7	; PWM Inversion Mode
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	PWM4B	= 0	; 
                                 .equ	PWM4A	= 1	; 
                                 .equ	FOC4B	= 2	; Force Output Compare Match 4B
                                 .equ	FOC4A	= 3	; Force Output Compare Match 4A
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE6	= 6	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE6	= 6	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source 2
                                 .equ	ADTS3	= 4	; ADC Auto Trigger Source 3
                                 .equ	MUX5	= 5	; Analog Channel and Gain Selection Bits
                                 .equ	ADHSM	= 7	; ADC High Speed Mode
                                 
                                 ; DIDR0 - Digital Input Disable Register 1
                                 .equ	ADC0D	= 0	; ADC0 Digital input Disable
                                 .equ	ADC1D	= 1	; ADC1 Digital input Disable
                                 .equ	ADC2D	= 2	; ADC2 Digital input Disable
                                 .equ	ADC3D	= 3	; ADC3 Digital input Disable
                                 .equ	ADC4D	= 4	; ADC4 Digital input Disable
                                 .equ	ADC5D	= 5	; ADC5 Digital input Disable
                                 .equ	ADC6D	= 6	; ADC6 Digital input Disable
                                 .equ	ADC7D	= 7	; ADC7 Digital input Disable
                                 
                                 ; DIDR2 - Digital Input Disable Register 1
                                 .equ	ADC8D	= 0	; ADC8 Digital input Disable
                                 .equ	ADC9D	= 1	; ADC9 Digital input Disable
                                 .equ	ADC10D	= 2	; ADC10 Digital input Disable
                                 .equ	ADC11D	= 3	; ADC11 Digital input Disable
                                 .equ	ADC12D	= 4	; ADC12 Digital input Disable
                                 .equ	ADC13D	= 5	; ADC13 Digital input Disable
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - 
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; RCCTRL - Oscillator Control Register
                                 .equ	RCFREQ	= 0	; 
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRUSB	= 7	; Power Reduction USB
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 ; CLKSTA - 
                                 .equ	EXTON	= 0	; 
                                 .equ	RCON	= 1	; 
                                 
                                 ; CLKSEL0 - 
                                 .equ	CLKS	= 0	; 
                                 .equ	EXTE	= 2	; 
                                 .equ	RCE	= 3	; 
                                 .equ	EXSUT0	= 4	; 
                                 .equ	EXSUT1	= 5	; 
                                 .equ	RCSUT0	= 6	; 
                                 .equ	RCSUT1	= 7	; 
                                 
                                 ; CLKSEL1 - 
                                 .equ	EXCKSEL0	= 0	; 
                                 .equ	EXCKSEL1	= 1	; 
                                 .equ	EXCKSEL2	= 2	; 
                                 .equ	EXCKSEL3	= 3	; 
                                 .equ	RCCKSEL0	= 4	; 
                                 .equ	RCCKSEL1	= 5	; 
                                 .equ	RCCKSEL2	= 6	; 
                                 .equ	RCCKSEL3	= 7	; 
                                 
                                 
                                 ; ***** PLL **************************
                                 ; PLLCSR - PLL Status and Control register
                                 .equ	PLOCK	= 0	; PLL Lock Status Bit
                                 .equ	PLLE	= 1	; PLL Enable Bit
                                 .equ	PINDIV	= 4	; PLL prescaler Bit 2
                                 
                                 ; PLLFRQ - PLL Frequency Control Register
                                 .equ	PDIV0	= 0	; 
                                 .equ	PDIV1	= 1	; 
                                 .equ	PDIV2	= 2	; 
                                 .equ	PDIV3	= 3	; 
                                 .equ	PLLTM0	= 4	; 
                                 .equ	PLLTM1	= 5	; 
                                 .equ	PLLUSB	= 6	; 
                                 .equ	PINMUX	= 7	; 
                                 
                                 
                                 ; ***** USB_DEVICE *******************
                                 ; USBCON - USB General Control Register
                                 .equ	VBUSTE	= 0	; 
                                 .equ	OTGPADE	= 4	; 
                                 .equ	FRZCLK	= 5	; 
                                 .equ	USBE	= 7	; 
                                 
                                 ; UDCON - 
                                 .equ	DETACH	= 0	; 
                                 .equ	RMWKUP	= 1	; 
                                 .equ	LSM	= 2	; USB low speed mode
                                 .equ	RSTCPU	= 3	; 
                                 
                                 ; UDINT - 
                                 .equ	SUSPI	= 0	; 
                                 .equ	SOFI	= 2	; 
                                 .equ	EORSTI	= 3	; 
                                 .equ	WAKEUPI	= 4	; 
                                 .equ	EORSMI	= 5	; 
                                 .equ	UPRSMI	= 6	; 
                                 
                                 ; UDIEN - 
                                 .equ	SUSPE	= 0	; 
                                 .equ	SOFE	= 2	; 
                                 .equ	EORSTE	= 3	; 
                                 .equ	WAKEUPE	= 4	; 
                                 .equ	EORSME	= 5	; 
                                 .equ	UPRSME	= 6	; 
                                 
                                 ; UDADDR - 
                                 .equ	UADD0	= 0	; 
                                 .equ	UADD1	= 1	; 
                                 .equ	UADD2	= 2	; 
                                 .equ	UADD3	= 3	; 
                                 .equ	UADD4	= 4	; 
                                 .equ	UADD5	= 5	; 
                                 .equ	UADD6	= 6	; 
                                 .equ	ADDEN	= 7	; 
                                 
                                 ; UDFNUML - 
                                 .equ	FNUM0	= 0	; 
                                 .equ	FNUM1	= 1	; 
                                 .equ	FNUM2	= 2	; 
                                 .equ	FNUM3	= 3	; 
                                 .equ	FNUM4	= 4	; 
                                 .equ	FNUM5	= 5	; 
                                 .equ	FNUM6	= 6	; 
                                 .equ	FNUM7	= 7	; 
                                 
                                 ; UDFNUMH - 
                                 .equ	FNUM8	= 0	; 
                                 .equ	FNUM9	= 1	; 
                                 .equ	FNUM10	= 2	; 
                                 
                                 ; UDMFN - 
                                 .equ	FNCERR	= 4	; 
                                 
                                 ; UEINTX - 
                                 .equ	TXINI	= 0	; 
                                 .equ	STALLEDI	= 1	; 
                                 .equ	RXOUTI	= 2	; 
                                 .equ	RXSTPI	= 3	; 
                                 .equ	NAKOUTI	= 4	; 
                                 .equ	RWAL	= 5	; 
                                 .equ	NAKINI	= 6	; 
                                 .equ	FIFOCON	= 7	; 
                                 
                                 ; UENUM - 
                                 .equ	UENUM_0	= 0	; 
                                 .equ	UENUM_1	= 1	; 
                                 .equ	UENUM_2	= 2	; 
                                 
                                 ; UERST - 
                                 .equ	EPRST0	= 0	; 
                                 .equ	EPRST1	= 1	; 
                                 .equ	EPRST2	= 2	; 
                                 .equ	EPRST3	= 3	; 
                                 .equ	EPRST4	= 4	; 
                                 .equ	EPRST5	= 5	; 
                                 .equ	EPRST6	= 6	; 
                                 
                                 ; UECONX - 
                                 .equ	EPEN	= 0	; 
                                 .equ	RSTDT	= 3	; 
                                 .equ	STALLRQC	= 4	; 
                                 .equ	STALLRQ	= 5	; 
                                 
                                 ; UECFG0X - 
                                 .equ	EPDIR	= 0	; 
                                 .equ	EPTYPE0	= 6	; 
                                 .equ	EPTYPE1	= 7	; 
                                 
                                 ; UECFG1X - 
                                 .equ	ALLOC	= 1	; 
                                 .equ	EPBK0	= 2	; 
                                 .equ	EPBK1	= 3	; 
                                 .equ	EPSIZE0	= 4	; 
                                 .equ	EPSIZE1	= 5	; 
                                 .equ	EPSIZE2	= 6	; 
                                 
                                 ; UESTA0X - 
                                 .equ	NBUSYBK0	= 0	; 
                                 .equ	NBUSYBK1	= 1	; 
                                 .equ	DTSEQ0	= 2	; 
                                 .equ	DTSEQ1	= 3	; 
                                 .equ	UNDERFI	= 5	; 
                                 .equ	OVERFI	= 6	; 
                                 .equ	CFGOK	= 7	; 
                                 
                                 ; UESTA1X - 
                                 .equ	CURRBK0	= 0	; 
                                 .equ	CURRBK1	= 1	; 
                                 .equ	CTRLDIR	= 2	; 
                                 
                                 ; UEIENX - 
                                 .equ	TXINE	= 0	; 
                                 .equ	STALLEDE	= 1	; 
                                 .equ	RXOUTE	= 2	; 
                                 .equ	RXSTPE	= 3	; 
                                 .equ	NAKOUTE	= 4	; 
                                 .equ	NAKINE	= 6	; 
                                 .equ	FLERRE	= 7	; 
                                 
                                 ; UEDATX - 
                                 .equ	DAT0	= 0	; 
                                 .equ	DAT1	= 1	; 
                                 .equ	DAT2	= 2	; 
                                 .equ	DAT3	= 3	; 
                                 .equ	DAT4	= 4	; 
                                 .equ	DAT5	= 5	; 
                                 .equ	DAT6	= 6	; 
                                 .equ	DAT7	= 7	; 
                                 
                                 ; UEBCLX - 
                                 .equ	BYCT0	= 0	; 
                                 .equ	BYCT1	= 1	; 
                                 .equ	BYCT2	= 2	; 
                                 .equ	BYCT3	= 3	; 
                                 .equ	BYCT4	= 4	; 
                                 .equ	BYCT5	= 5	; 
                                 .equ	BYCT6	= 6	; 
                                 .equ	BYCT7	= 7	; 
                                 
                                 ; UEINT - 
                                 .equ	EPINT0	= 0	; 
                                 .equ	EPINT1	= 1	; 
                                 .equ	EPINT2	= 2	; 
                                 .equ	EPINT3	= 3	; 
                                 .equ	EPINT4	= 4	; 
                                 .equ	EPINT5	= 5	; 
                                 .equ	EPINT6	= 6	; 
                                 
                                 ; USBINT - 
                                 .equ	VBUSTI	= 0	; 
                                 
                                 ; USBSTA - 
                                 .equ	VBUS	= 0	; 
                                 .equ	SPEED	= 3	; 
                                 
                                 ; USBCON - USB General Control Register
                                 ;.equ	VBUSTE	= 0	; 
                                 ;.equ	OTGPADE	= 4	; 
                                 ;.equ	FRZCLK	= 5	; 
                                 ;.equ	USBE	= 7	; 
                                 
                                 ; UHWCON - 
                                 .equ	UVREGE	= 0	; 
                                 
                                 ; TWCR - Two-Wire Interface Control
                                 .equ		TWIE	= 0	;
                                 .equ 		TWEN	= 2	;
                                 .equ 		TWWC	= 3	;
                                 .equ 		TWSTO	= 4	;
                                 .equ 		TWSTA	= 5	;
                                 .equ 		TWEA	= 6	;
                                 .equ 		TWINT	= 7	;
                                 
                                 ; TWSR - Two-Wire Status
                                 .equ 		TWPS0	= 0	;
                                 .equ 		TWPS1	= 1	;
                                 
                                 ; TWAR
                                 .equ 		TWGCE	= 0	;
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Oscillator options
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 .equ	HWBE	= 3	; Hardware Boot Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2560
                                 .equ	RAMEND	= 0x0aff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2560
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	Reserved1addr	= 0x000a	; Reserved1
                                 .equ	Reserved2addr	= 0x000c	; Reserved2
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	Reserved3addr	= 0x0010	; Reserved3
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	USB_GENaddr	= 0x0014	; USB General Interrupt Request
                                 .equ	USB_COMaddr	= 0x0016	; USB Endpoint/Pipe Interrupt Communication Request
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	Reserved4addr	= 0x001a	; Reserved4
                                 .equ	Reserved5addr	= 0x001c	; Reserved5
                                 .equ	Reserved6addr	= 0x001e	; Reserved6
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC1addr	= 0x0032	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x0034	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x0036	; USART1, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	TWIaddr	= 0x0048	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x004a	; Store Program Memory Read
                                 .equ	OC4Aaddr	= 0x004c	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x004e	; Timer/Counter4 Compare Match B
                                 .equ	OC4Daddr	= 0x0050	; Timer/Counter4 Compare Match D
                                 .equ	OVF4addr	= 0x0052	; Timer/Counter4 Overflow
                                 .equ	TIMER4_FPFaddr	= 0x0054	; Timer/Counter4 Fault Protection Interrupt
                                 
                                 .equ	INT_VECTORS_SIZE	= 86	; size in words
                                 
                                 #endif  /* _M32U4DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; L3.asm
                                 ;
                                 ; Created: 2021-12-02 09:15:51
                                 ; Author : Malin Ramkull, Anna Selstam
                                 ;
                                 ;-C "C:\Program Files (x86)\Arduino\hardware\tools\avr\etc\avrdude.conf" -v -v -p atmega32u4 -c avr109 -P COM3 -b 57600 -D -U flash:w:"$(ProjectDir)Debug\$(ItemFileName).hex":i
                                 
                                 ;==============================================================================
                                 ; Definitions of registers, etc. ("constants")
                                 ;==============================================================================
                                 	.EQU RESET		= 0x0000
                                 	.EQU PM_START	= 0x0056
                                 	.DEF TEMP		= R16
                                 	.DEF RVAL		= R24
                                 	.EQU NO_KEY		= 0x0F
                                 	.DEF KEY		= R23
                                 	.DEF LAST_KEY	= R25
                                 	.DEF COUNT		= R22
                                 	.DEF MENU_CH	= R19
                                 
                                 ;==============================================================================
                                 ; Start of program
                                 ;==============================================================================
                                 	.CSEG
                                 	.ORG RESET
                                 
000000 c238                      	RJMP init
                                 
                                 	.ORG PM_START
                                 
                                 	.INCLUDE "delay.inc"
                                 
                                  * delay.inc
                                  *
                                  * Author:	Malin Ramkull & Anna Selstam
                                  *
                                  * Date:	2021-11-25
                                  */ 
                                 
                                 ;==============================================================================
                                 ; delay of ca 1s (including RCALL)
                                 ;==============================================================================
                                 delay_1_s:
000056 ef8a                      	LDI		RVAL, 250 
000057 d01e                      	RCALL	delay_ms
000058 ef8a                      	LDI		RVAL, 250 
000059 d01c                      	RCALL	delay_ms
00005a ef8a                      	LDI		RVAL, 250 
00005b d01a                      	RCALL	delay_ms
00005c ef8a                      	LDI		RVAL, 250 
00005d d018                      	RCALL	delay_ms
00005e ef8a                      	LDI		RVAL, 250 
00005f d016                      	RCALL	delay_ms
000060 ef8a                      	LDI		RVAL, 250 
000061 d014                      	RCALL	delay_ms
000062 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; DD (including RCALL)
                                 ;==============================================================================
                                 delay_ay:   /* UPPGIFT: komplettera med ett antal NOP-instruktioner!!! */
000063 0000                      	NOP
000064 0000                      	NOP
000065 0000                      	NOP
000066 0000                      	NOP
                                 	
000067 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Delay of 1 s (including RCALL)
                                 ;==============================================================================
                                 delay_1_micros:   /* UPPGIFT: komplettera med ett antal NOP-instruktioner!!! */
000068 0000                      	NOP
000069 0000                      	NOP
00006a 0000                      	NOP
00006b 0000                      	NOP
00006c 0000                      	NOP
00006d 0000                      	NOP
00006e 0000                      	NOP
00006f 0000                      	NOP			; vi la till 8st dvs totalt 16
                                 
000070 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Delay of 1 s // 16-4 = 12 cyklar i hela rutinen under 
                                 ; Felmarginal har stor pverkan vid upphov till en liten frdrjning 
                                 ;	LDI + RCALL = 4 cycles
                                 ;==============================================================================
                                 delay_micros:   /* UPPGIFT: komplettera med ett antal NOP-instruktioner!!! */
000071 dff1                      	RCALL delay_ay
000072 958a                      	DEC R24
000073 3080                      	CPI R24, 0			; more loops to do?
000074 f7e1                      	BRNE delay_micros	;	continue!
000075 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Delay of 1 ms
                                 ; Felmarginal kan frsummas vid upphov till stor frdrjning
                                 ;	LDI + RCALL = 4 cycles
                                 ;==============================================================================
                                 delay_ms:
000076 2f38                      	MOV R19, R24
                                 loop_dms:
000077 ef8a                      	LDI R24, 250
000078 dff8                      	RCALL delay_micros
000079 ef8a                      	LDI R24, 250
00007a dff6                      	RCALL delay_micros
00007b ef8a                      	LDI R24, 250
00007c dff4                      	RCALL delay_micros
00007d ef8a                      	LDI R24, 250
00007e dff2                      	RCALL delay_micros
00007f 953a                      	DEC R19
000080 3030                      	CPI R19, 0			; more loops to do?
000081 f7a9                      	BRNE loop_dms		;	continue!
000082 9508                      	RET
                                 	.INCLUDE "lcd.inc"
                                 
                                  * lcd.inc
                                  * This file contains subroutines for communicating with a Hitachi HD44780
                                  * LCD controller (or compatible circuit).
                                  * These subroutines are created for the course Datateknik DA215A at
                                  * Malmo University.
                                  *
                                  * Author:	Mathias Beckius
                                  *
                                  * Date:	2014-11-24
                                  */
                                 
                                   ;==============================================================================
                                  ; Defines of ports and pins used by the LCD
                                  ;==============================================================================
                                 		.EQU E_PORT		= PORTD		; port for Enable pin
                                 		.EQU E			= 7			; Enable pin, bit 7
                                 		.EQU RS_PORT	= PORTD		; port for RS pin
                                  		.EQU RS			= 6			; RS pin, bit 6
                                 		.EQU D_PORT		= PORTF		; port for data/instructions
000083 6557
000084 636c
000085 6d6f
000086 2065
000087 6f74
000088 6420
000089 6369
00008a 2165
M:\Lab3\L3\L3\lcd.inc(21): warning: .cseg .db misalignment - padding zero byte
M:\Lab3\L3\L3\L3.asm(33): 'M:\Lab3\L3\L3\lcd.inc' included form here
00008b 0000                      Str_1:	.DB				"Welcome to dice!",0
00008c 6f52
00008d 6c6c
00008e 6e69
00008f 2e67
000090 2e2e
M:\Lab3\L3\L3\lcd.inc(22): warning: .cseg .db misalignment - padding zero byte
M:\Lab3\L3\L3\L3.asm(33): 'M:\Lab3\L3\L3\lcd.inc' included form here
000091 0000                      Str_2:	.DB				"Rolling...",0
000092 7250
000093 7365
000094 2073
000095 2032
000096 6f74
000097 7220
000098 6c6f
000099 2e6c
00009a 2e2e
M:\Lab3\L3\L3\lcd.inc(23): warning: .cseg .db misalignment - padding zero byte
M:\Lab3\L3\L3\L3.asm(33): 'M:\Lab3\L3\L3\lcd.inc' included form here
00009b 0000                      Str_3:	.DB				"Press 2 to roll...",0
00009c 6854
00009d 6f72
00009e 7377
00009f 003a                      Str_4:	.DB				"Throws:",0
0000a0 7453
0000a1 7461
0000a2 2073
0000a3 6c63
0000a4 6165
0000a5 6572
0000a6 2164
M:\Lab3\L3\L3\lcd.inc(25): warning: .cseg .db misalignment - padding zero byte
M:\Lab3\L3\L3\L3.asm(33): 'M:\Lab3\L3\L3\lcd.inc' included form here
0000a7 0000                      Str_5:	.DB				"Stats cleared!",0
0000a8 6f4d
0000a9 696e
0000aa 6f74
0000ab 3a72
M:\Lab3\L3\L3\lcd.inc(26): warning: .cseg .db misalignment - padding zero byte
M:\Lab3\L3\L3\L3.asm(33): 'M:\Lab3\L3\L3\lcd.inc' included form here
0000ac 0000                      Str_6:	.DB				"Monitor:",0
                                 		;.EQU Sz_strl1		= 8			;Size 
                                 
                                 ;==============================================================================
                                 ; Write the most significant nibble (of the content in R24) to the LCD.
                                 ;==============================================================================
                                 lcd_write_nibble:
0000ad bb81                      	OUT	D_PORT, R24			; write data
0000ae 9a5f                      	SBI	E_PORT, E			; set Enable pin for...
0000af dfb8                      	RCALL delay_1_micros	; ...1 s!
0000b0 985f                      	CBI	E_PORT, E			; clear Enable pin
0000b1 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; SUBRUTIN SOM STANNAR Z DIREKT EFTER SLUTET P TEXTEN
                                 ;==============================================================================	
                                 	lcd_stop_write:
0000b2 9185                      	LPM R24, Z+
                                 	;PUSH R24
0000b3 3080                      	CPI R24, 0
0000b4 f011                      	BREQ end
0000b5 d009                      	RCALL lcd_write_chr
                                 	;POP R24
0000b6 cffb                      	RJMP lcd_stop_write
                                 end:
0000b7 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Write to the Instruction Register.
                                 ; Instruction is stored in R24.
                                 ; A minimum of 39 s delay must be generated after each instruction!
                                 ;==============================================================================
                                 lcd_write_instr:
0000b8 985e                      	CBI	RS_PORT, RS			; select Instruction Register
0000b9 dff3                      	RCALL lcd_write_nibble	; write MSB's
0000ba 9582                      	SWAP R24 
0000bb dff1                      	RCALL lcd_write_nibble	; write LSB's
0000bc e28d                      	LDI R24, 45
0000bd dfb3                      	RCALL delay_micros
0000be 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Write a character to the Data Register.
                                 ; Character is stored in R24.
                                 ; After the character has been written, a delay of 43 s is generated! 
                                 ;==============================================================================
                                 lcd_write_chr:
0000bf 9a5e                      	SBI RS_PORT, RS			; select Data Register
0000c0 dfec                      	RCALL lcd_write_nibble	; write MSB's
0000c1 9582                      	SWAP R24
0000c2 dfea                      	RCALL lcd_write_nibble	; write LSB's
0000c3 e28d                      	LDI R24, 45
0000c4 dfac                      	RCALL delay_micros
0000c5 9508                      	RET
                                 
                                 	.MACRO LCD_WRITE_CHAR
                                 	LDI R24,@0
                                 	RCALL lcd_write_chr
                                 	.ENDMACRO
                                 
                                 	.MACRO WRITESTRING
                                 	LDI ZH, high(@0<<1)	;initalize Z pointer
                                 	LDI ZL, low(@0<<1)
                                 	RCALL lcd_stop_write
                                 	.ENDMACRO
                                 
                                 
                                 ;==============================================================================
                                 ; Initialize the LCD.
                                 ;==============================================================================
                                 lcd_init:		
0000c6 e184                      	LDI	R24, 20				; wait more than 15 ms after power-up!
0000c7 dfae                      	RCALL delay_ms
0000c8 985e                      	CBI	RS_PORT, RS			; select Instruction Register
0000c9 e380                      	LDI	R24, 0x30			; Function Set: 8 bit data interface
0000ca dfe2                      	RCALL lcd_write_nibble
0000cb e08a                      	LDI	R24, 10				; wait 10 ms
0000cc dfa9                      	RCALL delay_ms
0000cd e380                      	LDI	R24, 0x30			; Function Set: 8 bit data interface
0000ce dfde                      	RCALL lcd_write_nibble
0000cf e08a                      	LDI	R24, 10				; wait 10 ms
0000d0 dfa5                      	RCALL delay_ms
0000d1 e380                      	LDI	R24, 0x30			; Function Set: 8 bit data interface
0000d2 dfda                      	RCALL lcd_write_nibble
0000d3 e08a                      	LDI	R24, 10				; wait 10 ms
0000d4 dfa1                      	RCALL delay_ms
                                 
0000d5 e280                      	LDI	R24, 0x20			; Function Set: switch to 4 bit data interface
0000d6 dfd6                      	RCALL lcd_write_nibble
0000d7 e28d                      	LDI R24, 45				; must be followed by a minimum
0000d8 df98                      	RCALL delay_micros		; delay of 39 s
                                 
0000d9 e288                      	LDI	R24, 0x28			; Function Set: 4 bit data interface, 2 lines,
0000da dfdd                      	RCALL lcd_write_instr	;				Font 5x10
                                 
0000db e08f                      	LDI	R24, 0x0F			; Display on, Cursor On, Blinking Cursor, 0x0C for not visible
0000dc dfdb                      	RCALL lcd_write_instr
                                 
0000dd e081                      	LDI	R24, 0x01			; Clear Display
0000de dfd9                      	RCALL lcd_write_instr
0000df e082                      	LDI	R24, 2				; must be followed by a minimum
0000e0 df95                      	RCALL delay_ms			; delay of 1.53 ms
                                 
0000e1 e086                      	LDI R24, 0x06			; Entry Mode Set: incremental cursor movement,
0000e2 dfd5                      	RCALL lcd_write_instr	;				  no display shift
0000e3 9508                      	RET 
                                 
                                 ;==============================================================================
                                 ; Clear display
                                 ;==============================================================================
                                 
                                 lcd_clear_display:
0000e4 dfe1                      	RCALL	lcd_init
0000e5 e082                      	LDI		RVAL, 0x02 
0000e6 dfd1                      	RCALL	lcd_write_instr
                                 	.INCLUDE "keyboard.inc"
0000e7 9508                      
                                  * keyboard.inc
                                  *
                                  * Created: 2021-12-02 09:15:51
                                  * Author : Malin Ramkull, Anna Selstam
                                  */ 
                                 
                                 ;==============================================================================
                                 ; CODE
                                 ;==============================================================================
                                 
                                 read_keyboard:
0000e8 e020                      	LDI R18, 0	; reset counter
                                 
                                 scan_key:
0000e9 2f32                      	MOV R19, R18
0000ea 0f33                      	LSL R19
0000eb 0f33                      	LSL R19
0000ec 0f33                      	LSL R19
0000ed 0f33                      	LSL R19
0000ee b935                      	OUT PORTB, R19		; set column and row
0000ef e08a                      	LDI RVAL, 10
0000f0 df85                      	RCALL delay_ms
0000f1 9966                      	SBIC PINE, 6
0000f2 c004                      	RJMP return_key_val
0000f3 9523                      	INC R18
0000f4 302c                      	CPI R18, 12
0000f5 f799                      	BRNE scan_key
0000f6 e02f                      	LDI R18, NO_KEY		; no key was pressed!
                                 return_key_val:
0000f7 2f82                      	MOV RVAL, R18
0000f8 9508                      	RET
                                 
                                 
0000f9 3431
0000fa 2a37
0000fb 3532
0000fc 3038
0000fd 3633
0000fe 2339                      	map_table: .DB "147*2580369#"
                                 
                                 to_ASCII:
0000ff e0f1                      	LDI ZH, high(map_table<<1)	;initalize Z pointer
000100 efe2                      	LDI ZL, low(map_table<<1)
000101 0fe8                      	ADD ZL, RVAL				;Add index
000102 e080                      	LDI RVAL, 0x00
000103 1ff8                      	ADC ZH, RVAL				;Add 0 to catch Carry, if present
000104 9184                      	LPM RVAL, Z
000105 9508                      RET
                                 
                                 	.INCLUDE "Tarning.inc"
                                 
                                  *	Tarning.inc
                                  *
                                  *	Author:	Malin Ramkull & Anna Selstam
                                  * 
                                  *	Date:	2021-11-25
                                  */ 
                                 
                                 rolling: 
                                 	//LDI		RVAL, 0x02 ;clear display 2nd row
                                 	//RCALL	lcd_write_instr
                                 	//LDI		RVAL, 0x01 
                                 	//RCALL	lcd_write_instr
                                 
000106 e0f1
000107 e1e8
000108 dfa9                      	WRITESTRING Str_2
                                 
                                 roll_dice:
000109 e006                      	LDI		R16,6
                                 test: 
00010a 0000                      	NOP
00010b 0000                      	NOP
00010c dfdb                      	RCALL	read_keyboard
00010d 1783                      	CP		RVAL, MENU_CH
00010e f009                      	BREQ	roll
00010f 9508                      	RET
                                 roll:
000110 950a                      	DEC		R16
000111 f3b9                      	BREQ	roll_dice
                                 	.INCLUDE "stats.inc"
000112 cff7                      
                                  * stats.inc
                                  *
                                  *  Created: 2016-11-16 20:03:40
                                  *   Author: Magnus Krampell
                                  */ 
                                 
                                 
                                 clearstring:
000113 6c43
000114 6165
000115 6972
000116 676e
000117 2e2e
000118 002e                      	.DB "Clearing...",0 
                                 totalstring:
000119 6f54
00011a 6174
00011b 3a6c
00011c 0020                      	.DB "Total: ",0
                                 countones:
00011d 2023
00011e 2731
00011f 3a73
000120 0020                      	.DB "# 1's: ",0
                                 counttwos:
000121 2023
000122 2732
000123 3a73
000124 0020                      	.DB "# 2's: ",0
                                 countthrees:
000125 2023
000126 2733
000127 3a73
000128 0020                      	.DB "# 3's: ",0
                                 countfours:
000129 2023
00012a 2734
00012b 3a73
00012c 0020                      	.DB "# 4's: ",0
                                 countfives:
00012d 2023
00012e 2735
00012f 3a73
000130 0020                      	.DB "# 5's: ",0
                                 countsixs:
000131 2023
000132 2736
000133 3a73
000134 0020                      	.DB "# 6's: ",0
                                 
                                 
                                 ; init statistics module
                                 init_stat:
000135 d0c1                      	RCALL clear_stat	; clear data structure
000136 9508                      	RET
                                 
                                 ; print content of RVAL on display
                                 
000137 3130
000138 3332
000139 3534
00013a 3736
00013b 3938
00013c 4241
00013d 4443
00013e 4645                      hexconv: .DB "0123456789ABCDEF"
                                 printhex:
00013f e0f2                      	LDI		ZH, HIGH(hexconv<<1)
000140 e6ee                      	LDI		ZL, LOW(hexconv<<1)
000141 2e58                      	MOV		R5, RVAL		; save content
000142 9582                      	SWAP	RVAL			; 
000143 708f                      	ANDI	RVAL, 0x0F		; mask out low nibble
000144 0fe8                      	ADD		ZL, RVAL
000145 2466                      	CLR		R6
000146 1df6                      	ADC		ZH, R6			; handle carry, if needed		
000147 9184                      	LPM		RVAL, Z			; convert number to ASCII
000148 df76                      	RCALL	lcd_write_chr	; write to LCD
000149 2d85                      	MOV		RVAL, R5		; retrieve content
00014a 708f                      	ANDI	RVAL, 0x0F		; mask out low nibble
00014b e6ee                      	LDI		ZL, LOW(hexconv<<1) ; reset ZL to start
00014c e0f2                      	LDI		ZH, HIGH(hexconv<<1)
00014d 0fe8                      	ADD		ZL, RVAL
00014e 2466                      	CLR		R6
00014f 1df6                      	ADC		ZH, R6			; handle carry, if needed		
000150 9184                      	LPM		RVAL, Z			; convert number to ASCII
000151 df6d                      	RCALL lcd_write_chr		; write to LCD
000152 9508                      	RET
                                 
                                 
                                 		/* print the content of RVAL as a decimal number 0-255
                                 	Uses R16, R17, R20, R24/RVAL
                                 
                                 	Test for 200+ and 100+ separately. For numbers 10-99, loop nad count number of 
                                 	times 10 can be substracted. Use 2 registers to avoid myltiplication
                                 	Finally, print single number 0-9
                                 	*/
                                 
                                 printdecimal:
000153 2f48                      	MOV R20, RVAL			; save value
000154 3c48                      	CPI R20, 200			; >200?
000155 f020                      	BRLO no200				; no
000156 e382                      	LDI R24, '2'			; yes, print...
000157 df67                      	RCALL lcd_write_chr	; ...nunber starting with 2
000158 5c48                      	SUBI R20, 200			; number is now 0-55
000159 c008                      	RJMP tens				; 
                                 
                                 no200:
00015a 3644                      	CPI R20, 100			; >100?
00015b f020                      	BRLO no100				; no
00015c e381                      	LDI R24, '1'			; yes, print...
00015d df61                      	RCALL lcd_write_chr	; ...nunber starting with 1
00015e 5644                      	SUBI R20, 100			; number is now 0-99
00015f c002                      	RJMP tens				; 
                                 
                                 no100:
000160 e380                      	LDI R24, '0'			; print leading 0
000161 df5d                      	RCALL lcd_write_chr	; ...nunber starting with 1
                                 
                                 tens:
000162 e001                      	LDI R16, 1				; first decade
000163 e01a                      	LDI R17, 10				; no need to multiply R16 by 10, instead use another register
                                 	
                                 nextten:
000164 9488                      	CLC
000165 1741                      	CP R20, R17				; remove R16*10 from number
000166 f018                      	BRCS ones				; have we reached 0?
                                 
000167 9503                      	INC R16					; no, next decade
000168 5f16                      	SUBI R17, -10			; add another 10
000169 cffa                      	RJMP nextten			; try next
                                 
                                 ones:
00016a 501a                      	SUBI R17, 10			; R17 was now too much, back by 10
00016b 1b41                      	SUB R20, R17			; remove from R20, to only keep 0-9
00016c 934f                      	PUSH R20				; save, in case R20 is used somewhere
                                 
00016d 950a                      	DEC R16					; R16 was also one step too large...
00016e 2f80                      	MOV R24, R16			; number of tens to print
00016f 5d80                      	SUBI R24, -48			; convert to ASCII
000170 df4e                      	RCALL lcd_write_chr
000171 918f                      	POP R24					; get number, now 0-9 to print
000172 5d80                      	SUBI R24, -48			; convert to ASCII
000173 df4b                      	RCALL lcd_write_chr
                                 
000174 9508                      	RET
                                 
                                 
                                 showstat:
000175 df6e                      	RCALL lcd_clear_display
000176 e0f2
000177 e3e2
000178 df39                      	WRITESTRING totalstring
000179 e080                      	LDI RVAL, 0
00017a d077                      	RCALL get_stat			; get total number of throws	
00017b 938f                      	PUSH RVAL
00017c dfc2                      	RCALL printhex			; print as 2 hex numbers
00017d e288                      	LDI RVAL, '('
00017e df40                      	RCALL lcd_write_chr
00017f 918f                      	POP RVAL
000180 dfd2                      	RCALL printdecimal		; print same number as decimal 0-255
000181 e289                      	LDI RVAL, ')'
000182 df3c                      	RCALL lcd_write_chr
000183 ded2                      	RCALL delay_1_s
                                 
000184 df5f                      	RCALL lcd_clear_display
000185 e0f2
000186 e3ea
000187 df2a                      	WRITESTRING countones
000188 e081                      	LDI RVAL, 1
000189 d068                      	RCALL get_stat			; get total number of throws	
00018a 938f                      	PUSH RVAL
00018b dfb3                      	RCALL printhex			; print as 2 hex numbers
00018c e288                      	LDI RVAL, '('
00018d df31                      	RCALL lcd_write_chr
00018e 918f                      	POP RVAL
00018f dfc3                      	RCALL printdecimal		; print same number as decimal 0-255
000190 e289                      	LDI RVAL, ')'
000191 df2d                      	RCALL lcd_write_chr
000192 dec3                      	RCALL delay_1_s
                                 
000193 df50                      	RCALL lcd_clear_display
000194 e0f2
000195 e4e2
000196 df1b                      	WRITESTRING counttwos
000197 e082                      	LDI RVAL, 2
000198 d059                      	RCALL get_stat			; get total number of throws	
000199 938f                      	PUSH RVAL
00019a dfa4                      	RCALL printhex			; print as 2 hex numbers
00019b e288                      	LDI RVAL, '('
00019c df22                      	RCALL lcd_write_chr
00019d 918f                      	POP RVAL
00019e dfb4                      	RCALL printdecimal		; print same number as decimal 0-255
00019f e289                      	LDI RVAL, ')'
0001a0 df1e                      	RCALL lcd_write_chr
0001a1 deb4                      	RCALL delay_1_s
                                 
0001a2 df41                      	RCALL lcd_clear_display
0001a3 e0f2
0001a4 e4ea
0001a5 df0c                      	WRITESTRING countthrees
0001a6 e083                      	LDI RVAL, 3
0001a7 d04a                      	RCALL get_stat			; get total number of throws	
0001a8 938f                      	PUSH RVAL
0001a9 df95                      	RCALL printhex			; print as 2 hex numbers
0001aa e288                      	LDI RVAL, '('
0001ab df13                      	RCALL lcd_write_chr
0001ac 918f                      	POP RVAL
0001ad dfa5                      	RCALL printdecimal		; print same number as decimal 0-255
0001ae e289                      	LDI RVAL, ')'
0001af df0f                      	RCALL lcd_write_chr
0001b0 dea5                      	RCALL delay_1_s
                                 
0001b1 df32                      	RCALL lcd_clear_display
0001b2 e0f2
0001b3 e5e2
0001b4 defd                      	WRITESTRING countfours
0001b5 e084                      	LDI RVAL, 4
0001b6 d03b                      	RCALL get_stat			; get total number of throws	
0001b7 938f                      	PUSH RVAL
0001b8 df86                      	RCALL printhex			; print as 2 hex numbers
0001b9 e288                      	LDI RVAL, '('
0001ba df04                      	RCALL lcd_write_chr
0001bb 918f                      	POP RVAL
0001bc df96                      	RCALL printdecimal		; print same number as decimal 0-255
0001bd e289                      	LDI RVAL, ')'
0001be df00                      	RCALL lcd_write_chr
0001bf de96                      	RCALL delay_1_s
                                 
0001c0 df23                      	RCALL lcd_clear_display
0001c1 e0f2
0001c2 e5ea
0001c3 deee                      	WRITESTRING countfives
0001c4 e085                      	LDI RVAL, 5
0001c5 d02c                      	RCALL get_stat			; get total number of throws	
0001c6 938f                      	PUSH RVAL
0001c7 df77                      	RCALL printhex			; print as 2 hex numbers
0001c8 e288                      	LDI RVAL, '('
0001c9 def5                      	RCALL lcd_write_chr
0001ca 918f                      	POP RVAL
0001cb df87                      	RCALL printdecimal		; print same number as decimal 0-255
0001cc e289                      	LDI RVAL, ')'
0001cd def1                      	RCALL lcd_write_chr
0001ce de87                      	RCALL delay_1_s
                                 
0001cf df14                      	RCALL lcd_clear_display
0001d0 e0f2
0001d1 e6e2
0001d2 dedf                      	WRITESTRING countsixs
0001d3 e086                      	LDI RVAL, 6
0001d4 d01d                      	RCALL get_stat			; get total number of throws	
0001d5 938f                      	PUSH RVAL
0001d6 df68                      	RCALL printhex			; print as 2 hex numbers
0001d7 e288                      	LDI RVAL, '('
0001d8 dee6                      	RCALL lcd_write_chr
0001d9 918f                      	POP RVAL
0001da df78                      	RCALL printdecimal		; print same number as decimal 0-255
0001db e289                      	LDI RVAL, ')'
0001dc dee2                      	RCALL lcd_write_chr
0001dd de78                      	RCALL delay_1_s
                                 
0001de df05                      	RCALL lcd_clear_display
0001df 9508                      	RET
                                 
                                 clearstat:
0001e0 df03                      	RCALL lcd_clear_display
0001e1 e0f2
0001e2 e2e6
0001e3 dece                      	WRITESTRING clearstring
0001e4 d012                      	RCALL clear_stat
0001e5 9508                      	RET
                                 
                                 	.INCLUDE "statsdata.inc"
                                 
                                  * statsdata.inc
                                  *
                                  *  Created: 2021-12-07 13:47:11
                                  *   Author: Spellabbet
                                  */ 
                                 
                                 .DSEG
                                 .ORG	0x100
000100                           save_byte:	.BYTE 7
                                 .CSEG
                                 
                                 store_stat: 
0001e6 e0a0                      	LDI		XL, LOW(save_byte<<1)
0001e7 e0b2                      	LDI		XH, HIGH(save_byte<<1)
                                 
0001e8 938f                      	PUSH	RVAL
0001e9 918c                      	LD		RVAL, X
0001ea 9583                      	INC		RVAL
0001eb 938c                      	ST		X, RVAL
0001ec 918f                      	POP		RVAL
                                 
0001ed 0fa8                      	ADD		XL, RVAL
0001ee 918c                      	LD		RVAL, X
0001ef 9583                      	INC		RVAL
0001f0 938c                      	ST		X, RVAL
0001f1 9508                      	RET
                                 
                                 get_stat:
0001f2 e0b2                      	LDI		XH, HIGH(save_byte<<1)
0001f3 e0a0                      	LDI		XL, LOW(save_byte<<1)
0001f4 0fa8                      	ADD		XL, RVAL
0001f5 918c                      	LD		RVAL, X
0001f6 9508                      	RET
                                 
                                 clear_stat:
0001f7 e0b2                      	LDI		XH, HIGH(save_byte<<1)
0001f8 e0a0                      	LDI		XL, LOW(save_byte<<1)
                                 
                                 malle:
0001f9 e080                      	LDI		R24, 0 
0001fa 938d                      	ST		X+,	R24
0001fb 30a8                      	CPI		XL, 8
0001fc f7e1                      	BRNE	malle
                                 
0001fd 9508                      	RET
                                 	.INCLUDE "monitor.inc"
                                 
                                  * monitor.inc
                                  *
                                  *  Created: 2016-11-19 12:42:26
                                  *   Author: Magnus Krampell
                                  */ 
0001fe 6f4d
0001ff 696e
000200 6f74
000201 0072                       monitorstr: .DB "Monitor",0
                                 // moni_start_str: .DB ">0000: ",0
                                 
                                  init_monitor:
000202 9508                      	RET
                                 
                                 ; read keys from keyboard. If * - exit, if # advance address. if number - use as XH.
                                 moni_read_keyboard:
000203 dee4                      	RCALL read_keyboard
000204 3083                      	CPI		RVAL, 0x03		; '*'?
000205 f049                      	BREQ monireadquit		; yes, go back
000206 308b                      	CPI		RVAL, 0x0B		; '#'?
000207 f039                      	BREQ monireadquit		; yes, go back
000208 308f                      	CPI		RVAL, NO_KEY
000209 f411                      	BRNE	moni_akey		; a key, which one?
00020a 2e38                      	MOV		R3, RVAL		; save in case another key was pressed before this
00020b cff7                      	RJMP	moni_read_keyboard
                                 moni_akey:					; some key is pressed
                                 //rcall printhex
00020c 1583                      	CP		RVAL, R3
00020d f3a9                      	BREQ	moni_read_keyboard			; repeat key, skip...
00020e 2e38                      	MOV		R3, RVAL		; no repeat, save new key to detect repeat next time
                                 			; ok, accept only one key, for now....
                                 monireadquit:
00020f 9508                      	RET
                                 
                                 moni_print_address:
000210 e38e                      	LDI RVAL, '>'
000211 dead                      	RCALL lcd_write_chr
000212 2f8b                      	MOV RVAL, XH
000213 df2b                      	RCALL printhex
000214 2f8a                      	MOV RVAL, XL
000215 df29                      	RCALL printhex
000216 e38a                      	LDI RVAL, ':'
000217 dea7                      	RCALL lcd_write_chr
000218 9508                      	RET
                                 
                                 ; monitor displays memory content on the format:
                                 ;	0x0100: 0xAB	The cell '0100' (hex) contains 'AB' (hex)
                                 ; the button # means "display the next cell"
                                 ; the button * means "go back to the main menu"
                                 
                                 monitor:
000219 deca                      	RCALL lcd_clear_display
00021a e0f3
00021b efec
00021c de95                      	WRITESTRING monitorstr
00021d de38                      	RCALL delay_1_s
00021e e0b0                      	LDI	XH,	0x00	; set start value
00021f e0a0                      	LDI	XL,	0x00
                                 
                                 moni_next:
000220 dec3                      	RCALL lcd_clear_display
000221 dfee                      	RCALL moni_print_address
000222 918d                      	LD	RVAL, X+			; get memory value where X points...
000223 938f                      	PUSH RVAL
000224 df1a                      	RCALL printhex			; ; print that value on LCD, first as HEX...
000225 e288                      	LDI RVAL, '('
000226 de98                      	RCALL lcd_write_chr
000227 918f                      	POP RVAL
000228 df2a                      	RCALL printdecimal		; ...then as DECIMAL
000229 e289                      	LDI RVAL, ')'
00022a de94                      	RCALL lcd_write_chr
                                 
00022b dfd7                      	RCALL moni_read_keyboard ; returns with "a real key", not NO_KEY!
00022c 3083                      	CPI		RVAL, 0x03		; '*'?
00022d f051                      	BREQ moniquit			; yes, quit
00022e 308b                      	CPI		RVAL, 0x0B		; '#'?
00022f f029                      	BREQ moni_more
                                 
                                 	; some number was returned. Use it in the X register
000230 dece                      	RCALL to_ASCII	; map key to corresponding number.....
000231 5380                      	SUBI RVAL, 0x30	; convert from ASCII to number
000232 2fb8                      	MOV	XH, RVAL	; use number as high start address
000233 27aa                      	CLR	XL			; set XL to 00
000234 cfeb                      	RJMP moni_next
                                 
                                 moni_more:			; continue and display next address
                                 					; X is already pointing at the next address...
000235 ec88                      	LDI		RVAL, 200
000236 de3f                      	RCALL	delay_ms
000237 cfe8                      	RJMP moni_next
                                 	
                                 
                                 moniquit:
000238 9508                      
                                 ;==============================================================================
                                 ; Basic initializations of stack pointer, I/O pins, etc.
                                 ;==============================================================================
                                 init:
                                 	; Set stack pointer to point at the end of RAM.
000239 ef0f                      	LDI TEMP, LOW(RAMEND)
00023a bf0d                      	OUT SPL, TEMP
00023b e00a                      	LDI TEMP, HIGH(RAMEND)
00023c bf0e                      	OUT SPH, TEMP
                                 	; Initialize pins
00023d 940e 0242                 	CALL init_pins
00023f 940e 00c6                 	CALL lcd_init
                                 	; Jump to main part of program
000241 c008                      	RJMP main
                                 
                                 ;==============================================================================
                                 ; Initialize I/O pins
                                 ;==============================================================================
                                 init_pins:	
                                 
000242 e000                      	LDI TEMP, 0x0
000243 b90d                      	OUT DDRE, TEMP
                                 	
000244 ef0f                      	LDI TEMP, 0xFF
000245 b90a                      	OUT DDRD, TEMP
000246 b907                      	OUT DDRC, TEMP
000247 b904                      	OUT DDRB, TEMP
000248 bb00                      	OUT DDRF, TEMP
                                 
000249 9508                      	RET
                                 
                                 ;==============================================================================
                                 ; Main part of program
                                 ;==============================================================================
                                 
                                 main: 
                                 	/*LCD_WRITE_CHAR 'K'
                                 	LCD_WRITE_CHAR 'E'
                                 	LCD_WRITE_CHAR 'Y'
                                 	LCD_WRITE_CHAR ':'
                                 	
                                 	LDI		RVAL, 0b0011000000 ; move cursor
                                 	RCALL	LCD_WRITE_INSTR
                                 
                                 	LDI		RVAL, 39
                                 	RCALL	delay_micros
                                 	
                                 loop_clear_count: 
                                 	LDI		COUNT, 0
                                 
                                 loop: 
                                 	CALL	read_keyboard
                                 	CP		LAST_KEY, RVAL		;Check if key is released
                                 	BREQ	loop
                                 	MOV		LAST_KEY, RVAL
                                 	CPI		RVAL, NO_KEY
                                 	BREQ	loop			;if input is NO_KEY jump to loop
                                 
                                 	;Convert to A
                                 	CPI RVAL, 10
                                 	BRNE loop1
                                 	SUBI RVAL, -7 ;LDI RVAL, 17
                                 	RJMP loop3
                                 
                                 loop1:
                                 	;Convert to B
                                 	CPI RVAL, 11
                                 	BRNE loop3
                                 	SUBI RVAL, -7; LDI RVAL, 18
                                 
                                 loop3:	
                                 	;Convert to ASCII and write to LCD
                                 	SUBI	RVAL, -0x30		;48
                                 
                                 	RCALL	lcd_write_chr
                                 	RCALL	delay_micros
                                 
                                 	;Increase counter but if >16 clear by calling loop_clear_count:
                                 	INC		COUNT
                                 	CPI		COUNT, 17
                                 	BREQ	loop_clear_count
                                 	RCALL	delay_ms
                                 
                                 	RJMP	loop*/
                                 
                                 ;--------------------------------------------------
                                 
                                 menu:
00024a de7b                      	RCALL	lcd_init
00024b e0f1
00024c e0e6
00024d de64                      	WRITESTRING Str_1
                                 
                                 check:
00024e de99                      	RCALL	read_keyboard
00024f e030                      	LDI		MENU_CH, 0
000250 1783                      	CP		RVAL, MENU_CH ;S1	//jmfr den intryckta knappen med S2
000251 f051                      	BREQ	val1			//if equal hoppar vi till val2
                                 
000252 e034                      	LDI		MENU_CH, 4 ;S2
000253 1783                      	CP		RVAL, MENU_CH
000254 f0a1                      	BREQ	val2
                                 
000255 e038                      	LDI		MENU_CH, 8 ;S3
000256 1783                      	CP		RVAL, MENU_CH
000257 f0d1                      	BREQ	val3
                                 
000258 e031                      	LDI		MENU_CH, 1 ;S3
000259 1783                      	CP		RVAL, MENU_CH
00025a f101                      	BREQ	val4
                                 
00025b cff2                      	RJMP	check				//behvs fr att annars loopar vi om till menyn och skriver ver vr display
                                 
                                 ;--------------------------------------------------
                                 
                                 val1: 
00025c de87                      	RCALL	lcd_clear_display
00025d e0f1
00025e e2e4
00025f de52                      	WRITESTRING Str_3
000260 ec80                      	LDI		RVAL, 0b0011000000 ; move cursor
000261 de56                      	RCALL	LCD_WRITE_INSTR
                                 
000262 dea3                      	RCALL	rolling
000263 2f80                      	MOV		RVAL, R16
000264 df81                      	RCALL	store_stat
                                 
000265 d021                      	RCALL	to_ASCIIsss
000266 de58                      	RCALL	lcd_write_chr
                                 
000267 ddee                      	RCALL	delay_1_s
000268 cfe1                      	RJMP	menu
                                 
                                 val2: 
000269 de7a                      	RCALL	lcd_clear_display
00026a e0f1
00026b e3e8
00026c de45                      	WRITESTRING Str_4
00026d ec80                      	LDI		RVAL, 0b0011000000 ; move cursor
00026e de49                      	RCALL	LCD_WRITE_INSTR
00026f df05                      	RCALL	showstat
000270 dde5                      	RCALL	delay_1_s
000271 cfd8                      	RJMP	menu
                                 
                                 val3: 
000272 de71                      	RCALL	lcd_clear_display
000273 e0f1
000274 e4e0
000275 de3c                      	WRITESTRING Str_5
000276 ec80                      	LDI		RVAL, 0b0011000000 ; move cursor
000277 de40                      	RCALL	LCD_WRITE_INSTR
000278 df67                      	RCALL	clearstat
000279 dddc                      	RCALL	delay_1_s
00027a cfcf                      	RJMP	menu
                                 
                                 val4: 
00027b de68                      	RCALL	lcd_clear_display
00027c e0f1
00027d e5e0
00027e de33                      	WRITESTRING Str_6
00027f ec80                      	LDI		RVAL, 0b0011000000 ; move cursor
000280 de37                      	RCALL	LCD_WRITE_INSTR
                                 
                                 checkpressone:
000281 e030                      		LDI		MENU_CH, 0 ;S1
000282 1783                      		CP		RVAL, MENU_CH
000283 f009                      		BREQ	monne
000284 cffc                      		RJMP	checkpressone
                                 
                                 ;--------------------------------------------------
                                 
                                 monne:
000285 df93                      	RCALL monitor
000286 cfc3                      	RJMP menu
                                 
                                 to_ASCIIsss:
000287 2f80                      	MOV		RVAL, R16		//Convert to ASCII and write to LCD
000288 5d80                      	SUBI	RVAL, -0x30	
000289 9508                      	RET
                                 
                                 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega32U4" register use summary:
x  :   7 y  :   0 z  :   4 r0 :   0 r1 :   0 r2 :   0 r3 :   3 r4 :   0 
r5 :   2 r6 :   4 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  19 r17:   5 r18:   6 r19:  20 r20:   8 
r21:   0 r22:   0 r23:   0 r24: 139 r25:   0 r26:   9 r27:   6 r28:   0 
r29:   0 r30:  21 r31:  21 
Registers used: 15 out of 35 (42.9%)

"ATmega32U4" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   3 add   :   5 adiw  :   0 and   :   0 
andi  :   2 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   1 break :   0 breq  :  13 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 
brne  :   5 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   2 cbi   :   3 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :   3 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   8 cpc   :   0 
cpi   :  12 cpse  :   0 dec   :   4 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   4 jmp   :   0 
ld    :   4 ldd   :   0 ldi   : 121 lds   :   0 lpm   :   7 lsl   :   4 
lsr   :   0 mov   :  14 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  14 or    :   0 ori   :   0 out   :   9 pop   :  10 
push  :  10 rcall : 148 ret   :  28 reti  :   0 rjmp  :  17 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   1 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   3 std   :   0 sts   :   0 
sub   :   1 subi  :   8 swap  :   3 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega32U4" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000514    942    188   1130   32768   3.4%
[.dseg] 0x000100 0x000107      0      7      7    2560   0.3%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 5 warnings
