
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_reader.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gen_forward_decl>:
       0:	strd	r4, [sp, #-12]!
       4:	mov	r2, #220	; 0xdc
       8:	mov	r4, r1
       c:	str	lr, [sp, #8]
      10:	sub	sp, sp, #228	; 0xe4
      14:	mov	r5, r0
      18:	mov	r1, #0
      1c:	add	r0, sp, #4
      20:	bl	0 <memset>
      24:	ldrh	r3, [r4, #8]
      28:	cmp	r3, #1
      2c:	bhi	14c <gen_forward_decl+0x14c>
      30:	add	r2, sp, #4
      34:	mov	r1, r4
      38:	ldr	r0, [r4, #12]
      3c:	bl	0 <__flatcc_fb_scoped_symbol_name>
      40:	ldrh	r3, [r4, #8]
      44:	cmp	r3, #1
      48:	bne	f4 <gen_forward_decl+0xf4>
      4c:	ldrd	r2, [r4, #112]	; 0x70
      50:	ldr	r0, [r5, #204]	; 0xcc
      54:	orrs	r3, r2, r3
      58:	beq	e0 <gen_forward_decl+0xe0>
      5c:	add	r3, sp, #4
      60:	movw	r1, #0
      64:	movt	r1, #0
      68:	mov	r2, r3
      6c:	bl	0 <fprintf>
      70:	add	r3, sp, #4
      74:	movw	r1, #0
      78:	movt	r1, #0
      7c:	mov	r2, r3
      80:	ldr	r0, [r5, #204]	; 0xcc
      84:	bl	0 <fprintf>
      88:	add	r3, sp, #4
      8c:	movw	r1, #0
      90:	movt	r1, #0
      94:	mov	r2, r3
      98:	ldr	r0, [r5, #204]	; 0xcc
      9c:	bl	0 <fprintf>
      a0:	add	r3, sp, #4
      a4:	movw	r1, #0
      a8:	movt	r1, #0
      ac:	mov	r2, r3
      b0:	ldr	r0, [r5, #204]	; 0xcc
      b4:	bl	0 <fprintf>
      b8:	add	r3, sp, #4
      bc:	movw	r1, #0
      c0:	movt	r1, #0
      c4:	mov	r2, r3
      c8:	ldr	r0, [r5, #204]	; 0xcc
      cc:	bl	0 <fprintf>
      d0:	add	sp, sp, #228	; 0xe4
      d4:	ldrd	r4, [sp]
      d8:	add	sp, sp, #8
      dc:	pop	{pc}		; (ldr pc, [sp], #4)
      e0:	movw	r1, #0
      e4:	movt	r1, #0
      e8:	add	r2, sp, #4
      ec:	bl	0 <fprintf>
      f0:	b	70 <gen_forward_decl+0x70>
      f4:	add	r3, sp, #4
      f8:	movw	r1, #0
      fc:	movt	r1, #0
     100:	mov	r2, r3
     104:	ldr	r0, [r5, #204]	; 0xcc
     108:	bl	0 <fprintf>
     10c:	add	r3, sp, #4
     110:	mov	r2, r5
     114:	ldr	r0, [r5, #204]	; 0xcc
     118:	movw	r1, #0
     11c:	movt	r1, #0
     120:	bl	0 <fprintf>
     124:	add	r3, sp, #4
     128:	mov	r2, r5
     12c:	ldr	r0, [r5, #204]	; 0xcc
     130:	movw	r1, #0
     134:	movt	r1, #0
     138:	bl	0 <fprintf>
     13c:	add	sp, sp, #228	; 0xe4
     140:	ldrd	r4, [sp]
     144:	add	sp, sp, #8
     148:	pop	{pc}		; (ldr pc, [sp], #4)
     14c:	movw	r3, #0
     150:	movt	r3, #0
     154:	movw	r1, #0
     158:	movt	r1, #0
     15c:	movw	r0, #0
     160:	movt	r0, #0
     164:	movw	r2, #863	; 0x35f
     168:	bl	0 <__assert_fail>

0000016c <scalar_cast.part.10>:
     16c:	movw	r3, #0
     170:	movt	r3, #0
     174:	push	{lr}		; (str lr, [sp, #-4]!)
     178:	sub	sp, sp, #12
     17c:	movw	r4, #0
     180:	movt	r4, #0
     184:	movw	r0, #0
     188:	movt	r0, #0
     18c:	mov	r2, r4
     190:	str	r3, [sp]
     194:	movw	r1, #0
     198:	movt	r1, #0
     19c:	ldr	r0, [r0]
     1a0:	mov	r3, #226	; 0xe2
     1a4:	bl	0 <fprintf>
     1a8:	movw	r0, #0
     1ac:	movt	r0, #0
     1b0:	ldr	r3, [pc, #8]	; 1c0 <scalar_cast.part.10+0x54>
     1b4:	mov	r1, r4
     1b8:	mov	r2, #226	; 0xe2
     1bc:	bl	0 <__assert_fail>
     1c0:	.word	0x00000014

000001c4 <gen_enum>:
     1c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
     1c8:	mov	r2, #220	; 0xdc
     1cc:	mov	r4, r0
     1d0:	strd	r6, [sp, #8]
     1d4:	strd	r8, [sp, #16]
     1d8:	mov	r9, r1
     1dc:	mov	r1, #0
     1e0:	strd	sl, [sp, #24]
     1e4:	str	lr, [sp, #32]
     1e8:	sub	sp, sp, #372	; 0x174
     1ec:	add	r6, sp, #148	; 0x94
     1f0:	mov	r0, r6
     1f4:	bl	0 <memset>
     1f8:	ldrh	r3, [r9, #8]
     1fc:	str	r3, [sp, #44]	; 0x2c
     200:	sub	r3, r3, #3
     204:	cmp	r3, #1
     208:	bhi	964 <gen_enum+0x7a0>
     20c:	ldrh	r3, [r9, #48]	; 0x30
     210:	cmp	r3, #8
     214:	bne	948 <gen_enum+0x784>
     218:	ldr	r3, [r9, #40]	; 0x28
     21c:	cmp	r3, #5
     220:	sub	r3, r3, #1
     224:	beq	7d0 <gen_enum+0x60c>
     228:	cmp	r3, #10
     22c:	bhi	8fc <gen_enum+0x738>
     230:	movw	fp, #0
     234:	movt	fp, #0
     238:	movw	r1, #0
     23c:	movt	r1, #0
     240:	ldr	r0, [r9, #12]
     244:	add	r3, r1, r3, lsl #2
     248:	ldr	r2, [r9, #112]	; 0x70
     24c:	str	r1, [sp, #40]	; 0x28
     250:	ldr	r3, [r3, #44]	; 0x2c
     254:	ldr	r1, [sp, #44]	; 0x2c
     258:	str	r3, [sp, #24]
     25c:	lsl	r3, r2, #3
     260:	cmp	r1, #3
     264:	str	r3, [sp, #20]
     268:	beq	7a8 <gen_enum+0x5e4>
     26c:	mov	r2, r6
     270:	mov	r1, r9
     274:	bl	0 <__flatcc_fb_scoped_symbol_name>
     278:	ldr	r5, [r9, #32]
     27c:	cmp	r5, #0
     280:	beq	71c <gen_enum+0x558>
     284:	movw	r3, #0
     288:	movt	r3, #0
     28c:	str	r3, [sp, #36]	; 0x24
     290:	movw	r7, #0
     294:	movt	r7, #0
     298:	movw	sl, #0
     29c:	movt	sl, #0
     2a0:	movw	r8, #0
     2a4:	movt	r8, #0
     2a8:	mov	ip, #1
     2ac:	mov	r3, #0
     2b0:	ldr	r2, [r5, #4]
     2b4:	ldr	r0, [r4, #204]	; 0xcc
     2b8:	ldr	r1, [r2, #8]
     2bc:	cmp	r1, r3
     2c0:	beq	2e0 <gen_enum+0x11c>
     2c4:	cmp	ip, #0
     2c8:	mov	r2, r7
     2cc:	movne	r1, r8
     2d0:	moveq	r1, sl
     2d4:	bl	0 <fprintf>
     2d8:	ldr	r2, [r5, #4]
     2dc:	ldr	r0, [r4, #204]	; 0xcc
     2e0:	movw	r1, #0
     2e4:	movt	r1, #0
     2e8:	ldr	r3, [r2]
     2ec:	ldr	r2, [r2, #4]
     2f0:	bl	0 <fprintf>
     2f4:	ldr	r3, [r5, #4]
     2f8:	mov	ip, #0
     2fc:	ldr	r5, [r5]
     300:	ldr	r3, [r3, #8]
     304:	cmp	r5, ip
     308:	bne	2b0 <gen_enum+0xec>
     30c:	mov	r2, #4
     310:	mov	r1, #1
     314:	ldr	r3, [r4, #204]	; 0xcc
     318:	movw	r0, #0
     31c:	movt	r0, #0
     320:	bl	0 <fwrite>
     324:	mov	r2, fp
     328:	movw	r1, #0
     32c:	movt	r1, #0
     330:	ldr	r5, [sp, #36]	; 0x24
     334:	str	r6, [sp]
     338:	ldr	r3, [sp, #24]
     33c:	str	r5, [sp, #4]
     340:	ldr	r0, [r4, #204]	; 0xcc
     344:	bl	0 <fprintf>
     348:	ldr	r0, [sp, #20]
     34c:	mov	r3, r6
     350:	movw	r1, #0
     354:	movt	r1, #0
     358:	mov	r2, r4
     35c:	str	r6, [sp]
     360:	str	r5, [sp, #4]
     364:	str	r0, [sp, #8]
     368:	ldr	r0, [r4, #204]	; 0xcc
     36c:	bl	0 <fprintf>
     370:	ldr	r3, [sp, #44]	; 0x2c
     374:	cmp	r3, #3
     378:	bne	770 <gen_enum+0x5ac>
     37c:	ldr	r5, [r9, #20]
     380:	cmp	r5, #0
     384:	beq	7d8 <gen_enum+0x614>
     388:	movw	r3, #0
     38c:	movt	r3, #0
     390:	movw	r8, #0
     394:	movt	r8, #0
     398:	str	r3, [sp, #28]
     39c:	movw	r3, #0
     3a0:	movt	r3, #0
     3a4:	str	r3, [sp, #32]
     3a8:	ldr	r7, [r5, #68]	; 0x44
     3ac:	cmp	r7, #0
     3b0:	beq	430 <gen_enum+0x26c>
     3b4:	mov	r1, #1
     3b8:	mov	r3, #0
     3bc:	ldr	r2, [r7, #4]
     3c0:	ldr	r0, [r4, #204]	; 0xcc
     3c4:	ldr	ip, [r2, #8]
     3c8:	cmp	ip, r3
     3cc:	beq	3ec <gen_enum+0x228>
     3d0:	cmp	r1, #0
     3d4:	mov	r2, r8
     3d8:	ldrne	r1, [sp, #32]
     3dc:	ldreq	r1, [sp, #28]
     3e0:	bl	0 <fprintf>
     3e4:	ldr	r2, [r7, #4]
     3e8:	ldr	r0, [r4, #204]	; 0xcc
     3ec:	movw	r1, #0
     3f0:	movt	r1, #0
     3f4:	ldr	r3, [r2]
     3f8:	ldr	r2, [r2, #4]
     3fc:	bl	0 <fprintf>
     400:	ldr	r3, [r7, #4]
     404:	mov	r1, #0
     408:	ldr	r7, [r7]
     40c:	ldr	r3, [r3, #8]
     410:	cmp	r7, r1
     414:	bne	3bc <gen_enum+0x1f8>
     418:	movw	r0, #0
     41c:	movt	r0, #0
     420:	ldr	r3, [r4, #204]	; 0xcc
     424:	mov	r2, #4
     428:	mov	r1, #1
     42c:	bl	0 <fwrite>
     430:	ldr	r1, [r5, #4]
     434:	ldrh	r2, [r5, #56]	; 0x38
     438:	ldr	r3, [r9, #40]	; 0x28
     43c:	ldrd	r0, [r1]
     440:	sub	r2, r2, #3
     444:	strd	r0, [sp, #20]
     448:	cmp	r2, #3
     44c:	ldrls	pc, [pc, r2, lsl #2]
     450:	b	980 <gen_enum+0x7bc>
     454:	.word	0x000006d0
     458:	.word	0x00000698
     45c:	.word	0x00000660
     460:	.word	0x00000464
     464:	sub	r3, r3, #1
     468:	cmp	r3, #8
     46c:	bhi	8f8 <gen_enum+0x734>
     470:	ldr	r2, [sp, #40]	; 0x28
     474:	add	r7, sp, #48	; 0x30
     478:	movw	r1, #0
     47c:	movt	r1, #0
     480:	mov	r0, r7
     484:	add	r2, r2, r3, lsl #2
     488:	ldrb	r3, [r5, #48]	; 0x30
     48c:	ldr	r2, [r2, #108]	; 0x6c
     490:	bl	0 <sprintf>
     494:	ldrd	r2, [sp, #20]
     498:	movw	r1, #0
     49c:	movt	r1, #0
     4a0:	ldr	r0, [sp, #36]	; 0x24
     4a4:	stm	sp, {r2, r6}
     4a8:	mov	r2, r6
     4ac:	str	r7, [sp, #12]
     4b0:	str	r0, [sp, #8]
     4b4:	ldr	r0, [r4, #204]	; 0xcc
     4b8:	bl	0 <fprintf>
     4bc:	ldr	r5, [r5]
     4c0:	cmp	r5, #0
     4c4:	bne	3a8 <gen_enum+0x1e4>
     4c8:	mov	r0, #10
     4cc:	ldr	r1, [r4, #204]	; 0xcc
     4d0:	bl	0 <fputc>
     4d4:	ldr	r3, [sp, #44]	; 0x2c
     4d8:	cmp	r3, #3
     4dc:	beq	7e4 <gen_enum+0x620>
     4e0:	mov	r3, r6
     4e4:	mov	r2, r6
     4e8:	ldr	r0, [r4, #204]	; 0xcc
     4ec:	movw	r1, #0
     4f0:	movt	r1, #0
     4f4:	bl	0 <fprintf>
     4f8:	movw	r0, #0
     4fc:	movt	r0, #0
     500:	ldr	r3, [r4, #204]	; 0xcc
     504:	mov	r2, #20
     508:	mov	r1, #1
     50c:	bl	0 <fwrite>
     510:	ldr	r5, [r9, #20]
     514:	cmp	r5, #0
     518:	beq	878 <gen_enum+0x6b4>
     51c:	movw	r8, #0
     520:	movt	r8, #0
     524:	movw	r7, #0
     528:	movt	r7, #0
     52c:	ldr	r3, [r5, #4]
     530:	ldrh	r2, [r5, #10]
     534:	ldr	r0, [r4, #204]	; 0xcc
     538:	ldr	ip, [r3]
     53c:	tst	r2, #4
     540:	mov	r2, r6
     544:	ldr	r1, [r3, #4]
     548:	str	ip, [sp]
     54c:	mov	r3, r1
     550:	str	r1, [sp, #4]
     554:	movne	r1, r7
     558:	moveq	r1, r8
     55c:	str	ip, [sp, #8]
     560:	bl	0 <fprintf>
     564:	ldr	r5, [r5]
     568:	cmp	r5, #0
     56c:	bne	52c <gen_enum+0x368>
     570:	mov	r2, #32
     574:	mov	r1, #1
     578:	ldr	r3, [r4, #204]	; 0xcc
     57c:	movw	r0, #0
     580:	movt	r0, #0
     584:	bl	0 <fwrite>
     588:	mov	r0, #10
     58c:	ldr	r1, [r4, #204]	; 0xcc
     590:	bl	0 <fputc>
     594:	ldr	r3, [sp, #44]	; 0x2c
     598:	cmp	r3, #3
     59c:	beq	844 <gen_enum+0x680>
     5a0:	mov	r3, r6
     5a4:	mov	r2, r6
     5a8:	ldr	r0, [r4, #204]	; 0xcc
     5ac:	movw	r1, #0
     5b0:	movt	r1, #0
     5b4:	bl	0 <fprintf>
     5b8:	movw	r0, #0
     5bc:	movt	r0, #0
     5c0:	ldr	r3, [r4, #204]	; 0xcc
     5c4:	mov	r2, #20
     5c8:	mov	r1, #1
     5cc:	bl	0 <fwrite>
     5d0:	ldr	r5, [r9, #20]
     5d4:	cmp	r5, #0
     5d8:	beq	620 <gen_enum+0x45c>
     5dc:	movw	r8, #0
     5e0:	movt	r8, #0
     5e4:	movw	r7, #0
     5e8:	movt	r7, #0
     5ec:	ldrh	r2, [r5, #10]
     5f0:	ldr	r3, [r5, #4]
     5f4:	ldr	r0, [r4, #204]	; 0xcc
     5f8:	tst	r2, #4
     5fc:	movne	r1, r7
     600:	moveq	r1, r8
     604:	ldrd	r2, [r3]
     608:	str	r2, [sp]
     60c:	mov	r2, r6
     610:	bl	0 <fprintf>
     614:	ldr	r5, [r5]
     618:	cmp	r5, #0
     61c:	bne	5ec <gen_enum+0x428>
     620:	mov	r2, #31
     624:	mov	r1, #1
     628:	ldr	r3, [r4, #204]	; 0xcc
     62c:	movw	r0, #0
     630:	movt	r0, #0
     634:	bl	0 <fwrite>
     638:	ldr	r1, [r4, #204]	; 0xcc
     63c:	mov	r0, #10
     640:	bl	0 <fputc>
     644:	add	sp, sp, #372	; 0x174
     648:	ldrd	r4, [sp]
     64c:	ldrd	r6, [sp, #8]
     650:	ldrd	r8, [sp, #16]
     654:	ldrd	sl, [sp, #24]
     658:	add	sp, sp, #32
     65c:	pop	{pc}		; (ldr pc, [sp], #4)
     660:	sub	r3, r3, #1
     664:	cmp	r3, #8
     668:	bhi	8f8 <gen_enum+0x734>
     66c:	ldr	r2, [sp, #40]	; 0x28
     670:	add	r7, sp, #48	; 0x30
     674:	movw	r1, #0
     678:	movt	r1, #0
     67c:	mov	r0, r7
     680:	ldrd	sl, [r5, #48]	; 0x30
     684:	add	r3, r2, r3, lsl #2
     688:	strd	sl, [sp]
     68c:	ldr	r2, [r3, #108]	; 0x6c
     690:	bl	0 <sprintf>
     694:	b	494 <gen_enum+0x2d0>
     698:	sub	r3, r3, #1
     69c:	cmp	r3, #8
     6a0:	bhi	8f8 <gen_enum+0x734>
     6a4:	ldr	r2, [sp, #40]	; 0x28
     6a8:	add	r7, sp, #48	; 0x30
     6ac:	movw	r1, #0
     6b0:	movt	r1, #0
     6b4:	mov	r0, r7
     6b8:	ldrd	sl, [r5, #48]	; 0x30
     6bc:	add	r3, r2, r3, lsl #2
     6c0:	strd	sl, [sp]
     6c4:	ldr	r2, [r3, #108]	; 0x6c
     6c8:	bl	0 <sprintf>
     6cc:	b	494 <gen_enum+0x2d0>
     6d0:	cmp	r3, #11
     6d4:	beq	6f4 <gen_enum+0x530>
     6d8:	add	r7, sp, #48	; 0x30
     6dc:	movw	r1, #0
     6e0:	movt	r1, #0
     6e4:	mov	r0, r7
     6e8:	ldrd	r2, [r5, #48]	; 0x30
     6ec:	bl	0 <sprintf>
     6f0:	b	494 <gen_enum+0x2d0>
     6f4:	vldr	d7, [r5, #48]	; 0x30
     6f8:	add	r7, sp, #48	; 0x30
     6fc:	movw	r1, #0
     700:	movt	r1, #0
     704:	mov	r0, r7
     708:	vcvt.f32.f64	s14, d7
     70c:	vcvt.f64.f32	d7, s14
     710:	vmov	r2, r3, d7
     714:	bl	0 <sprintf>
     718:	b	494 <gen_enum+0x2d0>
     71c:	movw	r5, #0
     720:	movt	r5, #0
     724:	str	r6, [sp]
     728:	mov	r2, fp
     72c:	movw	r1, #0
     730:	movt	r1, #0
     734:	ldr	r3, [sp, #24]
     738:	ldr	r0, [r4, #204]	; 0xcc
     73c:	str	r5, [sp, #4]
     740:	bl	0 <fprintf>
     744:	ldr	r0, [sp, #20]
     748:	movw	r1, #0
     74c:	movt	r1, #0
     750:	mov	r3, r6
     754:	mov	r2, r4
     758:	str	r6, [sp]
     75c:	str	r5, [sp, #4]
     760:	str	r0, [sp, #8]
     764:	ldr	r0, [r4, #204]	; 0xcc
     768:	str	r5, [sp, #36]	; 0x24
     76c:	bl	0 <fprintf>
     770:	movw	r1, #0
     774:	movt	r1, #0
     778:	str	r6, [sp]
     77c:	mov	r3, r4
     780:	mov	r2, r4
     784:	ldr	r0, [r4, #204]	; 0xcc
     788:	bl	0 <fprintf>
     78c:	ldr	r5, [r9, #20]
     790:	cmp	r5, #0
     794:	bne	388 <gen_enum+0x1c4>
     798:	mov	r0, #10
     79c:	ldr	r1, [r4, #204]	; 0xcc
     7a0:	bl	0 <fputc>
     7a4:	b	4e0 <gen_enum+0x31c>
     7a8:	mov	r2, r6
     7ac:	mov	r1, r9
     7b0:	bl	0 <__flatcc_fb_scoped_symbol_name>
     7b4:	ldr	r5, [r9, #32]
     7b8:	cmp	r5, #0
     7bc:	beq	8a0 <gen_enum+0x6dc>
     7c0:	movw	r3, #0
     7c4:	movt	r3, #0
     7c8:	str	r3, [sp, #36]	; 0x24
     7cc:	b	290 <gen_enum+0xcc>
     7d0:	mov	fp, r4
     7d4:	b	238 <gen_enum+0x74>
     7d8:	mov	r0, #10
     7dc:	ldr	r1, [r4, #204]	; 0xcc
     7e0:	bl	0 <fputc>
     7e4:	mov	r3, r6
     7e8:	mov	r2, r6
     7ec:	ldr	r0, [r4, #204]	; 0xcc
     7f0:	movw	r1, #0
     7f4:	movt	r1, #0
     7f8:	bl	0 <fprintf>
     7fc:	movw	r0, #0
     800:	movt	r0, #0
     804:	ldr	r3, [r4, #204]	; 0xcc
     808:	mov	r2, #21
     80c:	mov	r1, #1
     810:	bl	0 <fwrite>
     814:	ldr	r5, [r9, #20]
     818:	cmp	r5, #0
     81c:	bne	51c <gen_enum+0x358>
     820:	mov	r1, #1
     824:	movw	r0, #0
     828:	movt	r0, #0
     82c:	mov	r2, #32
     830:	ldr	r3, [r4, #204]	; 0xcc
     834:	bl	0 <fwrite>
     838:	mov	r0, #10
     83c:	ldr	r1, [r4, #204]	; 0xcc
     840:	bl	0 <fputc>
     844:	mov	r3, r6
     848:	mov	r2, r6
     84c:	ldr	r0, [r4, #204]	; 0xcc
     850:	movw	r1, #0
     854:	movt	r1, #0
     858:	bl	0 <fprintf>
     85c:	movw	r0, #0
     860:	movt	r0, #0
     864:	ldr	r3, [r4, #204]	; 0xcc
     868:	mov	r2, #21
     86c:	mov	r1, #1
     870:	bl	0 <fwrite>
     874:	b	5d0 <gen_enum+0x40c>
     878:	mov	r2, #32
     87c:	mov	r1, #1
     880:	ldr	r3, [r4, #204]	; 0xcc
     884:	movw	r0, #0
     888:	movt	r0, #0
     88c:	bl	0 <fwrite>
     890:	mov	r0, #10
     894:	ldr	r1, [r4, #204]	; 0xcc
     898:	bl	0 <fputc>
     89c:	b	5a0 <gen_enum+0x3dc>
     8a0:	movw	r5, #0
     8a4:	movt	r5, #0
     8a8:	str	r6, [sp]
     8ac:	mov	r2, fp
     8b0:	movw	r1, #0
     8b4:	movt	r1, #0
     8b8:	ldr	r3, [sp, #24]
     8bc:	ldr	r0, [r4, #204]	; 0xcc
     8c0:	str	r5, [sp, #4]
     8c4:	bl	0 <fprintf>
     8c8:	ldr	r0, [sp, #20]
     8cc:	movw	r1, #0
     8d0:	movt	r1, #0
     8d4:	mov	r3, r6
     8d8:	mov	r2, r4
     8dc:	str	r6, [sp]
     8e0:	str	r5, [sp, #4]
     8e4:	str	r0, [sp, #8]
     8e8:	ldr	r0, [r4, #204]	; 0xcc
     8ec:	str	r5, [sp, #36]	; 0x24
     8f0:	bl	0 <fprintf>
     8f4:	b	37c <gen_enum+0x1b8>
     8f8:	bl	16c <scalar_cast.part.10>
     8fc:	movw	r1, #0
     900:	movt	r1, #0
     904:	movw	r3, #0
     908:	movt	r3, #0
     90c:	movw	r2, #0
     910:	movt	r2, #0
     914:	str	r1, [sp]
     918:	movw	r1, #0
     91c:	movt	r1, #0
     920:	ldr	r0, [r3]
     924:	mov	r3, #141	; 0x8d
     928:	bl	0 <fprintf>
     92c:	movw	r1, #0
     930:	movt	r1, #0
     934:	ldr	r3, [pc, #144]	; 9cc <gen_enum+0x808>
     938:	movw	r0, #0
     93c:	movt	r0, #0
     940:	mov	r2, #141	; 0x8d
     944:	bl	0 <__assert_fail>
     948:	movw	r1, #0
     94c:	movt	r1, #0
     950:	ldr	r3, [pc, #120]	; 9d0 <gen_enum+0x80c>
     954:	movw	r0, #0
     958:	movt	r0, #0
     95c:	movw	r2, #1205	; 0x4b5
     960:	bl	0 <__assert_fail>
     964:	movw	r1, #0
     968:	movt	r1, #0
     96c:	ldr	r3, [pc, #92]	; 9d0 <gen_enum+0x80c>
     970:	movw	r0, #0
     974:	movt	r0, #0
     978:	movw	r2, #1204	; 0x4b4
     97c:	bl	0 <__assert_fail>
     980:	movw	r1, #0
     984:	movt	r1, #0
     988:	movw	r3, #0
     98c:	movt	r3, #0
     990:	movw	r2, #0
     994:	movt	r2, #0
     998:	str	r1, [sp]
     99c:	movw	r1, #0
     9a0:	movt	r1, #0
     9a4:	ldr	r0, [r3]
     9a8:	mov	r3, #260	; 0x104
     9ac:	bl	0 <fprintf>
     9b0:	movw	r1, #0
     9b4:	movt	r1, #0
     9b8:	ldr	r3, [pc, #20]	; 9d4 <gen_enum+0x810>
     9bc:	movw	r0, #0
     9c0:	movt	r0, #0
     9c4:	mov	r2, #260	; 0x104
     9c8:	bl	0 <__assert_fail>
     9cc:	.word	0x00000058
     9d0:	.word	0x00000020
     9d4:	.word	0x00000090

000009d8 <gen_struct>:
     9d8:	ldr	r3, [r0, #212]	; 0xd4
     9dc:	mov	r2, #220	; 0xdc
     9e0:	strd	r4, [sp, #-36]!	; 0xffffffdc
     9e4:	mov	r5, r1
     9e8:	mov	r4, r0
     9ec:	strd	r6, [sp, #8]
     9f0:	strd	r8, [sp, #16]
     9f4:	strd	sl, [sp, #24]
     9f8:	str	lr, [sp, #32]
     9fc:	sub	sp, sp, #492	; 0x1ec
     a00:	add	r0, sp, #48	; 0x30
     a04:	ldr	sl, [r3, #132]	; 0x84
     a08:	str	r1, [sp, #36]	; 0x24
     a0c:	mov	r1, #0
     a10:	bl	0 <memset>
     a14:	add	r0, sp, #268	; 0x10c
     a18:	mov	r2, #220	; 0xdc
     a1c:	mov	r1, #0
     a20:	bl	0 <memset>
     a24:	ldrh	r3, [r5, #8]
     a28:	cmp	r3, #1
     a2c:	bne	14c4 <gen_struct+0xaec>
     a30:	ldr	r2, [sp, #36]	; 0x24
     a34:	ldrh	r3, [r2, #104]	; 0x68
     a38:	cmp	r3, #0
     a3c:	beq	f24 <gen_struct+0x54c>
     a40:	ldr	r1, [sp, #36]	; 0x24
     a44:	ldrd	r2, [r1, #112]	; 0x70
     a48:	orrs	r3, r2, r3
     a4c:	bne	a5c <gen_struct+0x84>
     a50:	ldrd	r2, [r1, #96]	; 0x60
     a54:	orrs	r3, r2, r3
     a58:	bne	14e0 <gen_struct+0xb08>
     a5c:	ldr	r5, [sp, #36]	; 0x24
     a60:	add	r2, sp, #48	; 0x30
     a64:	mov	r1, r5
     a68:	ldr	r0, [r5, #12]
     a6c:	bl	0 <__flatcc_fb_scoped_symbol_name>
     a70:	ldr	r5, [r5, #32]
     a74:	cmp	r5, #0
     a78:	beq	b10 <gen_struct+0x138>
     a7c:	movw	r6, #0
     a80:	movt	r6, #0
     a84:	movw	r8, #0
     a88:	movt	r8, #0
     a8c:	movw	r7, #0
     a90:	movt	r7, #0
     a94:	mov	ip, #1
     a98:	mov	r3, #0
     a9c:	ldr	r2, [r5, #4]
     aa0:	ldr	r0, [r4, #204]	; 0xcc
     aa4:	ldr	r1, [r2, #8]
     aa8:	cmp	r1, r3
     aac:	beq	acc <gen_struct+0xf4>
     ab0:	cmp	ip, #0
     ab4:	mov	r2, r6
     ab8:	movne	r1, r7
     abc:	moveq	r1, r8
     ac0:	bl	0 <fprintf>
     ac4:	ldr	r2, [r5, #4]
     ac8:	ldr	r0, [r4, #204]	; 0xcc
     acc:	movw	r1, #0
     ad0:	movt	r1, #0
     ad4:	ldr	r3, [r2]
     ad8:	ldr	r2, [r2, #4]
     adc:	bl	0 <fprintf>
     ae0:	ldr	r3, [r5, #4]
     ae4:	mov	ip, #0
     ae8:	ldr	r5, [r5]
     aec:	ldr	r3, [r3, #8]
     af0:	cmp	r5, ip
     af4:	bne	a9c <gen_struct+0xc4>
     af8:	movw	r0, #0
     afc:	movt	r0, #0
     b00:	ldr	r3, [r4, #204]	; 0xcc
     b04:	mov	r2, #4
     b08:	mov	r1, #1
     b0c:	bl	0 <fwrite>
     b10:	ldr	r3, [sp, #36]	; 0x24
     b14:	ldr	r0, [r4, #204]	; 0xcc
     b18:	ldrd	r2, [r3, #112]	; 0x70
     b1c:	orrs	r3, r2, r3
     b20:	beq	126c <gen_struct+0x894>
     b24:	cmp	sl, #0
     b28:	bne	136c <gen_struct+0x994>
     b2c:	movw	r1, #0
     b30:	movt	r1, #0
     b34:	add	r2, sp, #48	; 0x30
     b38:	bl	0 <fprintf>
     b3c:	ldr	r3, [sp, #36]	; 0x24
     b40:	ldr	r5, [r3, #20]
     b44:	cmp	r5, #0
     b48:	beq	1250 <gen_struct+0x878>
     b4c:	movw	r3, #0
     b50:	movt	r3, #0
     b54:	mov	r6, #0
     b58:	movw	r7, #0
     b5c:	movt	r7, #0
     b60:	str	r3, [sp, #28]
     b64:	movw	r3, #0
     b68:	movt	r3, #0
     b6c:	str	r3, [sp, #32]
     b70:	str	r6, [sp, #40]	; 0x28
     b74:	str	r6, [sp, #44]	; 0x2c
     b78:	ldr	r8, [r5, #68]	; 0x44
     b7c:	cmp	r8, #0
     b80:	beq	c00 <gen_struct+0x228>
     b84:	mov	r1, #1
     b88:	mov	r3, #0
     b8c:	ldr	r2, [r8, #4]
     b90:	ldr	r0, [r4, #204]	; 0xcc
     b94:	ldr	ip, [r2, #8]
     b98:	cmp	ip, r3
     b9c:	beq	bbc <gen_struct+0x1e4>
     ba0:	cmp	r1, #0
     ba4:	mov	r2, r7
     ba8:	ldrne	r1, [sp, #32]
     bac:	ldreq	r1, [sp, #28]
     bb0:	bl	0 <fprintf>
     bb4:	ldr	r2, [r8, #4]
     bb8:	ldr	r0, [r4, #204]	; 0xcc
     bbc:	movw	r1, #0
     bc0:	movt	r1, #0
     bc4:	ldr	r3, [r2]
     bc8:	ldr	r2, [r2, #4]
     bcc:	bl	0 <fprintf>
     bd0:	ldr	r3, [r8, #4]
     bd4:	mov	r1, #0
     bd8:	ldr	r8, [r8]
     bdc:	ldr	r3, [r3, #8]
     be0:	cmp	r8, r1
     be4:	bne	b8c <gen_struct+0x1b4>
     be8:	movw	r0, #0
     bec:	movt	r0, #0
     bf0:	ldr	r3, [r4, #204]	; 0xcc
     bf4:	mov	r2, #4
     bf8:	mov	r1, #1
     bfc:	bl	0 <fwrite>
     c00:	ldr	r3, [r5, #4]
     c04:	cmp	r6, #0
     c08:	ldrhne	fp, [r5, #74]	; 0x4a
     c0c:	ldrd	r8, [r3]
     c10:	ldreq	r3, [sp, #36]	; 0x24
     c14:	ldrheq	fp, [r3, #104]	; 0x68
     c18:	cmp	sl, #0
     c1c:	beq	fb0 <gen_struct+0x5d8>
     c20:	ldr	r3, [r5, #80]	; 0x50
     c24:	subs	r3, r3, r6
     c28:	bne	10f0 <gen_struct+0x718>
     c2c:	ldrh	r3, [r5, #72]	; 0x48
     c30:	tst	r3, #4
     c34:	bne	10c0 <gen_struct+0x6e8>
     c38:	ldrh	r3, [r5, #24]
     c3c:	cmp	r3, #8
     c40:	bne	f4c <gen_struct+0x574>
     c44:	ldr	r3, [r5, #16]
     c48:	cmp	r3, #5
     c4c:	beq	1114 <gen_struct+0x73c>
     c50:	sub	r1, r3, #1
     c54:	cmp	r1, #10
     c58:	bhi	145c <gen_struct+0xa84>
     c5c:	movw	r2, #0
     c60:	movt	r2, #0
     c64:	movw	r3, #0
     c68:	movt	r3, #0
     c6c:	ldr	r0, [r4, #204]	; 0xcc
     c70:	add	r3, r3, r1, lsl #2
     c74:	cmp	sl, #0
     c78:	ldr	r1, [r3, #44]	; 0x2c
     c7c:	beq	1074 <gen_struct+0x69c>
     c80:	mov	r3, r1
     c84:	movw	r1, #0
     c88:	movt	r1, #0
     c8c:	bl	0 <fprintf>
     c90:	movw	r1, #0
     c94:	movt	r1, #0
     c98:	ldr	r0, [r4, #204]	; 0xcc
     c9c:	mov	r3, r8
     ca0:	mov	r2, r9
     ca4:	bl	0 <fprintf>
     ca8:	ldr	r6, [r5, #80]	; 0x50
     cac:	ldr	r3, [r5, #88]	; 0x58
     cb0:	ldr	r5, [r5]
     cb4:	add	r6, r6, r3
     cb8:	cmp	r5, #0
     cbc:	bne	b78 <gen_struct+0x1a0>
     cc0:	cmp	sl, #0
     cc4:	beq	1250 <gen_struct+0x878>
     cc8:	ldr	r3, [sp, #36]	; 0x24
     ccc:	ldr	r0, [r4, #204]	; 0xcc
     cd0:	ldr	r3, [r3, #112]	; 0x70
     cd4:	subs	r3, r3, r6
     cd8:	bne	13b4 <gen_struct+0x9dc>
     cdc:	mov	r3, r0
     ce0:	mov	r2, #3
     ce4:	mov	r1, #1
     ce8:	movw	r0, #0
     cec:	movt	r0, #0
     cf0:	bl	0 <fwrite>
     cf4:	movw	r0, #0
     cf8:	movt	r0, #0
     cfc:	ldr	r3, [r4, #204]	; 0xcc
     d00:	mov	r2, #15
     d04:	mov	r1, #1
     d08:	bl	0 <fwrite>
     d0c:	ldr	r3, [sp, #36]	; 0x24
     d10:	add	r2, sp, #48	; 0x30
     d14:	movw	r1, #0
     d18:	movt	r1, #0
     d1c:	ldr	r0, [r4, #204]	; 0xcc
     d20:	ldrd	r6, [r3, #112]	; 0x70
     d24:	strd	r6, [sp]
     d28:	bl	0 <fprintf>
     d2c:	add	r3, sp, #48	; 0x30
     d30:	movw	r1, #0
     d34:	movt	r1, #0
     d38:	mov	r2, r3
     d3c:	str	r3, [sp]
     d40:	ldr	r0, [r4, #204]	; 0xcc
     d44:	bl	0 <fprintf>
     d48:	add	r3, sp, #48	; 0x30
     d4c:	movw	r1, #0
     d50:	movt	r1, #0
     d54:	mov	r2, r3
     d58:	str	r3, [sp]
     d5c:	ldr	r0, [r4, #204]	; 0xcc
     d60:	bl	0 <fprintf>
     d64:	add	r3, sp, #48	; 0x30
     d68:	movw	r1, #0
     d6c:	movt	r1, #0
     d70:	mov	r2, r3
     d74:	stm	sp, {r3, r4}
     d78:	ldr	r0, [r4, #204]	; 0xcc
     d7c:	bl	0 <fprintf>
     d80:	ldr	r5, [sp, #36]	; 0x24
     d84:	add	r2, sp, #48	; 0x30
     d88:	movw	r1, #0
     d8c:	movt	r1, #0
     d90:	ldr	r0, [r4, #204]	; 0xcc
     d94:	ldrd	r6, [r5, #112]	; 0x70
     d98:	strd	r6, [sp]
     d9c:	bl	0 <fprintf>
     da0:	add	r3, sp, #48	; 0x30
     da4:	movw	r1, #0
     da8:	movt	r1, #0
     dac:	mov	r2, r3
     db0:	str	r4, [sp]
     db4:	ldr	r0, [r4, #204]	; 0xcc
     db8:	bl	0 <fprintf>
     dbc:	add	r3, sp, #48	; 0x30
     dc0:	mov	r2, r4
     dc4:	ldr	r0, [r4, #204]	; 0xcc
     dc8:	movw	r1, #0
     dcc:	movt	r1, #0
     dd0:	bl	0 <fprintf>
     dd4:	mov	r0, #10
     dd8:	ldr	r1, [r4, #204]	; 0xcc
     ddc:	bl	0 <fputc>
     de0:	ldr	r5, [r5, #20]
     de4:	cmp	r5, #0
     de8:	beq	efc <gen_struct+0x524>
     dec:	movw	r3, #0
     df0:	movt	r3, #0
     df4:	mov	fp, #0
     df8:	movw	sl, #0
     dfc:	movt	sl, #0
     e00:	movw	r9, #0
     e04:	movt	r9, #0
     e08:	mov	r8, fp
     e0c:	str	r3, [sp, #28]
     e10:	b	ea0 <gen_struct+0x4c8>
     e14:	ldr	r1, [r5, #16]
     e18:	add	r2, sp, #268	; 0x10c
     e1c:	ldr	r0, [r1, #12]
     e20:	bl	0 <__flatcc_fb_scoped_symbol_name>
     e24:	ldr	r2, [r5, #16]
     e28:	ldrh	r3, [r2, #8]
     e2c:	cmp	r3, #1
     e30:	beq	1090 <gen_struct+0x6b8>
     e34:	cmp	r3, #3
     e38:	bne	10b8 <gen_struct+0x6e0>
     e3c:	ldr	r3, [r2, #40]	; 0x28
     e40:	sub	r3, r3, #1
     e44:	cmp	r3, #10
     e48:	bhi	14fc <gen_struct+0xb24>
     e4c:	add	r0, sp, #268	; 0x10c
     e50:	add	r3, sp, #48	; 0x30
     e54:	str	r7, [sp]
     e58:	movw	r1, #0
     e5c:	movt	r1, #0
     e60:	str	r6, [sp, #4]
     e64:	mov	r2, r4
     e68:	str	r0, [sp, #8]
     e6c:	str	r0, [sp, #12]
     e70:	ldr	r0, [r4, #204]	; 0xcc
     e74:	bl	0 <fprintf>
     e78:	ldr	r3, [r4, #212]	; 0xd4
     e7c:	ldr	r3, [r3, #32]
     e80:	cmp	r3, #0
     e84:	bne	1154 <gen_struct+0x77c>
     e88:	ldrh	r3, [r5, #72]	; 0x48
     e8c:	tst	r3, #128	; 0x80
     e90:	bne	112c <gen_struct+0x754>
     e94:	ldr	r5, [r5]
     e98:	cmp	r5, #0
     e9c:	beq	efc <gen_struct+0x524>
     ea0:	ldrh	r3, [r5, #72]	; 0x48
     ea4:	tst	r3, #4
     ea8:	bne	e94 <gen_struct+0x4bc>
     eac:	ldrh	r2, [r5, #24]
     eb0:	ldr	r1, [r5, #4]
     eb4:	cmp	r2, #8
     eb8:	ldrd	r6, [r1]
     ebc:	beq	ff4 <gen_struct+0x61c>
     ec0:	cmp	r2, #14
     ec4:	beq	e14 <gen_struct+0x43c>
     ec8:	tst	r3, #128	; 0x80
     ecc:	beq	e94 <gen_struct+0x4bc>
     ed0:	cmp	r8, #0
     ed4:	bne	e94 <gen_struct+0x4bc>
     ed8:	mov	r1, #1
     edc:	mov	r2, #84	; 0x54
     ee0:	ldr	r0, [sp, #28]
     ee4:	mov	fp, r1
     ee8:	ldr	r3, [r4, #204]	; 0xcc
     eec:	bl	0 <fwrite>
     ef0:	ldr	r5, [r5]
     ef4:	cmp	r5, #0
     ef8:	bne	ea0 <gen_struct+0x4c8>
     efc:	ldr	r1, [r4, #204]	; 0xcc
     f00:	mov	r0, #10
     f04:	bl	0 <fputc>
     f08:	add	sp, sp, #492	; 0x1ec
     f0c:	ldrd	r4, [sp]
     f10:	ldrd	r6, [sp, #8]
     f14:	ldrd	r8, [sp, #16]
     f18:	ldrd	sl, [sp, #24]
     f1c:	add	sp, sp, #32
     f20:	pop	{pc}		; (ldr pc, [sp], #4)
     f24:	ldrd	r2, [r2, #96]	; 0x60
     f28:	orrs	r3, r2, r3
     f2c:	beq	a5c <gen_struct+0x84>
     f30:	movw	r1, #0
     f34:	movt	r1, #0
     f38:	ldr	r3, [pc, #1544]	; 1548 <gen_struct+0xb70>
     f3c:	movw	r0, #0
     f40:	movt	r0, #0
     f44:	movw	r2, #937	; 0x3a9
     f48:	bl	0 <__assert_fail>
     f4c:	cmp	r3, #14
     f50:	bne	13f8 <gen_struct+0xa20>
     f54:	ldr	r1, [r5, #16]
     f58:	ldrh	r2, [r1, #8]
     f5c:	bic	r3, r2, #2
     f60:	cmp	r3, #1
     f64:	bne	14a8 <gen_struct+0xad0>
     f68:	cmp	r2, #1
     f6c:	movw	r3, #0
     f70:	movt	r3, #0
     f74:	add	r2, sp, #268	; 0x10c
     f78:	ldr	r0, [r1, #12]
     f7c:	movw	r6, #0
     f80:	movt	r6, #0
     f84:	movne	r6, r3
     f88:	bl	0 <__flatcc_fb_scoped_symbol_name>
     f8c:	cmp	sl, #0
     f90:	beq	1054 <gen_struct+0x67c>
     f94:	mov	r3, r6
     f98:	movw	r1, #0
     f9c:	movt	r1, #0
     fa0:	add	r2, sp, #268	; 0x10c
     fa4:	ldr	r0, [r4, #204]	; 0xcc
     fa8:	bl	0 <fprintf>
     fac:	b	c90 <gen_struct+0x2b8>
     fb0:	ldrh	r3, [r5, #72]	; 0x48
     fb4:	tst	r3, #4
     fb8:	beq	c38 <gen_struct+0x260>
     fbc:	ldr	r0, [sp, #40]	; 0x28
     fc0:	mov	r2, fp
     fc4:	movw	r1, #0
     fc8:	movt	r1, #0
     fcc:	str	r9, [sp, #4]
     fd0:	str	r8, [sp, #8]
     fd4:	ldr	ip, [r5, #88]	; 0x58
     fd8:	mov	r3, r0
     fdc:	add	r0, r0, #1
     fe0:	str	r0, [sp, #40]	; 0x28
     fe4:	ldr	r0, [r4, #204]	; 0xcc
     fe8:	str	ip, [sp]
     fec:	bl	0 <fprintf>
     ff0:	b	ca8 <gen_struct+0x2d0>
     ff4:	ldr	r0, [r5, #16]
     ff8:	cmp	r0, #5
     ffc:	beq	1120 <gen_struct+0x748>
    1000:	sub	r0, r0, #1
    1004:	cmp	r0, #10
    1008:	bhi	145c <gen_struct+0xa84>
    100c:	movw	ip, #0
    1010:	movt	ip, #0
    1014:	add	r0, sl, r0, lsl #2
    1018:	add	r3, sp, #48	; 0x30
    101c:	mov	r2, r4
    1020:	str	r6, [sp, #4]
    1024:	mov	r1, r9
    1028:	ldr	r6, [r0, #44]	; 0x2c
    102c:	str	r7, [sp]
    1030:	ldr	lr, [r0, #172]	; 0xac
    1034:	str	r4, [sp, #8]
    1038:	str	ip, [sp, #16]
    103c:	str	r6, [sp, #20]
    1040:	ldr	r0, [r4, #204]	; 0xcc
    1044:	str	lr, [sp, #12]
    1048:	bl	0 <fprintf>
    104c:	ldrh	r3, [r5, #72]	; 0x48
    1050:	b	ec8 <gen_struct+0x4f0>
    1054:	mov	r2, fp
    1058:	movw	r1, #0
    105c:	movt	r1, #0
    1060:	add	r3, sp, #268	; 0x10c
    1064:	str	r6, [sp]
    1068:	ldr	r0, [r4, #204]	; 0xcc
    106c:	bl	0 <fprintf>
    1070:	b	c90 <gen_struct+0x2b8>
    1074:	mov	r3, r2
    1078:	mov	r2, fp
    107c:	str	r1, [sp]
    1080:	movw	r1, #0
    1084:	movt	r1, #0
    1088:	bl	0 <fprintf>
    108c:	b	c90 <gen_struct+0x2b8>
    1090:	add	r0, sp, #268	; 0x10c
    1094:	movw	r1, #0
    1098:	movt	r1, #0
    109c:	add	r3, sp, #48	; 0x30
    10a0:	str	r7, [sp]
    10a4:	mov	r2, r4
    10a8:	str	r6, [sp, #4]
    10ac:	str	r0, [sp, #8]
    10b0:	ldr	r0, [r4, #204]	; 0xcc
    10b4:	bl	0 <fprintf>
    10b8:	ldrh	r3, [r5, #72]	; 0x48
    10bc:	b	ec8 <gen_struct+0x4f0>
    10c0:	ldr	r0, [sp, #40]	; 0x28
    10c4:	movw	r1, #0
    10c8:	movt	r1, #0
    10cc:	ldr	r3, [r5, #88]	; 0x58
    10d0:	str	r9, [sp]
    10d4:	str	r8, [sp, #4]
    10d8:	mov	r2, r0
    10dc:	add	r0, r0, #1
    10e0:	str	r0, [sp, #40]	; 0x28
    10e4:	ldr	r0, [r4, #204]	; 0xcc
    10e8:	bl	0 <fprintf>
    10ec:	b	ca8 <gen_struct+0x2d0>
    10f0:	ldr	ip, [sp, #44]	; 0x2c
    10f4:	movw	r1, #0
    10f8:	movt	r1, #0
    10fc:	ldr	r0, [r4, #204]	; 0xcc
    1100:	mov	r2, ip
    1104:	add	ip, ip, #1
    1108:	str	ip, [sp, #44]	; 0x2c
    110c:	bl	0 <fprintf>
    1110:	b	c2c <gen_struct+0x254>
    1114:	mov	r2, r4
    1118:	mov	r1, #4
    111c:	b	c64 <gen_struct+0x28c>
    1120:	mov	ip, r4
    1124:	mov	r0, #4
    1128:	b	1014 <gen_struct+0x63c>
    112c:	add	r0, sp, #268	; 0x10c
    1130:	movw	r1, #0
    1134:	movt	r1, #0
    1138:	add	r3, sp, #48	; 0x30
    113c:	str	r7, [sp]
    1140:	mov	r2, r4
    1144:	str	r6, [sp, #4]
    1148:	str	r0, [sp, #8]
    114c:	ldr	r0, [r4, #204]	; 0xcc
    1150:	bl	0 <fprintf>
    1154:	ldrh	r3, [r5, #72]	; 0x48
    1158:	tst	r3, #128	; 0x80
    115c:	beq	e94 <gen_struct+0x4bc>
    1160:	cmp	fp, #0
    1164:	ldr	r3, [r4, #204]	; 0xcc
    1168:	bne	12d4 <gen_struct+0x8fc>
    116c:	mov	r2, #61	; 0x3d
    1170:	mov	r1, #1
    1174:	movw	r0, #0
    1178:	movt	r0, #0
    117c:	bl	0 <fwrite>
    1180:	add	r0, sp, #268	; 0x10c
    1184:	add	r3, sp, #48	; 0x30
    1188:	str	r7, [sp]
    118c:	movw	r1, #0
    1190:	movt	r1, #0
    1194:	str	r6, [sp, #4]
    1198:	mov	r2, r4
    119c:	str	r0, [sp, #8]
    11a0:	ldr	r0, [r4, #204]	; 0xcc
    11a4:	bl	0 <fprintf>
    11a8:	ldr	r3, [r4, #212]	; 0xd4
    11ac:	ldr	r3, [r3, #136]	; 0x88
    11b0:	cmp	r3, #0
    11b4:	beq	11e4 <gen_struct+0x80c>
    11b8:	add	r0, sp, #268	; 0x10c
    11bc:	add	r3, sp, #48	; 0x30
    11c0:	str	r7, [sp]
    11c4:	movw	r1, #0
    11c8:	movt	r1, #0
    11cc:	str	r6, [sp, #4]
    11d0:	mov	r2, r4
    11d4:	str	r0, [sp, #8]
    11d8:	str	r3, [sp, #12]
    11dc:	ldr	r0, [r4, #204]	; 0xcc
    11e0:	bl	0 <fprintf>
    11e4:	add	r0, sp, #268	; 0x10c
    11e8:	add	r3, sp, #48	; 0x30
    11ec:	str	r7, [sp]
    11f0:	mov	r2, r4
    11f4:	movw	r1, #0
    11f8:	movt	r1, #0
    11fc:	str	r6, [sp, #4]
    1200:	str	r0, [sp, #8]
    1204:	ldr	r0, [r4, #204]	; 0xcc
    1208:	bl	0 <fprintf>
    120c:	add	r0, sp, #268	; 0x10c
    1210:	add	r3, sp, #48	; 0x30
    1214:	str	r7, [sp]
    1218:	movw	r1, #0
    121c:	movt	r1, #0
    1220:	str	r6, [sp, #4]
    1224:	mov	r2, r4
    1228:	str	r0, [sp, #8]
    122c:	ldr	r0, [r4, #204]	; 0xcc
    1230:	bl	0 <fprintf>
    1234:	ldr	r3, [r4, #212]	; 0xd4
    1238:	ldr	r3, [r3, #136]	; 0x88
    123c:	cmp	r3, #0
    1240:	bne	13cc <gen_struct+0x9f4>
    1244:	mov	fp, #1
    1248:	mov	r8, fp
    124c:	b	e94 <gen_struct+0x4bc>
    1250:	movw	r0, #0
    1254:	movt	r0, #0
    1258:	ldr	r3, [r4, #204]	; 0xcc
    125c:	mov	r2, #3
    1260:	mov	r1, #1
    1264:	bl	0 <fwrite>
    1268:	b	d0c <gen_struct+0x334>
    126c:	add	r2, sp, #48	; 0x30
    1270:	movw	r1, #0
    1274:	movt	r1, #0
    1278:	bl	0 <fprintf>
    127c:	add	r3, sp, #48	; 0x30
    1280:	movw	r1, #0
    1284:	movt	r1, #0
    1288:	mov	r2, r3
    128c:	str	r3, [sp]
    1290:	ldr	r0, [r4, #204]	; 0xcc
    1294:	bl	0 <fprintf>
    1298:	add	r3, sp, #48	; 0x30
    129c:	movw	r1, #0
    12a0:	movt	r1, #0
    12a4:	mov	r2, r3
    12a8:	str	r3, [sp]
    12ac:	ldr	r0, [r4, #204]	; 0xcc
    12b0:	bl	0 <fprintf>
    12b4:	add	r3, sp, #48	; 0x30
    12b8:	movw	r1, #0
    12bc:	movt	r1, #0
    12c0:	mov	r2, r3
    12c4:	str	r3, [sp]
    12c8:	ldr	r0, [r4, #204]	; 0xcc
    12cc:	bl	0 <fprintf>
    12d0:	b	d80 <gen_struct+0x3a8>
    12d4:	mov	r2, #66	; 0x42
    12d8:	mov	r1, #1
    12dc:	movw	r0, #0
    12e0:	movt	r0, #0
    12e4:	bl	0 <fwrite>
    12e8:	mov	r2, #61	; 0x3d
    12ec:	mov	r1, #1
    12f0:	ldr	r3, [r4, #204]	; 0xcc
    12f4:	movw	r0, #0
    12f8:	movt	r0, #0
    12fc:	bl	0 <fwrite>
    1300:	add	r0, sp, #268	; 0x10c
    1304:	add	r3, sp, #48	; 0x30
    1308:	str	r7, [sp]
    130c:	movw	r1, #0
    1310:	movt	r1, #0
    1314:	str	r6, [sp, #4]
    1318:	mov	r2, r4
    131c:	str	r0, [sp, #8]
    1320:	ldr	r0, [r4, #204]	; 0xcc
    1324:	bl	0 <fprintf>
    1328:	ldr	r3, [r4, #212]	; 0xd4
    132c:	ldr	r3, [r3, #136]	; 0x88
    1330:	cmp	r3, #0
    1334:	beq	1244 <gen_struct+0x86c>
    1338:	add	r0, sp, #268	; 0x10c
    133c:	add	r3, sp, #48	; 0x30
    1340:	str	r7, [sp]
    1344:	movw	r1, #0
    1348:	movt	r1, #0
    134c:	str	r6, [sp, #4]
    1350:	mov	r2, r4
    1354:	str	r0, [sp, #8]
    1358:	mov	r8, fp
    135c:	str	r3, [sp, #12]
    1360:	ldr	r0, [r4, #204]	; 0xcc
    1364:	bl	0 <fprintf>
    1368:	b	e94 <gen_struct+0x4bc>
    136c:	mov	r3, r0
    1370:	mov	r2, #16
    1374:	mov	r1, #1
    1378:	movw	r0, #0
    137c:	movt	r0, #0
    1380:	bl	0 <fwrite>
    1384:	add	r2, sp, #48	; 0x30
    1388:	movw	r1, #0
    138c:	movt	r1, #0
    1390:	ldr	r0, [r4, #204]	; 0xcc
    1394:	bl	0 <fprintf>
    1398:	ldr	r3, [sp, #36]	; 0x24
    139c:	ldr	r5, [r3, #20]
    13a0:	cmp	r5, #0
    13a4:	bne	b4c <gen_struct+0x174>
    13a8:	mov	r6, r5
    13ac:	str	r5, [sp, #44]	; 0x2c
    13b0:	b	cc8 <gen_struct+0x2f0>
    13b4:	movw	r1, #0
    13b8:	movt	r1, #0
    13bc:	ldr	r2, [sp, #44]	; 0x2c
    13c0:	bl	0 <fprintf>
    13c4:	ldr	r0, [r4, #204]	; 0xcc
    13c8:	b	cdc <gen_struct+0x304>
    13cc:	add	r3, sp, #48	; 0x30
    13d0:	mov	fp, #1
    13d4:	str	r7, [sp]
    13d8:	movw	r1, #0
    13dc:	movt	r1, #0
    13e0:	str	r6, [sp, #4]
    13e4:	mov	r2, r3
    13e8:	ldr	r0, [r4, #204]	; 0xcc
    13ec:	mov	r8, fp
    13f0:	bl	0 <fprintf>
    13f4:	b	e94 <gen_struct+0x4bc>
    13f8:	movw	r2, #0
    13fc:	movt	r2, #0
    1400:	ldr	r0, [r4, #204]	; 0xcc
    1404:	movw	r1, #0
    1408:	movt	r1, #0
    140c:	bl	0 <fprintf>
    1410:	movw	r1, #0
    1414:	movt	r1, #0
    1418:	movw	r3, #0
    141c:	movt	r3, #0
    1420:	movw	r2, #0
    1424:	movt	r2, #0
    1428:	str	r1, [sp]
    142c:	movw	r1, #0
    1430:	movt	r1, #0
    1434:	ldr	r0, [r3]
    1438:	movw	r3, #1029	; 0x405
    143c:	bl	0 <fprintf>
    1440:	movw	r1, #0
    1444:	movt	r1, #0
    1448:	ldr	r3, [pc, #248]	; 1548 <gen_struct+0xb70>
    144c:	movw	r0, #0
    1450:	movt	r0, #0
    1454:	movw	r2, #1029	; 0x405
    1458:	bl	0 <__assert_fail>
    145c:	movw	r1, #0
    1460:	movt	r1, #0
    1464:	movw	r3, #0
    1468:	movt	r3, #0
    146c:	movw	r2, #0
    1470:	movt	r2, #0
    1474:	str	r1, [sp]
    1478:	movw	r1, #0
    147c:	movt	r1, #0
    1480:	ldr	r0, [r3]
    1484:	mov	r3, #141	; 0x8d
    1488:	bl	0 <fprintf>
    148c:	movw	r1, #0
    1490:	movt	r1, #0
    1494:	ldr	r3, [pc, #176]	; 154c <gen_struct+0xb74>
    1498:	movw	r0, #0
    149c:	movt	r0, #0
    14a0:	mov	r2, #141	; 0x8d
    14a4:	bl	0 <__assert_fail>
    14a8:	movw	r1, #0
    14ac:	movt	r1, #0
    14b0:	ldr	r3, [pc, #144]	; 1548 <gen_struct+0xb70>
    14b4:	movw	r0, #0
    14b8:	movt	r0, #0
    14bc:	movw	r2, #1018	; 0x3fa
    14c0:	bl	0 <__assert_fail>
    14c4:	movw	r1, #0
    14c8:	movt	r1, #0
    14cc:	ldr	r3, [pc, #116]	; 1548 <gen_struct+0xb70>
    14d0:	movw	r0, #0
    14d4:	movt	r0, #0
    14d8:	mov	r2, #936	; 0x3a8
    14dc:	bl	0 <__assert_fail>
    14e0:	movw	r1, #0
    14e4:	movt	r1, #0
    14e8:	ldr	r3, [pc, #88]	; 1548 <gen_struct+0xb70>
    14ec:	movw	r0, #0
    14f0:	movt	r0, #0
    14f4:	movw	r2, #938	; 0x3aa
    14f8:	bl	0 <__assert_fail>
    14fc:	movw	r1, #0
    1500:	movt	r1, #0
    1504:	movw	r3, #0
    1508:	movt	r3, #0
    150c:	movw	r2, #0
    1510:	movt	r2, #0
    1514:	str	r1, [sp]
    1518:	movw	r1, #0
    151c:	movt	r1, #0
    1520:	ldr	r0, [r3]
    1524:	mov	r3, #96	; 0x60
    1528:	bl	0 <fprintf>
    152c:	movw	r1, #0
    1530:	movt	r1, #0
    1534:	ldr	r3, [pc, #20]	; 1550 <gen_struct+0xb78>
    1538:	movw	r0, #0
    153c:	movt	r0, #0
    1540:	mov	r2, #96	; 0x60
    1544:	bl	0 <__assert_fail>
    1548:	.word	0x000000a0
    154c:	.word	0x00000058
    1550:	.word	0x000000d8

00001554 <gen_table>:
    1554:	strd	r4, [sp, #-36]!	; 0xffffffdc
    1558:	strd	r6, [sp, #8]
    155c:	ldrh	r6, [r1, #8]
    1560:	strd	r8, [sp, #16]
    1564:	strd	sl, [sp, #24]
    1568:	str	lr, [sp, #32]
    156c:	sub	sp, sp, #1056	; 0x420
    1570:	sub	sp, sp, #4
    1574:	cmp	r6, #0
    1578:	str	r1, [sp, #68]	; 0x44
    157c:	bne	2678 <gen_table+0x1124>
    1580:	add	fp, sp, #176	; 0xb0
    1584:	mov	r5, r0
    1588:	mov	r2, #220	; 0xdc
    158c:	mov	r1, r6
    1590:	mov	r0, fp
    1594:	bl	0 <memset>
    1598:	mov	r2, #220	; 0xdc
    159c:	mov	r1, r6
    15a0:	add	r0, sp, #396	; 0x18c
    15a4:	bl	0 <memset>
    15a8:	mov	r0, #10
    15ac:	ldr	r1, [r5, #204]	; 0xcc
    15b0:	bl	0 <fputc>
    15b4:	ldr	r4, [sp, #68]	; 0x44
    15b8:	mov	r2, fp
    15bc:	mov	r1, r4
    15c0:	ldr	r0, [r4, #12]
    15c4:	bl	0 <__flatcc_fb_scoped_symbol_name>
    15c8:	ldr	r4, [r4, #32]
    15cc:	cmp	r4, #0
    15d0:	beq	1668 <gen_table+0x114>
    15d4:	mov	r1, r6
    15d8:	movw	r8, #0
    15dc:	movt	r8, #0
    15e0:	movw	r6, #0
    15e4:	movt	r6, #0
    15e8:	movw	r7, #0
    15ec:	movt	r7, #0
    15f0:	mov	ip, #1
    15f4:	ldr	r2, [r4, #4]
    15f8:	ldr	r0, [r5, #204]	; 0xcc
    15fc:	ldr	r3, [r2, #8]
    1600:	cmp	r3, r1
    1604:	beq	1624 <gen_table+0xd0>
    1608:	cmp	ip, #0
    160c:	mov	r2, r6
    1610:	movne	r1, r7
    1614:	moveq	r1, r8
    1618:	bl	0 <fprintf>
    161c:	ldr	r2, [r4, #4]
    1620:	ldr	r0, [r5, #204]	; 0xcc
    1624:	movw	r1, #0
    1628:	movt	r1, #0
    162c:	ldr	r3, [r2]
    1630:	ldr	r2, [r2, #4]
    1634:	bl	0 <fprintf>
    1638:	ldr	r3, [r4, #4]
    163c:	mov	ip, #0
    1640:	ldr	r4, [r4]
    1644:	ldr	r1, [r3, #8]
    1648:	cmp	r4, ip
    164c:	bne	15f4 <gen_table+0xa0>
    1650:	movw	r0, #0
    1654:	movt	r0, #0
    1658:	ldr	r3, [r5, #204]	; 0xcc
    165c:	mov	r2, #4
    1660:	mov	r1, #1
    1664:	bl	0 <fwrite>
    1668:	mov	r2, fp
    166c:	movw	r1, #0
    1670:	movt	r1, #0
    1674:	ldr	r0, [r5, #204]	; 0xcc
    1678:	bl	0 <fprintf>
    167c:	mov	r3, fp
    1680:	mov	r2, fp
    1684:	str	r5, [sp]
    1688:	movw	r1, #0
    168c:	movt	r1, #0
    1690:	ldr	r0, [r5, #204]	; 0xcc
    1694:	bl	0 <fprintf>
    1698:	mov	r3, fp
    169c:	mov	r2, fp
    16a0:	str	fp, [sp]
    16a4:	movw	r1, #0
    16a8:	movt	r1, #0
    16ac:	stmib	sp, {r5, fp}
    16b0:	ldr	r0, [r5, #204]	; 0xcc
    16b4:	bl	0 <fprintf>
    16b8:	mov	r3, fp
    16bc:	mov	r2, r5
    16c0:	ldr	r0, [r5, #204]	; 0xcc
    16c4:	movw	r1, #0
    16c8:	movt	r1, #0
    16cc:	bl	0 <fprintf>
    16d0:	mov	r0, #10
    16d4:	ldr	r1, [r5, #204]	; 0xcc
    16d8:	bl	0 <fputc>
    16dc:	ldr	r3, [sp, #68]	; 0x44
    16e0:	ldr	r4, [r3, #20]
    16e4:	cmp	r4, #0
    16e8:	beq	18bc <gen_table+0x368>
    16ec:	movw	r3, #0
    16f0:	movt	r3, #0
    16f4:	movw	sl, #0
    16f8:	movt	sl, #0
    16fc:	str	r3, [sp, #44]	; 0x2c
    1700:	movw	r3, #0
    1704:	movt	r3, #0
    1708:	str	r3, [sp, #48]	; 0x30
    170c:	mov	r3, #0
    1710:	str	r3, [sp, #52]	; 0x34
    1714:	ldr	r6, [r4, #68]	; 0x44
    1718:	cmp	r6, #0
    171c:	beq	179c <gen_table+0x248>
    1720:	mov	r1, #1
    1724:	mov	r3, #0
    1728:	ldr	r2, [r6, #4]
    172c:	ldr	r0, [r5, #204]	; 0xcc
    1730:	ldr	ip, [r2, #8]
    1734:	cmp	ip, r3
    1738:	beq	1758 <gen_table+0x204>
    173c:	cmp	r1, #0
    1740:	mov	r2, sl
    1744:	ldrne	r1, [sp, #48]	; 0x30
    1748:	ldreq	r1, [sp, #44]	; 0x2c
    174c:	bl	0 <fprintf>
    1750:	ldr	r2, [r6, #4]
    1754:	ldr	r0, [r5, #204]	; 0xcc
    1758:	movw	r1, #0
    175c:	movt	r1, #0
    1760:	ldr	r3, [r2]
    1764:	ldr	r2, [r2, #4]
    1768:	bl	0 <fprintf>
    176c:	ldr	r3, [r6, #4]
    1770:	mov	r1, #0
    1774:	ldr	r6, [r6]
    1778:	ldr	r3, [r3, #8]
    177c:	cmp	r6, r1
    1780:	bne	1728 <gen_table+0x1d4>
    1784:	movw	r0, #0
    1788:	movt	r0, #0
    178c:	ldr	r3, [r5, #204]	; 0xcc
    1790:	mov	r2, #4
    1794:	mov	r1, #1
    1798:	bl	0 <fwrite>
    179c:	ldr	r3, [r4, #4]
    17a0:	ldrh	r6, [r4, #72]	; 0x48
    17a4:	ldr	r7, [r3]
    17a8:	ldr	r3, [r3, #4]
    17ac:	tst	r6, #4
    17b0:	str	r3, [sp, #40]	; 0x28
    17b4:	bne	1e24 <gen_table+0x8d0>
    17b8:	ldrh	r3, [r4, #24]
    17bc:	ubfx	r6, r6, #8, #1
    17c0:	sub	r3, r3, #7
    17c4:	cmp	r3, #8
    17c8:	ldrls	pc, [pc, r3, lsl #2]
    17cc:	b	2490 <gen_table+0xf3c>
    17d0:	.word	0x00001998
    17d4:	.word	0x0000193c
    17d8:	.word	0x000018dc
    17dc:	.word	0x00001864
    17e0:	.word	0x00002490
    17e4:	.word	0x00002490
    17e8:	.word	0x00002490
    17ec:	.word	0x0000182c
    17f0:	.word	0x000017f4
    17f4:	ldr	r1, [r4, #16]
    17f8:	add	r2, sp, #396	; 0x18c
    17fc:	ldr	r0, [r1, #12]
    1800:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1804:	ldr	r3, [r4, #16]
    1808:	ldrh	r3, [r3, #8]
    180c:	cmp	r3, #4
    1810:	ldrls	pc, [pc, r3, lsl #2]
    1814:	b	25c0 <gen_table+0x106c>
    1818:	.word	0x00001aac
    181c:	.word	0x00001aac
    1820:	.word	0x000025c0
    1824:	.word	0x00001aac
    1828:	.word	0x00001aac
    182c:	ldr	r1, [r4, #16]
    1830:	add	r2, sp, #396	; 0x18c
    1834:	ldr	r0, [r1, #12]
    1838:	bl	0 <__flatcc_fb_scoped_symbol_name>
    183c:	ldr	r2, [r4, #16]
    1840:	ldrh	r3, [r2, #8]
    1844:	cmp	r3, #4
    1848:	ldrls	pc, [pc, r3, lsl #2]
    184c:	b	2574 <gen_table+0x1020>
    1850:	.word	0x00001b70
    1854:	.word	0x00001b48
    1858:	.word	0x00002574
    185c:	.word	0x00001b80
    1860:	.word	0x00001afc
    1864:	ldr	r3, [sp, #40]	; 0x28
    1868:	movw	r1, #0
    186c:	movt	r1, #0
    1870:	str	fp, [sp, #8]
    1874:	mov	r2, r5
    1878:	str	r3, [sp, #12]
    187c:	str	r7, [sp, #16]
    1880:	str	r6, [sp, #20]
    1884:	ldrd	r8, [r4, #96]	; 0x60
    1888:	ldr	r0, [r5, #204]	; 0xcc
    188c:	strd	r8, [sp]
    1890:	bl	0 <fprintf>
    1894:	ldr	r3, [r5, #212]	; 0xd4
    1898:	ldr	r3, [r3, #32]
    189c:	cmp	r3, #0
    18a0:	bne	1e60 <gen_table+0x90c>
    18a4:	ldrh	r3, [r4, #72]	; 0x48
    18a8:	tst	r3, #128	; 0x80
    18ac:	bne	1e40 <gen_table+0x8ec>
    18b0:	ldr	r4, [r4]
    18b4:	cmp	r4, #0
    18b8:	bne	1714 <gen_table+0x1c0>
    18bc:	add	sp, sp, #1056	; 0x420
    18c0:	add	sp, sp, #4
    18c4:	ldrd	r4, [sp]
    18c8:	ldrd	r6, [sp, #8]
    18cc:	ldrd	r8, [sp, #16]
    18d0:	ldrd	sl, [sp, #24]
    18d4:	add	sp, sp, #32
    18d8:	pop	{pc}		; (ldr pc, [sp], #4)
    18dc:	ldr	r3, [sp, #40]	; 0x28
    18e0:	movw	r1, #0
    18e4:	movt	r1, #0
    18e8:	mov	r2, r5
    18ec:	str	fp, [sp, #8]
    18f0:	str	r3, [sp, #12]
    18f4:	str	r7, [sp, #16]
    18f8:	str	r5, [sp, #20]
    18fc:	str	r6, [sp, #24]
    1900:	ldrd	r6, [r4, #96]	; 0x60
    1904:	ldr	r0, [r5, #204]	; 0xcc
    1908:	strd	r6, [sp]
    190c:	bl	0 <fprintf>
    1910:	ldrh	r3, [r4, #72]	; 0x48
    1914:	tst	r3, #128	; 0x80
    1918:	beq	18b0 <gen_table+0x35c>
    191c:	mov	r1, #1
    1920:	movw	r0, #0
    1924:	movt	r0, #0
    1928:	mov	r2, #84	; 0x54
    192c:	ldr	r3, [r5, #204]	; 0xcc
    1930:	str	r1, [sp, #52]	; 0x34
    1934:	bl	0 <fwrite>
    1938:	b	18b0 <gen_table+0x35c>
    193c:	ldr	r1, [r4, #16]
    1940:	cmp	r1, #5
    1944:	beq	1f6c <gen_table+0xa18>
    1948:	sub	r0, r1, #1
    194c:	cmp	r0, #10
    1950:	bhi	2528 <gen_table+0xfd4>
    1954:	lsl	r3, r0, #2
    1958:	movw	r8, #0
    195c:	movt	r8, #0
    1960:	ldrh	r2, [r4, #56]	; 0x38
    1964:	add	ip, r8, r3
    1968:	ldr	lr, [ip, #44]	; 0x2c
    196c:	ldr	ip, [ip, #172]	; 0xac
    1970:	sub	r2, r2, #3
    1974:	str	lr, [sp, #56]	; 0x38
    1978:	str	ip, [sp, #64]	; 0x40
    197c:	cmp	r2, #3
    1980:	ldrls	pc, [pc, r2, lsl #2]
    1984:	b	2694 <gen_table+0x1140>
    1988:	.word	0x00001dc0
    198c:	.word	0x00001d8c
    1990:	.word	0x00001ba8
    1994:	.word	0x00001df4
    1998:	ldr	r3, [r4, #16]
    199c:	sub	r3, r3, #1
    19a0:	cmp	r3, #10
    19a4:	bhi	24dc <gen_table+0xf88>
    19a8:	movw	r8, #0
    19ac:	movt	r8, #0
    19b0:	ldr	r2, [sp, #40]	; 0x28
    19b4:	add	r3, r8, r3, lsl #2
    19b8:	str	fp, [sp, #8]
    19bc:	movw	r1, #0
    19c0:	movt	r1, #0
    19c4:	ldr	r3, [r3, #248]	; 0xf8
    19c8:	str	r2, [sp, #12]
    19cc:	mov	r2, r5
    19d0:	str	r7, [sp, #16]
    19d4:	str	r5, [sp, #20]
    19d8:	str	r6, [sp, #28]
    19dc:	ldr	r0, [r5, #204]	; 0xcc
    19e0:	str	r3, [sp, #24]
    19e4:	ldrd	r6, [r4, #96]	; 0x60
    19e8:	strd	r6, [sp]
    19ec:	bl	0 <fprintf>
    19f0:	ldr	r7, [r4, #104]	; 0x68
    19f4:	cmp	r7, #0
    19f8:	beq	1f5c <gen_table+0xa08>
    19fc:	mov	r2, #220	; 0xdc
    1a00:	mov	r1, #0
    1a04:	add	r0, sp, #616	; 0x268
    1a08:	bl	0 <memset>
    1a0c:	add	r0, sp, #836	; 0x344
    1a10:	mov	r2, #220	; 0xdc
    1a14:	mov	r1, #0
    1a18:	bl	0 <memset>
    1a1c:	ldrh	r3, [r7, #8]
    1a20:	cmp	r3, #0
    1a24:	bne	1f48 <gen_table+0x9f4>
    1a28:	movw	r6, #0
    1a2c:	movt	r6, #0
    1a30:	add	r2, sp, #616	; 0x268
    1a34:	mov	r1, r7
    1a38:	ldr	r0, [r7, #12]
    1a3c:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1a40:	ldr	r3, [sp, #68]	; 0x44
    1a44:	ldrh	r3, [r3, #8]
    1a48:	cmp	r3, #0
    1a4c:	bne	260c <gen_table+0x10b8>
    1a50:	ldr	r3, [sp, #68]	; 0x44
    1a54:	add	r2, sp, #836	; 0x344
    1a58:	mov	r1, r3
    1a5c:	ldr	r0, [r3, #12]
    1a60:	bl	0 <__flatcc_fb_scoped_symbol_name>
    1a64:	ldr	ip, [r4, #4]
    1a68:	add	r2, sp, #616	; 0x268
    1a6c:	add	r3, sp, #836	; 0x344
    1a70:	movw	r1, #0
    1a74:	movt	r1, #0
    1a78:	str	r2, [sp, #8]
    1a7c:	mov	r2, r5
    1a80:	str	r6, [sp, #12]
    1a84:	ldr	r0, [r5, #204]	; 0xcc
    1a88:	ldr	lr, [ip]
    1a8c:	str	lr, [sp, #4]
    1a90:	ldr	ip, [ip, #4]
    1a94:	str	ip, [sp]
    1a98:	bl	0 <fprintf>
    1a9c:	ldrh	r3, [r4, #72]	; 0x48
    1aa0:	tst	r3, #128	; 0x80
    1aa4:	bne	191c <gen_table+0x3c8>
    1aa8:	b	18b0 <gen_table+0x35c>
    1aac:	cmp	r3, #4
    1ab0:	ldrd	r2, [r4, #96]	; 0x60
    1ab4:	ldr	r0, [r5, #204]	; 0xcc
    1ab8:	strd	r2, [sp]
    1abc:	beq	1f90 <gen_table+0xa3c>
    1ac0:	ldr	r3, [sp, #40]	; 0x28
    1ac4:	movw	r1, #0
    1ac8:	movt	r1, #0
    1acc:	mov	r2, r5
    1ad0:	str	fp, [sp, #8]
    1ad4:	str	r3, [sp, #12]
    1ad8:	add	r3, sp, #396	; 0x18c
    1adc:	str	r7, [sp, #16]
    1ae0:	str	r3, [sp, #20]
    1ae4:	str	r6, [sp, #24]
    1ae8:	bl	0 <fprintf>
    1aec:	ldrh	r3, [r4, #72]	; 0x48
    1af0:	tst	r3, #128	; 0x80
    1af4:	bne	191c <gen_table+0x3c8>
    1af8:	b	18b0 <gen_table+0x35c>
    1afc:	ldr	r3, [sp, #40]	; 0x28
    1b00:	add	r0, sp, #396	; 0x18c
    1b04:	movw	r1, #0
    1b08:	movt	r1, #0
    1b0c:	str	fp, [sp, #8]
    1b10:	mov	r2, r5
    1b14:	str	r3, [sp, #12]
    1b18:	mov	r3, r5
    1b1c:	str	r7, [sp, #16]
    1b20:	str	r0, [sp, #20]
    1b24:	str	r6, [sp, #24]
    1b28:	ldrd	r6, [r4, #96]	; 0x60
    1b2c:	ldr	r0, [r5, #204]	; 0xcc
    1b30:	strd	r6, [sp]
    1b34:	bl	0 <fprintf>
    1b38:	ldrh	r3, [r4, #72]	; 0x48
    1b3c:	tst	r3, #128	; 0x80
    1b40:	bne	191c <gen_table+0x3c8>
    1b44:	b	18b0 <gen_table+0x35c>
    1b48:	movw	r1, #0
    1b4c:	movt	r1, #0
    1b50:	str	fp, [sp, #8]
    1b54:	ldr	r3, [sp, #40]	; 0x28
    1b58:	mov	r2, r5
    1b5c:	str	r3, [sp, #12]
    1b60:	add	r3, sp, #396	; 0x18c
    1b64:	str	r7, [sp, #16]
    1b68:	str	r3, [sp, #20]
    1b6c:	b	18fc <gen_table+0x3a8>
    1b70:	movw	r1, #0
    1b74:	movt	r1, #0
    1b78:	str	fp, [sp, #8]
    1b7c:	b	1b54 <gen_table+0x600>
    1b80:	ldrh	r1, [r4, #56]	; 0x38
    1b84:	ldr	r3, [r2, #40]	; 0x28
    1b88:	sub	r2, r1, #3
    1b8c:	cmp	r2, #3
    1b90:	ldrls	pc, [pc, r2, lsl #2]
    1b94:	b	2694 <gen_table+0x1140>
    1b98:	.word	0x000023b0
    1b9c:	.word	0x00002388
    1ba0:	.word	0x0000234c
    1ba4:	.word	0x000021a4
    1ba8:	cmp	r0, #8
    1bac:	bhi	2628 <gen_table+0x10d4>
    1bb0:	str	sl, [sp, #60]	; 0x3c
    1bb4:	add	r8, r8, r3
    1bb8:	add	r6, sp, #76	; 0x4c
    1bbc:	ldr	r2, [r8, #108]	; 0x6c
    1bc0:	movw	r1, #0
    1bc4:	movt	r1, #0
    1bc8:	mov	r0, r6
    1bcc:	ldrd	r8, [r4, #48]	; 0x30
    1bd0:	strd	r8, [sp]
    1bd4:	bl	0 <sprintf>
    1bd8:	ldr	r3, [sp, #40]	; 0x28
    1bdc:	movw	r1, #0
    1be0:	movt	r1, #0
    1be4:	str	fp, [sp, #8]
    1be8:	mov	r2, r5
    1bec:	str	r3, [sp, #12]
    1bf0:	ldr	r3, [sp, #64]	; 0x40
    1bf4:	str	r7, [sp, #16]
    1bf8:	str	r5, [sp, #20]
    1bfc:	str	r6, [sp, #36]	; 0x24
    1c00:	str	r3, [sp, #24]
    1c04:	ldr	r3, [sp, #60]	; 0x3c
    1c08:	str	r3, [sp, #28]
    1c0c:	ldr	r3, [sp, #56]	; 0x38
    1c10:	str	r3, [sp, #32]
    1c14:	ldrd	r8, [r4, #96]	; 0x60
    1c18:	ldr	r0, [r5, #204]	; 0xcc
    1c1c:	strd	r8, [sp]
    1c20:	bl	0 <fprintf>
    1c24:	ldr	r3, [r5, #212]	; 0xd4
    1c28:	ldr	r3, [r3, #32]
    1c2c:	cmp	r3, #0
    1c30:	bne	1c70 <gen_table+0x71c>
    1c34:	ldrh	r3, [r4, #72]	; 0x48
    1c38:	tst	r3, #128	; 0x80
    1c3c:	beq	18b0 <gen_table+0x35c>
    1c40:	ldr	r3, [sp, #40]	; 0x28
    1c44:	movw	r1, #0
    1c48:	movt	r1, #0
    1c4c:	mov	r2, r5
    1c50:	ldr	r0, [sp, #60]	; 0x3c
    1c54:	stm	sp, {r3, r7}
    1c58:	mov	r3, fp
    1c5c:	str	r0, [sp, #8]
    1c60:	ldr	r0, [sp, #56]	; 0x38
    1c64:	str	r0, [sp, #12]
    1c68:	ldr	r0, [r5, #204]	; 0xcc
    1c6c:	bl	0 <fprintf>
    1c70:	ldrh	r3, [r4, #72]	; 0x48
    1c74:	tst	r3, #128	; 0x80
    1c78:	beq	18b0 <gen_table+0x35c>
    1c7c:	ldr	r3, [sp, #52]	; 0x34
    1c80:	cmp	r3, #0
    1c84:	ldr	r3, [r5, #204]	; 0xcc
    1c88:	bne	1fd0 <gen_table+0xa7c>
    1c8c:	mov	r2, #61	; 0x3d
    1c90:	mov	r1, #1
    1c94:	movw	r0, #0
    1c98:	movt	r0, #0
    1c9c:	bl	0 <fwrite>
    1ca0:	ldr	r3, [sp, #40]	; 0x28
    1ca4:	movw	r1, #0
    1ca8:	movt	r1, #0
    1cac:	mov	r2, r5
    1cb0:	ldr	r0, [sp, #60]	; 0x3c
    1cb4:	stm	sp, {r3, r7}
    1cb8:	mov	r3, fp
    1cbc:	str	r0, [sp, #8]
    1cc0:	ldr	r0, [sp, #56]	; 0x38
    1cc4:	str	r0, [sp, #12]
    1cc8:	ldr	r0, [r5, #204]	; 0xcc
    1ccc:	bl	0 <fprintf>
    1cd0:	ldr	r3, [r5, #212]	; 0xd4
    1cd4:	ldr	r3, [r3, #136]	; 0x88
    1cd8:	cmp	r3, #0
    1cdc:	beq	1d14 <gen_table+0x7c0>
    1ce0:	ldr	r3, [sp, #40]	; 0x28
    1ce4:	movw	r1, #0
    1ce8:	movt	r1, #0
    1cec:	mov	r2, r5
    1cf0:	ldr	r0, [sp, #60]	; 0x3c
    1cf4:	stm	sp, {r3, r7}
    1cf8:	mov	r3, fp
    1cfc:	str	r0, [sp, #8]
    1d00:	ldr	r0, [sp, #56]	; 0x38
    1d04:	str	r5, [sp, #16]
    1d08:	str	r0, [sp, #12]
    1d0c:	ldr	r0, [r5, #204]	; 0xcc
    1d10:	bl	0 <fprintf>
    1d14:	ldr	r9, [sp, #40]	; 0x28
    1d18:	mov	r3, fp
    1d1c:	mov	r2, r5
    1d20:	movw	r1, #0
    1d24:	movt	r1, #0
    1d28:	ldr	r8, [sp, #56]	; 0x38
    1d2c:	ldr	r6, [sp, #60]	; 0x3c
    1d30:	str	r9, [sp]
    1d34:	str	r7, [sp, #4]
    1d38:	str	r6, [sp, #8]
    1d3c:	str	r8, [sp, #12]
    1d40:	ldr	r0, [r5, #204]	; 0xcc
    1d44:	bl	0 <fprintf>
    1d48:	mov	r3, fp
    1d4c:	movw	r1, #0
    1d50:	movt	r1, #0
    1d54:	mov	r2, r5
    1d58:	str	r9, [sp]
    1d5c:	str	r7, [sp, #4]
    1d60:	str	r6, [sp, #8]
    1d64:	str	r8, [sp, #12]
    1d68:	ldr	r0, [r5, #204]	; 0xcc
    1d6c:	bl	0 <fprintf>
    1d70:	ldr	r3, [r5, #212]	; 0xd4
    1d74:	ldr	r3, [r3, #136]	; 0x88
    1d78:	cmp	r3, #0
    1d7c:	bne	1f1c <gen_table+0x9c8>
    1d80:	mov	r3, #1
    1d84:	str	r3, [sp, #52]	; 0x34
    1d88:	b	18b0 <gen_table+0x35c>
    1d8c:	cmp	r0, #8
    1d90:	str	sl, [sp, #60]	; 0x3c
    1d94:	bhi	2628 <gen_table+0x10d4>
    1d98:	add	r8, r8, r3
    1d9c:	add	r6, sp, #76	; 0x4c
    1da0:	ldr	r2, [r8, #108]	; 0x6c
    1da4:	mov	r0, r6
    1da8:	movw	r1, #0
    1dac:	movt	r1, #0
    1db0:	ldrd	r8, [r4, #48]	; 0x30
    1db4:	strd	r8, [sp]
    1db8:	bl	0 <sprintf>
    1dbc:	b	1bd8 <gen_table+0x684>
    1dc0:	cmp	r1, #11
    1dc4:	bne	219c <gen_table+0xc48>
    1dc8:	vldr	d7, [r4, #48]	; 0x30
    1dcc:	add	r6, sp, #76	; 0x4c
    1dd0:	movw	r1, #0
    1dd4:	movt	r1, #0
    1dd8:	mov	r0, r6
    1ddc:	str	sl, [sp, #60]	; 0x3c
    1de0:	vcvt.f32.f64	s14, d7
    1de4:	vcvt.f64.f32	d7, s14
    1de8:	vmov	r2, r3, d7
    1dec:	bl	0 <sprintf>
    1df0:	b	1bd8 <gen_table+0x684>
    1df4:	cmp	r0, #8
    1df8:	str	sl, [sp, #60]	; 0x3c
    1dfc:	bhi	2628 <gen_table+0x10d4>
    1e00:	add	r8, r8, r3
    1e04:	add	r6, sp, #76	; 0x4c
    1e08:	ldrb	r3, [r4, #48]	; 0x30
    1e0c:	mov	r0, r6
    1e10:	movw	r1, #0
    1e14:	movt	r1, #0
    1e18:	ldr	r2, [r8, #108]	; 0x6c
    1e1c:	bl	0 <sprintf>
    1e20:	b	1bd8 <gen_table+0x684>
    1e24:	movw	r1, #0
    1e28:	movt	r1, #0
    1e2c:	str	r7, [sp]
    1e30:	mov	r2, fp
    1e34:	ldr	r0, [r5, #204]	; 0xcc
    1e38:	bl	0 <fprintf>
    1e3c:	b	18b0 <gen_table+0x35c>
    1e40:	ldr	r3, [sp, #40]	; 0x28
    1e44:	movw	r1, #0
    1e48:	movt	r1, #0
    1e4c:	mov	r2, r5
    1e50:	stm	sp, {r3, r7}
    1e54:	mov	r3, fp
    1e58:	ldr	r0, [r5, #204]	; 0xcc
    1e5c:	bl	0 <fprintf>
    1e60:	ldrh	r3, [r4, #72]	; 0x48
    1e64:	tst	r3, #128	; 0x80
    1e68:	beq	18b0 <gen_table+0x35c>
    1e6c:	ldr	r3, [sp, #52]	; 0x34
    1e70:	ldr	r0, [r5, #204]	; 0xcc
    1e74:	cmp	r3, #0
    1e78:	bne	2074 <gen_table+0xb20>
    1e7c:	ldr	r2, [sp, #40]	; 0x28
    1e80:	mov	r3, fp
    1e84:	movw	r1, #0
    1e88:	movt	r1, #0
    1e8c:	stm	sp, {r2, r7}
    1e90:	mov	r2, r5
    1e94:	bl	0 <fprintf>
    1e98:	ldr	r3, [r5, #212]	; 0xd4
    1e9c:	ldr	r3, [r3, #136]	; 0x88
    1ea0:	cmp	r3, #0
    1ea4:	beq	1ec8 <gen_table+0x974>
    1ea8:	ldr	r3, [sp, #40]	; 0x28
    1eac:	movw	r1, #0
    1eb0:	movt	r1, #0
    1eb4:	mov	r2, r5
    1eb8:	stm	sp, {r3, r7}
    1ebc:	mov	r3, fp
    1ec0:	ldr	r0, [r5, #204]	; 0xcc
    1ec4:	bl	0 <fprintf>
    1ec8:	ldr	r6, [sp, #40]	; 0x28
    1ecc:	mov	r2, r5
    1ed0:	movw	r1, #0
    1ed4:	movt	r1, #0
    1ed8:	mov	r3, r6
    1edc:	stm	sp, {r3, r7}
    1ee0:	mov	r3, fp
    1ee4:	ldr	r0, [r5, #204]	; 0xcc
    1ee8:	bl	0 <fprintf>
    1eec:	mov	r3, r6
    1ef0:	movw	r1, #0
    1ef4:	movt	r1, #0
    1ef8:	mov	r2, r5
    1efc:	stm	sp, {r3, r7}
    1f00:	mov	r3, fp
    1f04:	ldr	r0, [r5, #204]	; 0xcc
    1f08:	bl	0 <fprintf>
    1f0c:	ldr	r3, [r5, #212]	; 0xd4
    1f10:	ldr	r3, [r3, #136]	; 0x88
    1f14:	cmp	r3, #0
    1f18:	beq	1d80 <gen_table+0x82c>
    1f1c:	ldr	r3, [sp, #40]	; 0x28
    1f20:	mov	ip, #1
    1f24:	movw	r1, #0
    1f28:	movt	r1, #0
    1f2c:	mov	r2, fp
    1f30:	stm	sp, {r3, r7}
    1f34:	mov	r3, fp
    1f38:	ldr	r0, [r5, #204]	; 0xcc
    1f3c:	str	ip, [sp, #52]	; 0x34
    1f40:	bl	0 <fprintf>
    1f44:	b	18b0 <gen_table+0x35c>
    1f48:	cmp	r3, #1
    1f4c:	bne	262c <gen_table+0x10d8>
    1f50:	movw	r6, #0
    1f54:	movt	r6, #0
    1f58:	b	1a30 <gen_table+0x4dc>
    1f5c:	ldrh	r3, [r4, #72]	; 0x48
    1f60:	tst	r3, #128	; 0x80
    1f64:	beq	18b0 <gen_table+0x35c>
    1f68:	b	191c <gen_table+0x3c8>
    1f6c:	ldrh	r3, [r4, #56]	; 0x38
    1f70:	sub	r3, r3, #3
    1f74:	cmp	r3, #3
    1f78:	ldrls	pc, [pc, r3, lsl #2]
    1f7c:	b	2694 <gen_table+0x1140>
    1f80:	.word	0x00002164
    1f84:	.word	0x00002138
    1f88:	.word	0x0000210c
    1f8c:	.word	0x000020e0
    1f90:	ldr	r2, [sp, #40]	; 0x28
    1f94:	add	ip, sp, #396	; 0x18c
    1f98:	mov	r3, r5
    1f9c:	movw	r1, #0
    1fa0:	movt	r1, #0
    1fa4:	str	fp, [sp, #8]
    1fa8:	str	r2, [sp, #12]
    1fac:	mov	r2, r5
    1fb0:	str	r7, [sp, #16]
    1fb4:	str	ip, [sp, #20]
    1fb8:	str	r6, [sp, #24]
    1fbc:	bl	0 <fprintf>
    1fc0:	ldrh	r3, [r4, #72]	; 0x48
    1fc4:	tst	r3, #128	; 0x80
    1fc8:	bne	191c <gen_table+0x3c8>
    1fcc:	b	18b0 <gen_table+0x35c>
    1fd0:	mov	r2, #66	; 0x42
    1fd4:	mov	r1, #1
    1fd8:	movw	r0, #0
    1fdc:	movt	r0, #0
    1fe0:	bl	0 <fwrite>
    1fe4:	mov	r2, #61	; 0x3d
    1fe8:	mov	r1, #1
    1fec:	ldr	r3, [r5, #204]	; 0xcc
    1ff0:	movw	r0, #0
    1ff4:	movt	r0, #0
    1ff8:	bl	0 <fwrite>
    1ffc:	ldr	r3, [sp, #40]	; 0x28
    2000:	movw	r1, #0
    2004:	movt	r1, #0
    2008:	mov	r2, r5
    200c:	ldr	r0, [sp, #60]	; 0x3c
    2010:	stm	sp, {r3, r7}
    2014:	mov	r3, fp
    2018:	str	r0, [sp, #8]
    201c:	ldr	r0, [sp, #56]	; 0x38
    2020:	str	r0, [sp, #12]
    2024:	ldr	r0, [r5, #204]	; 0xcc
    2028:	bl	0 <fprintf>
    202c:	ldr	r3, [r5, #212]	; 0xd4
    2030:	ldr	r3, [r3, #136]	; 0x88
    2034:	cmp	r3, #0
    2038:	beq	1d80 <gen_table+0x82c>
    203c:	ldr	r3, [sp, #40]	; 0x28
    2040:	movw	r1, #0
    2044:	movt	r1, #0
    2048:	mov	r2, r5
    204c:	ldr	r0, [sp, #60]	; 0x3c
    2050:	stm	sp, {r3, r7}
    2054:	mov	r3, fp
    2058:	str	r0, [sp, #8]
    205c:	ldr	r0, [sp, #56]	; 0x38
    2060:	str	r5, [sp, #16]
    2064:	str	r0, [sp, #12]
    2068:	ldr	r0, [r5, #204]	; 0xcc
    206c:	bl	0 <fprintf>
    2070:	b	18b0 <gen_table+0x35c>
    2074:	mov	r3, r0
    2078:	mov	r2, #66	; 0x42
    207c:	mov	r1, #1
    2080:	movw	r0, #0
    2084:	movt	r0, #0
    2088:	bl	0 <fwrite>
    208c:	ldr	r3, [sp, #40]	; 0x28
    2090:	movw	r1, #0
    2094:	movt	r1, #0
    2098:	mov	r2, r5
    209c:	stm	sp, {r3, r7}
    20a0:	mov	r3, fp
    20a4:	ldr	r0, [r5, #204]	; 0xcc
    20a8:	bl	0 <fprintf>
    20ac:	ldr	r3, [r5, #212]	; 0xd4
    20b0:	ldr	r3, [r3, #136]	; 0x88
    20b4:	cmp	r3, #0
    20b8:	beq	1d80 <gen_table+0x82c>
    20bc:	ldr	r3, [sp, #40]	; 0x28
    20c0:	movw	r1, #0
    20c4:	movt	r1, #0
    20c8:	mov	r2, r5
    20cc:	stm	sp, {r3, r7}
    20d0:	mov	r3, fp
    20d4:	ldr	r0, [r5, #204]	; 0xcc
    20d8:	bl	0 <fprintf>
    20dc:	b	18b0 <gen_table+0x35c>
    20e0:	movw	r3, #0
    20e4:	movt	r3, #0
    20e8:	movw	r8, #0
    20ec:	movt	r8, #0
    20f0:	str	r3, [sp, #56]	; 0x38
    20f4:	movw	r3, #0
    20f8:	movt	r3, #0
    20fc:	str	r5, [sp, #60]	; 0x3c
    2100:	str	r3, [sp, #64]	; 0x40
    2104:	mov	r3, #16
    2108:	b	1e00 <gen_table+0x8ac>
    210c:	movw	r3, #0
    2110:	movt	r3, #0
    2114:	str	r5, [sp, #60]	; 0x3c
    2118:	movw	r8, #0
    211c:	movt	r8, #0
    2120:	str	r3, [sp, #64]	; 0x40
    2124:	movw	r3, #0
    2128:	movt	r3, #0
    212c:	str	r3, [sp, #56]	; 0x38
    2130:	mov	r3, #16
    2134:	b	1bb4 <gen_table+0x660>
    2138:	movw	r3, #0
    213c:	movt	r3, #0
    2140:	movw	r8, #0
    2144:	movt	r8, #0
    2148:	str	r3, [sp, #56]	; 0x38
    214c:	movw	r3, #0
    2150:	movt	r3, #0
    2154:	str	r5, [sp, #60]	; 0x3c
    2158:	str	r3, [sp, #64]	; 0x40
    215c:	mov	r3, #16
    2160:	b	1d98 <gen_table+0x844>
    2164:	movw	r3, #0
    2168:	movt	r3, #0
    216c:	str	r3, [sp, #56]	; 0x38
    2170:	movw	r3, #0
    2174:	movt	r3, #0
    2178:	str	r5, [sp, #60]	; 0x3c
    217c:	str	r3, [sp, #64]	; 0x40
    2180:	add	r6, sp, #76	; 0x4c
    2184:	movw	r1, #0
    2188:	movt	r1, #0
    218c:	mov	r0, r6
    2190:	ldrd	r2, [r4, #48]	; 0x30
    2194:	bl	0 <sprintf>
    2198:	b	1bd8 <gen_table+0x684>
    219c:	str	sl, [sp, #60]	; 0x3c
    21a0:	b	2180 <gen_table+0xc2c>
    21a4:	sub	r2, r3, #1
    21a8:	cmp	r2, #8
    21ac:	bhi	2628 <gen_table+0x10d4>
    21b0:	movw	r8, #0
    21b4:	movt	r8, #0
    21b8:	ldrb	r3, [r4, #48]	; 0x30
    21bc:	add	r2, r8, r2, lsl #2
    21c0:	add	r6, sp, #76	; 0x4c
    21c4:	movw	r1, #0
    21c8:	movt	r1, #0
    21cc:	mov	r0, r6
    21d0:	ldr	r2, [r2, #108]	; 0x6c
    21d4:	bl	0 <sprintf>
    21d8:	ldr	r3, [sp, #40]	; 0x28
    21dc:	movw	r1, #0
    21e0:	movt	r1, #0
    21e4:	str	fp, [sp, #8]
    21e8:	mov	r2, r5
    21ec:	str	r3, [sp, #12]
    21f0:	add	r3, sp, #396	; 0x18c
    21f4:	str	r7, [sp, #16]
    21f8:	str	r3, [sp, #20]
    21fc:	str	r3, [sp, #24]
    2200:	str	r6, [sp, #28]
    2204:	ldrd	r8, [r4, #96]	; 0x60
    2208:	ldr	r0, [r5, #204]	; 0xcc
    220c:	strd	r8, [sp]
    2210:	bl	0 <fprintf>
    2214:	ldr	r3, [r5, #212]	; 0xd4
    2218:	ldr	r3, [r3, #32]
    221c:	cmp	r3, #0
    2220:	bne	2258 <gen_table+0xd04>
    2224:	ldrh	r3, [r4, #72]	; 0x48
    2228:	tst	r3, #128	; 0x80
    222c:	beq	18b0 <gen_table+0x35c>
    2230:	ldr	r3, [sp, #40]	; 0x28
    2234:	add	r0, sp, #396	; 0x18c
    2238:	movw	r1, #0
    223c:	movt	r1, #0
    2240:	mov	r2, r5
    2244:	stm	sp, {r3, r7}
    2248:	mov	r3, fp
    224c:	str	r0, [sp, #8]
    2250:	ldr	r0, [r5, #204]	; 0xcc
    2254:	bl	0 <fprintf>
    2258:	ldrh	r3, [r4, #72]	; 0x48
    225c:	tst	r3, #128	; 0x80
    2260:	beq	18b0 <gen_table+0x35c>
    2264:	ldr	r3, [sp, #52]	; 0x34
    2268:	cmp	r3, #0
    226c:	ldr	r3, [r5, #204]	; 0xcc
    2270:	bne	23d4 <gen_table+0xe80>
    2274:	mov	r2, #61	; 0x3d
    2278:	mov	r1, #1
    227c:	movw	r0, #0
    2280:	movt	r0, #0
    2284:	bl	0 <fwrite>
    2288:	ldr	r3, [sp, #40]	; 0x28
    228c:	add	r0, sp, #396	; 0x18c
    2290:	movw	r1, #0
    2294:	movt	r1, #0
    2298:	mov	r2, r5
    229c:	stm	sp, {r3, r7}
    22a0:	mov	r3, fp
    22a4:	str	r0, [sp, #8]
    22a8:	ldr	r0, [r5, #204]	; 0xcc
    22ac:	bl	0 <fprintf>
    22b0:	ldr	r3, [r5, #212]	; 0xd4
    22b4:	ldr	r3, [r3, #136]	; 0x88
    22b8:	cmp	r3, #0
    22bc:	beq	22ec <gen_table+0xd98>
    22c0:	ldr	r3, [sp, #40]	; 0x28
    22c4:	add	r0, sp, #396	; 0x18c
    22c8:	movw	r1, #0
    22cc:	movt	r1, #0
    22d0:	mov	r2, r5
    22d4:	stm	sp, {r3, r7}
    22d8:	mov	r3, fp
    22dc:	str	r0, [sp, #8]
    22e0:	str	r5, [sp, #12]
    22e4:	ldr	r0, [r5, #204]	; 0xcc
    22e8:	bl	0 <fprintf>
    22ec:	ldr	r6, [sp, #40]	; 0x28
    22f0:	add	r0, sp, #396	; 0x18c
    22f4:	mov	r3, fp
    22f8:	mov	r2, r5
    22fc:	movw	r1, #0
    2300:	movt	r1, #0
    2304:	strd	r6, [sp]
    2308:	str	r0, [sp, #8]
    230c:	ldr	r0, [r5, #204]	; 0xcc
    2310:	bl	0 <fprintf>
    2314:	add	r0, sp, #396	; 0x18c
    2318:	mov	r3, fp
    231c:	strd	r6, [sp]
    2320:	movw	r1, #0
    2324:	movt	r1, #0
    2328:	mov	r2, r5
    232c:	str	r0, [sp, #8]
    2330:	ldr	r0, [r5, #204]	; 0xcc
    2334:	bl	0 <fprintf>
    2338:	ldr	r3, [r5, #212]	; 0xd4
    233c:	ldr	r3, [r3, #136]	; 0x88
    2340:	cmp	r3, #0
    2344:	beq	1d80 <gen_table+0x82c>
    2348:	b	1f1c <gen_table+0x9c8>
    234c:	sub	r3, r3, #1
    2350:	cmp	r3, #8
    2354:	bhi	2628 <gen_table+0x10d4>
    2358:	movw	r8, #0
    235c:	movt	r8, #0
    2360:	add	r3, r8, r3, lsl #2
    2364:	movw	r1, #0
    2368:	movt	r1, #0
    236c:	add	r6, sp, #76	; 0x4c
    2370:	ldrd	r8, [r4, #48]	; 0x30
    2374:	mov	r0, r6
    2378:	ldr	r2, [r3, #108]	; 0x6c
    237c:	strd	r8, [sp]
    2380:	bl	0 <sprintf>
    2384:	b	21d8 <gen_table+0xc84>
    2388:	sub	r3, r3, #1
    238c:	cmp	r3, #8
    2390:	bhi	2628 <gen_table+0x10d4>
    2394:	movw	r8, #0
    2398:	movt	r8, #0
    239c:	movw	r1, #0
    23a0:	movt	r1, #0
    23a4:	add	r3, r8, r3, lsl #2
    23a8:	add	r6, sp, #76	; 0x4c
    23ac:	b	2370 <gen_table+0xe1c>
    23b0:	cmp	r3, #11
    23b4:	beq	2468 <gen_table+0xf14>
    23b8:	add	r6, sp, #76	; 0x4c
    23bc:	movw	r1, #0
    23c0:	movt	r1, #0
    23c4:	mov	r0, r6
    23c8:	ldrd	r2, [r4, #48]	; 0x30
    23cc:	bl	0 <sprintf>
    23d0:	b	21d8 <gen_table+0xc84>
    23d4:	mov	r2, #66	; 0x42
    23d8:	mov	r1, #1
    23dc:	movw	r0, #0
    23e0:	movt	r0, #0
    23e4:	bl	0 <fwrite>
    23e8:	mov	r2, #61	; 0x3d
    23ec:	mov	r1, #1
    23f0:	ldr	r3, [r5, #204]	; 0xcc
    23f4:	movw	r0, #0
    23f8:	movt	r0, #0
    23fc:	bl	0 <fwrite>
    2400:	ldr	r3, [sp, #40]	; 0x28
    2404:	add	r0, sp, #396	; 0x18c
    2408:	movw	r1, #0
    240c:	movt	r1, #0
    2410:	mov	r2, r5
    2414:	stm	sp, {r3, r7}
    2418:	mov	r3, fp
    241c:	str	r0, [sp, #8]
    2420:	ldr	r0, [r5, #204]	; 0xcc
    2424:	bl	0 <fprintf>
    2428:	ldr	r3, [r5, #212]	; 0xd4
    242c:	ldr	r3, [r3, #136]	; 0x88
    2430:	cmp	r3, #0
    2434:	beq	1d80 <gen_table+0x82c>
    2438:	ldr	r3, [sp, #40]	; 0x28
    243c:	add	r0, sp, #396	; 0x18c
    2440:	movw	r1, #0
    2444:	movt	r1, #0
    2448:	mov	r2, r5
    244c:	stm	sp, {r3, r7}
    2450:	mov	r3, fp
    2454:	str	r0, [sp, #8]
    2458:	str	r5, [sp, #12]
    245c:	ldr	r0, [r5, #204]	; 0xcc
    2460:	bl	0 <fprintf>
    2464:	b	18b0 <gen_table+0x35c>
    2468:	vldr	d7, [r4, #48]	; 0x30
    246c:	add	r6, sp, #76	; 0x4c
    2470:	movw	r1, #0
    2474:	movt	r1, #0
    2478:	mov	r0, r6
    247c:	vcvt.f32.f64	s14, d7
    2480:	vcvt.f64.f32	d7, s14
    2484:	vmov	r2, r3, d7
    2488:	bl	0 <sprintf>
    248c:	b	21d8 <gen_table+0xc84>
    2490:	movw	r1, #0
    2494:	movt	r1, #0
    2498:	movw	r3, #0
    249c:	movt	r3, #0
    24a0:	movw	r2, #0
    24a4:	movt	r2, #0
    24a8:	str	r1, [sp]
    24ac:	movw	r1, #0
    24b0:	movt	r1, #0
    24b4:	ldr	r0, [r3]
    24b8:	movw	r3, #1599	; 0x63f
    24bc:	bl	0 <fprintf>
    24c0:	movw	r1, #0
    24c4:	movt	r1, #0
    24c8:	ldr	r3, [pc, #528]	; 26e0 <gen_table+0x118c>
    24cc:	movw	r0, #0
    24d0:	movt	r0, #0
    24d4:	movw	r2, #1599	; 0x63f
    24d8:	bl	0 <__assert_fail>
    24dc:	movw	r1, #0
    24e0:	movt	r1, #0
    24e4:	movw	r3, #0
    24e8:	movt	r3, #0
    24ec:	movw	r2, #0
    24f0:	movt	r2, #0
    24f4:	str	r1, [sp]
    24f8:	movw	r1, #0
    24fc:	movt	r1, #0
    2500:	ldr	r0, [r3]
    2504:	mov	r3, #186	; 0xba
    2508:	bl	0 <fprintf>
    250c:	movw	r1, #0
    2510:	movt	r1, #0
    2514:	ldr	r3, [pc, #456]	; 26e4 <gen_table+0x1190>
    2518:	movw	r0, #0
    251c:	movt	r0, #0
    2520:	mov	r2, #186	; 0xba
    2524:	bl	0 <__assert_fail>
    2528:	movw	r1, #0
    252c:	movt	r1, #0
    2530:	movw	r3, #0
    2534:	movt	r3, #0
    2538:	movw	r2, #0
    253c:	movt	r2, #0
    2540:	str	r1, [sp]
    2544:	movw	r1, #0
    2548:	movt	r1, #0
    254c:	ldr	r0, [r3]
    2550:	mov	r3, #141	; 0x8d
    2554:	bl	0 <fprintf>
    2558:	movw	r1, #0
    255c:	movt	r1, #0
    2560:	ldr	r3, [pc, #384]	; 26e8 <gen_table+0x1194>
    2564:	movw	r0, #0
    2568:	movt	r0, #0
    256c:	mov	r2, #141	; 0x8d
    2570:	bl	0 <__assert_fail>
    2574:	movw	r1, #0
    2578:	movt	r1, #0
    257c:	movw	r3, #0
    2580:	movt	r3, #0
    2584:	movw	r2, #0
    2588:	movt	r2, #0
    258c:	str	r1, [sp]
    2590:	movw	r1, #0
    2594:	movt	r1, #0
    2598:	ldr	r0, [r3]
    259c:	mov	r3, #1568	; 0x620
    25a0:	bl	0 <fprintf>
    25a4:	movw	r1, #0
    25a8:	movt	r1, #0
    25ac:	ldr	r3, [pc, #300]	; 26e0 <gen_table+0x118c>
    25b0:	movw	r0, #0
    25b4:	movt	r0, #0
    25b8:	mov	r2, #1568	; 0x620
    25bc:	bl	0 <__assert_fail>
    25c0:	movw	r1, #0
    25c4:	movt	r1, #0
    25c8:	movw	r3, #0
    25cc:	movt	r3, #0
    25d0:	movw	r2, #0
    25d4:	movt	r2, #0
    25d8:	str	r1, [sp]
    25dc:	movw	r1, #0
    25e0:	movt	r1, #0
    25e4:	ldr	r0, [r3]
    25e8:	mov	r3, #1584	; 0x630
    25ec:	bl	0 <fprintf>
    25f0:	movw	r1, #0
    25f4:	movt	r1, #0
    25f8:	ldr	r3, [pc, #224]	; 26e0 <gen_table+0x118c>
    25fc:	movw	r0, #0
    2600:	movt	r0, #0
    2604:	mov	r2, #1584	; 0x630
    2608:	bl	0 <__assert_fail>
    260c:	movw	r1, #0
    2610:	movt	r1, #0
    2614:	ldr	r3, [pc, #208]	; 26ec <gen_table+0x1198>
    2618:	movw	r0, #0
    261c:	movt	r0, #0
    2620:	movw	r2, #1343	; 0x53f
    2624:	bl	0 <__assert_fail>
    2628:	bl	16c <scalar_cast.part.10>
    262c:	movw	r1, #0
    2630:	movt	r1, #0
    2634:	movw	r3, #0
    2638:	movt	r3, #0
    263c:	movw	r2, #0
    2640:	movt	r2, #0
    2644:	str	r1, [sp]
    2648:	movw	r1, #0
    264c:	movt	r1, #0
    2650:	ldr	r0, [r3]
    2654:	movw	r3, #1339	; 0x53b
    2658:	bl	0 <fprintf>
    265c:	movw	r1, #0
    2660:	movt	r1, #0
    2664:	movw	r0, #0
    2668:	movt	r0, #0
    266c:	add	r3, r8, #316	; 0x13c
    2670:	movw	r2, #1339	; 0x53b
    2674:	bl	0 <__assert_fail>
    2678:	movw	r1, #0
    267c:	movt	r1, #0
    2680:	ldr	r3, [pc, #88]	; 26e0 <gen_table+0x118c>
    2684:	movw	r0, #0
    2688:	movt	r0, #0
    268c:	movw	r2, #1362	; 0x552
    2690:	bl	0 <__assert_fail>
    2694:	movw	r1, #0
    2698:	movt	r1, #0
    269c:	movw	r3, #0
    26a0:	movt	r3, #0
    26a4:	movw	r2, #0
    26a8:	movt	r2, #0
    26ac:	str	r1, [sp]
    26b0:	movw	r1, #0
    26b4:	movt	r1, #0
    26b8:	ldr	r0, [r3]
    26bc:	mov	r3, #260	; 0x104
    26c0:	bl	0 <fprintf>
    26c4:	movw	r1, #0
    26c8:	movt	r1, #0
    26cc:	ldr	r3, [pc, #28]	; 26f0 <gen_table+0x119c>
    26d0:	movw	r0, #0
    26d4:	movt	r0, #0
    26d8:	mov	r2, #260	; 0x104
    26dc:	bl	0 <__assert_fail>
    26e0:	.word	0x000000ec
    26e4:	.word	0x00000124
    26e8:	.word	0x00000058
    26ec:	.word	0x0000013c
    26f0:	.word	0x00000090

000026f4 <__flatcc_fb_gen_common_c_header>:
    26f4:	strd	r4, [sp, #-12]!
    26f8:	add	r5, r0, #102	; 0x66
    26fc:	mov	r4, r0
    2700:	mov	r3, r5
    2704:	mov	r2, r5
    2708:	ldr	r0, [r0, #204]	; 0xcc
    270c:	movw	r1, #0
    2710:	movt	r1, #0
    2714:	str	lr, [sp, #8]
    2718:	sub	sp, sp, #236	; 0xec
    271c:	bl	0 <fprintf>
    2720:	mov	r2, #81	; 0x51
    2724:	mov	r1, #1
    2728:	ldr	r3, [r4, #204]	; 0xcc
    272c:	movw	r0, #0
    2730:	movt	r0, #0
    2734:	bl	0 <fwrite>
    2738:	mov	r2, #52	; 0x34
    273c:	movw	r0, #0
    2740:	movt	r0, #0
    2744:	mov	r1, #1
    2748:	ldr	r3, [r4, #204]	; 0xcc
    274c:	bl	0 <fwrite>
    2750:	ldr	r3, [r4, #212]	; 0xd4
    2754:	ldr	r2, [r3, #136]	; 0x88
    2758:	cmp	r2, #0
    275c:	beq	3344 <__flatcc_fb_gen_common_c_header+0xc50>
    2760:	ldr	r2, [r3, #140]	; 0x8c
    2764:	ldr	r3, [r4, #204]	; 0xcc
    2768:	cmp	r2, #0
    276c:	bne	3328 <__flatcc_fb_gen_common_c_header+0xc34>
    2770:	mov	r2, #41	; 0x29
    2774:	mov	r1, #1
    2778:	movw	r0, #0
    277c:	movt	r0, #0
    2780:	bl	0 <fwrite>
    2784:	movw	r1, #0
    2788:	movt	r1, #0
    278c:	mov	r0, r4
    2790:	bl	0 <strcmp>
    2794:	cmp	r0, #0
    2798:	bne	32a0 <__flatcc_fb_gen_common_c_header+0xbac>
    279c:	mov	r3, r4
    27a0:	mov	r2, r4
    27a4:	ldr	r0, [r4, #204]	; 0xcc
    27a8:	movw	r1, #0
    27ac:	movt	r1, #0
    27b0:	bl	0 <fprintf>
    27b4:	mov	r3, r4
    27b8:	mov	r2, r4
    27bc:	str	r4, [sp]
    27c0:	movw	r1, #0
    27c4:	movt	r1, #0
    27c8:	str	r4, [sp, #4]
    27cc:	str	r4, [sp, #8]
    27d0:	str	r4, [sp, #12]
    27d4:	str	r4, [sp, #16]
    27d8:	ldr	r0, [r4, #204]	; 0xcc
    27dc:	bl	0 <fprintf>
    27e0:	mov	r3, r4
    27e4:	mov	r2, r4
    27e8:	ldr	r0, [r4, #204]	; 0xcc
    27ec:	movw	r1, #0
    27f0:	movt	r1, #0
    27f4:	bl	0 <fprintf>
    27f8:	mov	r3, r4
    27fc:	movw	r1, #0
    2800:	movt	r1, #0
    2804:	mov	r2, r4
    2808:	str	r4, [sp]
    280c:	str	r4, [sp, #4]
    2810:	ldr	r0, [r4, #204]	; 0xcc
    2814:	bl	0 <fprintf>
    2818:	ldr	r3, [r4, #212]	; 0xd4
    281c:	ldr	r3, [r3, #32]
    2820:	cmp	r3, #0
    2824:	beq	3258 <__flatcc_fb_gen_common_c_header+0xb64>
    2828:	movw	r1, #0
    282c:	movt	r1, #0
    2830:	ldr	r0, [r4, #204]	; 0xcc
    2834:	mov	r2, r4
    2838:	bl	0 <fprintf>
    283c:	mov	r3, r4
    2840:	mov	r2, r4
    2844:	ldr	r0, [r4, #204]	; 0xcc
    2848:	movw	r1, #0
    284c:	movt	r1, #0
    2850:	bl	0 <fprintf>
    2854:	mov	r3, r4
    2858:	mov	r2, r4
    285c:	str	r4, [sp]
    2860:	movw	r1, #0
    2864:	movt	r1, #0
    2868:	str	r4, [sp, #4]
    286c:	str	r4, [sp, #8]
    2870:	ldr	r0, [r4, #204]	; 0xcc
    2874:	bl	0 <fprintf>
    2878:	mov	r3, r4
    287c:	mov	r2, r4
    2880:	str	r4, [sp]
    2884:	movw	r1, #0
    2888:	movt	r1, #0
    288c:	str	r4, [sp, #4]
    2890:	str	r4, [sp, #8]
    2894:	ldr	r0, [r4, #204]	; 0xcc
    2898:	bl	0 <fprintf>
    289c:	mov	r3, r4
    28a0:	mov	r2, r4
    28a4:	str	r4, [sp]
    28a8:	movw	r1, #0
    28ac:	movt	r1, #0
    28b0:	ldr	r0, [r4, #204]	; 0xcc
    28b4:	bl	0 <fprintf>
    28b8:	mov	r3, r4
    28bc:	mov	r2, r4
    28c0:	str	r4, [sp]
    28c4:	movw	r1, #0
    28c8:	movt	r1, #0
    28cc:	ldr	r0, [r4, #204]	; 0xcc
    28d0:	bl	0 <fprintf>
    28d4:	mov	r3, r4
    28d8:	mov	r2, r4
    28dc:	str	r4, [sp]
    28e0:	movw	r1, #0
    28e4:	movt	r1, #0
    28e8:	ldr	r0, [r4, #204]	; 0xcc
    28ec:	bl	0 <fprintf>
    28f0:	mov	r3, r4
    28f4:	movw	r1, #0
    28f8:	movt	r1, #0
    28fc:	mov	r2, r4
    2900:	str	r4, [sp]
    2904:	str	r4, [sp, #4]
    2908:	str	r4, [sp, #8]
    290c:	ldr	r0, [r4, #204]	; 0xcc
    2910:	bl	0 <fprintf>
    2914:	ldr	r3, [r4, #212]	; 0xd4
    2918:	ldr	r3, [r3, #32]
    291c:	cmp	r3, #0
    2920:	beq	321c <__flatcc_fb_gen_common_c_header+0xb28>
    2924:	movw	r1, #0
    2928:	movt	r1, #0
    292c:	ldr	r0, [r4, #204]	; 0xcc
    2930:	mov	r2, r4
    2934:	bl	0 <fprintf>
    2938:	mov	r3, r4
    293c:	mov	r2, r4
    2940:	str	r4, [sp]
    2944:	movw	r1, #0
    2948:	movt	r1, #0
    294c:	str	r4, [sp, #4]
    2950:	ldr	r0, [r4, #204]	; 0xcc
    2954:	bl	0 <fprintf>
    2958:	mov	r3, r4
    295c:	mov	r2, r4
    2960:	ldr	r0, [r4, #204]	; 0xcc
    2964:	movw	r1, #0
    2968:	movt	r1, #0
    296c:	bl	0 <fprintf>
    2970:	mov	r3, r4
    2974:	mov	r2, r4
    2978:	str	r4, [sp]
    297c:	movw	r1, #0
    2980:	movt	r1, #0
    2984:	ldr	r0, [r4, #204]	; 0xcc
    2988:	bl	0 <fprintf>
    298c:	mov	r3, r4
    2990:	mov	r2, r4
    2994:	ldr	r0, [r4, #204]	; 0xcc
    2998:	movw	r1, #0
    299c:	movt	r1, #0
    29a0:	bl	0 <fprintf>
    29a4:	mov	r3, r4
    29a8:	mov	r2, r4
    29ac:	str	r4, [sp]
    29b0:	movw	r1, #0
    29b4:	movt	r1, #0
    29b8:	str	r4, [sp, #4]
    29bc:	ldr	r0, [r4, #204]	; 0xcc
    29c0:	bl	0 <fprintf>
    29c4:	mov	r3, r4
    29c8:	mov	r2, r4
    29cc:	ldr	r0, [r4, #204]	; 0xcc
    29d0:	movw	r1, #0
    29d4:	movt	r1, #0
    29d8:	bl	0 <fprintf>
    29dc:	mov	r3, r4
    29e0:	mov	r2, r4
    29e4:	ldr	r0, [r4, #204]	; 0xcc
    29e8:	movw	r1, #0
    29ec:	movt	r1, #0
    29f0:	bl	0 <fprintf>
    29f4:	mov	r3, r4
    29f8:	mov	r2, r4
    29fc:	str	r4, [sp]
    2a00:	movw	r1, #0
    2a04:	movt	r1, #0
    2a08:	str	r4, [sp, #4]
    2a0c:	ldr	r0, [r4, #204]	; 0xcc
    2a10:	bl	0 <fprintf>
    2a14:	mov	r3, r4
    2a18:	mov	r2, r4
    2a1c:	str	r4, [sp]
    2a20:	movw	r1, #0
    2a24:	movt	r1, #0
    2a28:	str	r4, [sp, #4]
    2a2c:	str	r4, [sp, #8]
    2a30:	str	r4, [sp, #12]
    2a34:	str	r4, [sp, #16]
    2a38:	str	r4, [sp, #20]
    2a3c:	str	r4, [sp, #24]
    2a40:	str	r4, [sp, #28]
    2a44:	str	r4, [sp, #32]
    2a48:	str	r4, [sp, #36]	; 0x24
    2a4c:	ldr	r0, [r4, #204]	; 0xcc
    2a50:	bl	0 <fprintf>
    2a54:	mov	r2, r4
    2a58:	movw	r1, #0
    2a5c:	movt	r1, #0
    2a60:	ldr	r0, [r4, #204]	; 0xcc
    2a64:	bl	0 <fprintf>
    2a68:	mov	r3, r4
    2a6c:	mov	r2, r4
    2a70:	str	r4, [sp]
    2a74:	movw	r1, #0
    2a78:	movt	r1, #0
    2a7c:	str	r4, [sp, #4]
    2a80:	ldr	r0, [r4, #204]	; 0xcc
    2a84:	bl	0 <fprintf>
    2a88:	mov	r3, r4
    2a8c:	mov	r2, r4
    2a90:	str	r4, [sp]
    2a94:	movw	r1, #0
    2a98:	movt	r1, #0
    2a9c:	str	r4, [sp, #4]
    2aa0:	str	r4, [sp, #8]
    2aa4:	str	r4, [sp, #12]
    2aa8:	str	r4, [sp, #16]
    2aac:	str	r4, [sp, #20]
    2ab0:	str	r4, [sp, #24]
    2ab4:	str	r4, [sp, #28]
    2ab8:	str	r4, [sp, #32]
    2abc:	str	r4, [sp, #36]	; 0x24
    2ac0:	str	r4, [sp, #40]	; 0x28
    2ac4:	str	r4, [sp, #44]	; 0x2c
    2ac8:	str	r4, [sp, #48]	; 0x30
    2acc:	str	r4, [sp, #52]	; 0x34
    2ad0:	str	r4, [sp, #56]	; 0x38
    2ad4:	ldr	r0, [r4, #204]	; 0xcc
    2ad8:	bl	0 <fprintf>
    2adc:	mov	r3, r4
    2ae0:	mov	r2, r4
    2ae4:	str	r4, [sp]
    2ae8:	movw	r1, #0
    2aec:	movt	r1, #0
    2af0:	str	r4, [sp, #4]
    2af4:	str	r4, [sp, #8]
    2af8:	str	r4, [sp, #12]
    2afc:	str	r4, [sp, #16]
    2b00:	str	r4, [sp, #20]
    2b04:	ldr	r0, [r4, #204]	; 0xcc
    2b08:	bl	0 <fprintf>
    2b0c:	mov	r3, r4
    2b10:	mov	r2, r4
    2b14:	str	r4, [sp]
    2b18:	movw	r1, #0
    2b1c:	movt	r1, #0
    2b20:	str	r4, [sp, #4]
    2b24:	ldr	r0, [r4, #204]	; 0xcc
    2b28:	bl	0 <fprintf>
    2b2c:	mov	r3, r4
    2b30:	mov	r2, r4
    2b34:	str	r4, [sp]
    2b38:	movw	r1, #0
    2b3c:	movt	r1, #0
    2b40:	str	r4, [sp, #4]
    2b44:	ldr	r0, [r4, #204]	; 0xcc
    2b48:	bl	0 <fprintf>
    2b4c:	mov	r2, r4
    2b50:	movw	r1, #0
    2b54:	movt	r1, #0
    2b58:	ldr	r0, [r4, #204]	; 0xcc
    2b5c:	bl	0 <fprintf>
    2b60:	mov	r2, r4
    2b64:	movw	r1, #0
    2b68:	movt	r1, #0
    2b6c:	ldr	r0, [r4, #204]	; 0xcc
    2b70:	bl	0 <fprintf>
    2b74:	mov	r2, r4
    2b78:	movw	r1, #0
    2b7c:	movt	r1, #0
    2b80:	ldr	r0, [r4, #204]	; 0xcc
    2b84:	bl	0 <fprintf>
    2b88:	mov	r2, r4
    2b8c:	movw	r1, #0
    2b90:	movt	r1, #0
    2b94:	ldr	r0, [r4, #204]	; 0xcc
    2b98:	bl	0 <fprintf>
    2b9c:	mov	r2, r4
    2ba0:	movw	r1, #0
    2ba4:	movt	r1, #0
    2ba8:	ldr	r0, [r4, #204]	; 0xcc
    2bac:	bl	0 <fprintf>
    2bb0:	mov	r3, r4
    2bb4:	mov	r2, r4
    2bb8:	str	r4, [sp]
    2bbc:	movw	r1, #0
    2bc0:	movt	r1, #0
    2bc4:	str	r4, [sp, #4]
    2bc8:	ldr	r0, [r4, #204]	; 0xcc
    2bcc:	bl	0 <fprintf>
    2bd0:	mov	r3, r4
    2bd4:	mov	r2, r4
    2bd8:	str	r4, [sp]
    2bdc:	movw	r1, #0
    2be0:	movt	r1, #0
    2be4:	str	r4, [sp, #4]
    2be8:	str	r4, [sp, #8]
    2bec:	str	r4, [sp, #12]
    2bf0:	ldr	r0, [r4, #204]	; 0xcc
    2bf4:	bl	0 <fprintf>
    2bf8:	mov	r3, r4
    2bfc:	mov	r2, r4
    2c00:	str	r4, [sp]
    2c04:	movw	r1, #0
    2c08:	movt	r1, #0
    2c0c:	ldr	r0, [r4, #204]	; 0xcc
    2c10:	bl	0 <fprintf>
    2c14:	mov	r3, r4
    2c18:	mov	r2, r4
    2c1c:	str	r4, [sp]
    2c20:	movw	r1, #0
    2c24:	movt	r1, #0
    2c28:	str	r4, [sp, #4]
    2c2c:	str	r4, [sp, #8]
    2c30:	str	r4, [sp, #12]
    2c34:	str	r4, [sp, #16]
    2c38:	str	r4, [sp, #20]
    2c3c:	str	r4, [sp, #24]
    2c40:	str	r4, [sp, #28]
    2c44:	str	r4, [sp, #32]
    2c48:	ldr	r0, [r4, #204]	; 0xcc
    2c4c:	bl	0 <fprintf>
    2c50:	mov	r3, r4
    2c54:	mov	r2, r4
    2c58:	ldr	r0, [r4, #204]	; 0xcc
    2c5c:	movw	r1, #0
    2c60:	movt	r1, #0
    2c64:	bl	0 <fprintf>
    2c68:	mov	r3, r4
    2c6c:	mov	r2, r4
    2c70:	str	r4, [sp]
    2c74:	movw	r1, #0
    2c78:	movt	r1, #0
    2c7c:	ldr	r0, [r4, #204]	; 0xcc
    2c80:	bl	0 <fprintf>
    2c84:	mov	r3, r4
    2c88:	mov	r2, r4
    2c8c:	str	r4, [sp]
    2c90:	movw	r1, #0
    2c94:	movt	r1, #0
    2c98:	ldr	r0, [r4, #204]	; 0xcc
    2c9c:	bl	0 <fprintf>
    2ca0:	mov	r2, r4
    2ca4:	movw	r1, #0
    2ca8:	movt	r1, #0
    2cac:	ldr	r0, [r4, #204]	; 0xcc
    2cb0:	bl	0 <fprintf>
    2cb4:	mov	r2, r4
    2cb8:	movw	r1, #0
    2cbc:	movt	r1, #0
    2cc0:	ldr	r0, [r4, #204]	; 0xcc
    2cc4:	bl	0 <fprintf>
    2cc8:	mov	r3, r4
    2ccc:	mov	r2, r4
    2cd0:	ldr	r0, [r4, #204]	; 0xcc
    2cd4:	movw	r1, #0
    2cd8:	movt	r1, #0
    2cdc:	bl	0 <fprintf>
    2ce0:	mov	r3, r4
    2ce4:	mov	r2, r4
    2ce8:	ldr	r0, [r4, #204]	; 0xcc
    2cec:	movw	r1, #0
    2cf0:	movt	r1, #0
    2cf4:	bl	0 <fprintf>
    2cf8:	mov	r3, r4
    2cfc:	mov	r2, r4
    2d00:	str	r4, [sp]
    2d04:	movw	r1, #0
    2d08:	movt	r1, #0
    2d0c:	str	r4, [sp, #4]
    2d10:	str	r4, [sp, #8]
    2d14:	str	r4, [sp, #12]
    2d18:	str	r4, [sp, #16]
    2d1c:	str	r4, [sp, #20]
    2d20:	str	r4, [sp, #24]
    2d24:	str	r4, [sp, #28]
    2d28:	str	r4, [sp, #32]
    2d2c:	ldr	r0, [r4, #204]	; 0xcc
    2d30:	bl	0 <fprintf>
    2d34:	mov	r3, r4
    2d38:	mov	r2, r4
    2d3c:	str	r4, [sp]
    2d40:	movw	r1, #0
    2d44:	movt	r1, #0
    2d48:	str	r4, [sp, #4]
    2d4c:	str	r4, [sp, #8]
    2d50:	str	r4, [sp, #12]
    2d54:	str	r4, [sp, #16]
    2d58:	str	r4, [sp, #20]
    2d5c:	str	r4, [sp, #24]
    2d60:	str	r4, [sp, #28]
    2d64:	str	r4, [sp, #32]
    2d68:	ldr	r0, [r4, #204]	; 0xcc
    2d6c:	bl	0 <fprintf>
    2d70:	mov	r3, r4
    2d74:	mov	r2, r4
    2d78:	str	r4, [sp]
    2d7c:	movw	r1, #0
    2d80:	movt	r1, #0
    2d84:	str	r4, [sp, #4]
    2d88:	str	r4, [sp, #8]
    2d8c:	str	r4, [sp, #12]
    2d90:	str	r4, [sp, #16]
    2d94:	ldr	r0, [r4, #204]	; 0xcc
    2d98:	bl	0 <fprintf>
    2d9c:	mov	r3, r4
    2da0:	mov	r2, r4
    2da4:	str	r4, [sp]
    2da8:	movw	r1, #0
    2dac:	movt	r1, #0
    2db0:	str	r4, [sp, #4]
    2db4:	str	r4, [sp, #8]
    2db8:	str	r4, [sp, #12]
    2dbc:	str	r4, [sp, #16]
    2dc0:	str	r4, [sp, #20]
    2dc4:	str	r4, [sp, #24]
    2dc8:	str	r4, [sp, #28]
    2dcc:	str	r4, [sp, #32]
    2dd0:	ldr	r0, [r4, #204]	; 0xcc
    2dd4:	bl	0 <fprintf>
    2dd8:	mov	r3, r4
    2ddc:	mov	r2, r4
    2de0:	str	r4, [sp]
    2de4:	movw	r1, #0
    2de8:	movt	r1, #0
    2dec:	str	r4, [sp, #4]
    2df0:	str	r4, [sp, #8]
    2df4:	str	r4, [sp, #12]
    2df8:	str	r4, [sp, #16]
    2dfc:	str	r4, [sp, #20]
    2e00:	str	r4, [sp, #24]
    2e04:	str	r4, [sp, #28]
    2e08:	str	r4, [sp, #32]
    2e0c:	str	r4, [sp, #36]	; 0x24
    2e10:	str	r4, [sp, #40]	; 0x28
    2e14:	ldr	r0, [r4, #204]	; 0xcc
    2e18:	bl	0 <fprintf>
    2e1c:	mov	r2, r4
    2e20:	movw	r1, #0
    2e24:	movt	r1, #0
    2e28:	ldr	r0, [r4, #204]	; 0xcc
    2e2c:	bl	0 <fprintf>
    2e30:	mov	r2, r4
    2e34:	movw	r1, #0
    2e38:	movt	r1, #0
    2e3c:	ldr	r0, [r4, #204]	; 0xcc
    2e40:	bl	0 <fprintf>
    2e44:	ldr	r3, [r4, #212]	; 0xd4
    2e48:	ldr	r3, [r3, #136]	; 0x88
    2e4c:	cmp	r3, #0
    2e50:	beq	322c <__flatcc_fb_gen_common_c_header+0xb38>
    2e54:	mov	r0, r4
    2e58:	bl	0 <__flatcc_gen_sort>
    2e5c:	mov	r3, r4
    2e60:	movw	r1, #0
    2e64:	movt	r1, #0
    2e68:	mov	r2, r4
    2e6c:	str	r4, [sp]
    2e70:	str	r4, [sp, #4]
    2e74:	str	r4, [sp, #8]
    2e78:	ldr	r0, [r4, #204]	; 0xcc
    2e7c:	bl	0 <fprintf>
    2e80:	ldr	r3, [r4, #212]	; 0xd4
    2e84:	ldr	r3, [r3, #136]	; 0x88
    2e88:	cmp	r3, #0
    2e8c:	beq	3248 <__flatcc_fb_gen_common_c_header+0xb54>
    2e90:	movw	r1, #0
    2e94:	movt	r1, #0
    2e98:	ldr	r0, [r4, #204]	; 0xcc
    2e9c:	mov	r2, r4
    2ea0:	bl	0 <fprintf>
    2ea4:	mov	r0, #10
    2ea8:	ldr	r1, [r4, #204]	; 0xcc
    2eac:	bl	0 <fputc>
    2eb0:	mov	r3, r4
    2eb4:	mov	r2, r4
    2eb8:	str	r4, [sp]
    2ebc:	movw	r1, #0
    2ec0:	movt	r1, #0
    2ec4:	ldr	r0, [r4, #204]	; 0xcc
    2ec8:	bl	0 <fprintf>
    2ecc:	mov	r3, r4
    2ed0:	mov	r2, r4
    2ed4:	str	r4, [sp]
    2ed8:	movw	r1, #0
    2edc:	movt	r1, #0
    2ee0:	str	r4, [sp, #4]
    2ee4:	str	r4, [sp, #8]
    2ee8:	str	r4, [sp, #12]
    2eec:	str	r4, [sp, #16]
    2ef0:	str	r4, [sp, #20]
    2ef4:	str	r4, [sp, #24]
    2ef8:	ldr	r0, [r4, #204]	; 0xcc
    2efc:	str	r4, [sp, #28]
    2f00:	str	r4, [sp, #32]
    2f04:	str	r4, [sp, #36]	; 0x24
    2f08:	str	r4, [sp, #40]	; 0x28
    2f0c:	str	r4, [sp, #44]	; 0x2c
    2f10:	str	r4, [sp, #48]	; 0x30
    2f14:	str	r4, [sp, #52]	; 0x34
    2f18:	str	r4, [sp, #56]	; 0x38
    2f1c:	str	r4, [sp, #60]	; 0x3c
    2f20:	str	r4, [sp, #64]	; 0x40
    2f24:	str	r4, [sp, #68]	; 0x44
    2f28:	str	r4, [sp, #72]	; 0x48
    2f2c:	str	r4, [sp, #76]	; 0x4c
    2f30:	str	r4, [sp, #80]	; 0x50
    2f34:	str	r4, [sp, #84]	; 0x54
    2f38:	str	r4, [sp, #88]	; 0x58
    2f3c:	str	r4, [sp, #92]	; 0x5c
    2f40:	bl	0 <fprintf>
    2f44:	mov	r3, r4
    2f48:	mov	r2, r4
    2f4c:	str	r4, [sp]
    2f50:	movw	r1, #0
    2f54:	movt	r1, #0
    2f58:	str	r4, [sp, #4]
    2f5c:	str	r4, [sp, #8]
    2f60:	str	r4, [sp, #12]
    2f64:	str	r4, [sp, #16]
    2f68:	str	r4, [sp, #20]
    2f6c:	str	r4, [sp, #24]
    2f70:	str	r4, [sp, #28]
    2f74:	str	r4, [sp, #32]
    2f78:	str	r4, [sp, #36]	; 0x24
    2f7c:	ldr	r0, [r4, #204]	; 0xcc
    2f80:	bl	0 <fprintf>
    2f84:	mov	r3, r4
    2f88:	movw	r1, #0
    2f8c:	movt	r1, #0
    2f90:	mov	r2, r4
    2f94:	str	r4, [sp, #104]	; 0x68
    2f98:	str	r4, [sp, #108]	; 0x6c
    2f9c:	str	r4, [sp, #112]	; 0x70
    2fa0:	str	r4, [sp, #116]	; 0x74
    2fa4:	str	r4, [sp, #120]	; 0x78
    2fa8:	str	r4, [sp, #124]	; 0x7c
    2fac:	str	r4, [sp, #128]	; 0x80
    2fb0:	str	r4, [sp, #132]	; 0x84
    2fb4:	str	r4, [sp, #136]	; 0x88
    2fb8:	str	r4, [sp, #140]	; 0x8c
    2fbc:	str	r4, [sp, #144]	; 0x90
    2fc0:	str	r4, [sp, #148]	; 0x94
    2fc4:	str	r4, [sp, #152]	; 0x98
    2fc8:	str	r4, [sp, #156]	; 0x9c
    2fcc:	str	r4, [sp, #160]	; 0xa0
    2fd0:	str	r4, [sp, #164]	; 0xa4
    2fd4:	str	r4, [sp, #168]	; 0xa8
    2fd8:	str	r4, [sp, #172]	; 0xac
    2fdc:	str	r4, [sp, #176]	; 0xb0
    2fe0:	str	r4, [sp, #180]	; 0xb4
    2fe4:	str	r4, [sp, #184]	; 0xb8
    2fe8:	str	r4, [sp, #188]	; 0xbc
    2fec:	str	r4, [sp, #192]	; 0xc0
    2ff0:	str	r4, [sp, #196]	; 0xc4
    2ff4:	str	r4, [sp, #200]	; 0xc8
    2ff8:	str	r4, [sp, #204]	; 0xcc
    2ffc:	str	r4, [sp, #208]	; 0xd0
    3000:	str	r4, [sp, #212]	; 0xd4
    3004:	str	r4, [sp, #216]	; 0xd8
    3008:	str	r4, [sp, #220]	; 0xdc
    300c:	str	r4, [sp, #224]	; 0xe0
    3010:	str	r4, [sp, #228]	; 0xe4
    3014:	str	r4, [sp, #100]	; 0x64
    3018:	str	r4, [sp]
    301c:	str	r4, [sp, #4]
    3020:	str	r4, [sp, #8]
    3024:	str	r4, [sp, #12]
    3028:	str	r4, [sp, #16]
    302c:	str	r4, [sp, #20]
    3030:	ldr	r0, [r4, #204]	; 0xcc
    3034:	str	r4, [sp, #24]
    3038:	str	r4, [sp, #28]
    303c:	str	r4, [sp, #32]
    3040:	str	r4, [sp, #36]	; 0x24
    3044:	str	r4, [sp, #40]	; 0x28
    3048:	str	r4, [sp, #44]	; 0x2c
    304c:	str	r4, [sp, #48]	; 0x30
    3050:	str	r4, [sp, #52]	; 0x34
    3054:	str	r4, [sp, #56]	; 0x38
    3058:	str	r4, [sp, #60]	; 0x3c
    305c:	str	r4, [sp, #64]	; 0x40
    3060:	str	r4, [sp, #68]	; 0x44
    3064:	str	r4, [sp, #72]	; 0x48
    3068:	str	r4, [sp, #76]	; 0x4c
    306c:	str	r4, [sp, #80]	; 0x50
    3070:	str	r4, [sp, #84]	; 0x54
    3074:	str	r4, [sp, #88]	; 0x58
    3078:	str	r4, [sp, #92]	; 0x5c
    307c:	str	r4, [sp, #96]	; 0x60
    3080:	bl	0 <fprintf>
    3084:	ldr	r3, [r4, #212]	; 0xd4
    3088:	ldr	r3, [r3, #136]	; 0x88
    308c:	cmp	r3, #0
    3090:	bne	3288 <__flatcc_fb_gen_common_c_header+0xb94>
    3094:	mov	r3, r4
    3098:	movw	r1, #0
    309c:	movt	r1, #0
    30a0:	mov	r2, r4
    30a4:	ldr	r0, [r4, #204]	; 0xcc
    30a8:	bl	0 <fprintf>
    30ac:	ldr	r3, [r4, #212]	; 0xd4
    30b0:	ldr	r3, [r3, #32]
    30b4:	cmp	r3, #0
    30b8:	bne	3204 <__flatcc_fb_gen_common_c_header+0xb10>
    30bc:	mov	r0, #10
    30c0:	ldr	r1, [r4, #204]	; 0xcc
    30c4:	bl	0 <fputc>
    30c8:	mov	r2, r4
    30cc:	movw	r1, #0
    30d0:	movt	r1, #0
    30d4:	ldr	r0, [r4, #204]	; 0xcc
    30d8:	bl	0 <fprintf>
    30dc:	mov	r3, r4
    30e0:	mov	r2, r4
    30e4:	str	r4, [sp]
    30e8:	movw	r1, #0
    30ec:	movt	r1, #0
    30f0:	str	r4, [sp, #4]
    30f4:	str	r4, [sp, #8]
    30f8:	str	r4, [sp, #12]
    30fc:	str	r4, [sp, #16]
    3100:	str	r4, [sp, #20]
    3104:	str	r4, [sp, #24]
    3108:	str	r4, [sp, #28]
    310c:	str	r4, [sp, #32]
    3110:	str	r4, [sp, #36]	; 0x24
    3114:	str	r4, [sp, #40]	; 0x28
    3118:	str	r4, [sp, #44]	; 0x2c
    311c:	ldr	r0, [r4, #204]	; 0xcc
    3120:	bl	0 <fprintf>
    3124:	mov	r3, r4
    3128:	mov	r2, r4
    312c:	str	r4, [sp]
    3130:	movw	r1, #0
    3134:	movt	r1, #0
    3138:	ldr	r0, [r4, #204]	; 0xcc
    313c:	bl	0 <fprintf>
    3140:	mov	r3, r4
    3144:	mov	r2, r4
    3148:	str	r4, [sp]
    314c:	movw	r1, #0
    3150:	movt	r1, #0
    3154:	str	r4, [sp, #4]
    3158:	str	r4, [sp, #8]
    315c:	str	r4, [sp, #12]
    3160:	ldr	r0, [r4, #204]	; 0xcc
    3164:	bl	0 <fprintf>
    3168:	mov	r3, r4
    316c:	mov	r2, r4
    3170:	str	r4, [sp]
    3174:	movw	r1, #0
    3178:	movt	r1, #0
    317c:	str	r4, [sp, #4]
    3180:	ldr	r0, [r4, #204]	; 0xcc
    3184:	bl	0 <fprintf>
    3188:	mov	r3, r4
    318c:	mov	r2, r4
    3190:	str	r4, [sp]
    3194:	movw	r1, #0
    3198:	movt	r1, #0
    319c:	str	r4, [sp, #4]
    31a0:	str	r4, [sp, #8]
    31a4:	str	r4, [sp, #12]
    31a8:	str	r4, [sp, #16]
    31ac:	str	r4, [sp, #20]
    31b0:	str	r4, [sp, #24]
    31b4:	str	r4, [sp, #28]
    31b8:	ldr	r0, [r4, #204]	; 0xcc
    31bc:	bl	0 <fprintf>
    31c0:	mov	r0, #10
    31c4:	ldr	r1, [r4, #204]	; 0xcc
    31c8:	bl	0 <fputc>
    31cc:	ldr	r0, [r4, #204]	; 0xcc
    31d0:	ldr	r3, [r4, #212]	; 0xd4
    31d4:	ldr	r3, [r3, #140]	; 0x8c
    31d8:	cmp	r3, #0
    31dc:	bne	3268 <__flatcc_fb_gen_common_c_header+0xb74>
    31e0:	mov	r2, r5
    31e4:	movw	r1, #0
    31e8:	movt	r1, #0
    31ec:	bl	0 <fprintf>
    31f0:	mov	r0, #0
    31f4:	add	sp, sp, #236	; 0xec
    31f8:	ldrd	r4, [sp]
    31fc:	add	sp, sp, #8
    3200:	pop	{pc}		; (ldr pc, [sp], #4)
    3204:	movw	r1, #0
    3208:	movt	r1, #0
    320c:	ldr	r0, [r4, #204]	; 0xcc
    3210:	mov	r2, r4
    3214:	bl	0 <fprintf>
    3218:	b	30c8 <__flatcc_fb_gen_common_c_header+0x9d4>
    321c:	mov	r0, #10
    3220:	ldr	r1, [r4, #204]	; 0xcc
    3224:	bl	0 <fputc>
    3228:	b	2938 <__flatcc_fb_gen_common_c_header+0x244>
    322c:	movw	r0, #0
    3230:	movt	r0, #0
    3234:	ldr	r3, [r4, #204]	; 0xcc
    3238:	mov	r2, #20
    323c:	mov	r1, #1
    3240:	bl	0 <fwrite>
    3244:	b	2e5c <__flatcc_fb_gen_common_c_header+0x768>
    3248:	mov	r0, #10
    324c:	ldr	r1, [r4, #204]	; 0xcc
    3250:	bl	0 <fputc>
    3254:	b	2ea4 <__flatcc_fb_gen_common_c_header+0x7b0>
    3258:	mov	r0, #10
    325c:	ldr	r1, [r4, #204]	; 0xcc
    3260:	bl	0 <fputc>
    3264:	b	283c <__flatcc_fb_gen_common_c_header+0x148>
    3268:	mov	r3, r0
    326c:	mov	r2, #36	; 0x24
    3270:	movw	r0, #0
    3274:	movt	r0, #0
    3278:	mov	r1, #1
    327c:	bl	0 <fwrite>
    3280:	ldr	r0, [r4, #204]	; 0xcc
    3284:	b	31e0 <__flatcc_fb_gen_common_c_header+0xaec>
    3288:	movw	r1, #0
    328c:	movt	r1, #0
    3290:	ldr	r0, [r4, #204]	; 0xcc
    3294:	mov	r2, r4
    3298:	bl	0 <fprintf>
    329c:	b	3094 <__flatcc_fb_gen_common_c_header+0x9a0>
    32a0:	mov	r3, r4
    32a4:	mov	r2, r4
    32a8:	str	r4, [sp]
    32ac:	movw	r1, #0
    32b0:	movt	r1, #0
    32b4:	str	r4, [sp, #4]
    32b8:	str	r4, [sp, #8]
    32bc:	ldr	r0, [r4, #204]	; 0xcc
    32c0:	bl	0 <fprintf>
    32c4:	mov	r3, r4
    32c8:	movw	r2, #0
    32cc:	movt	r2, #0
    32d0:	movw	r1, #0
    32d4:	movt	r1, #0
    32d8:	str	r4, [sp]
    32dc:	str	r4, [sp, #4]
    32e0:	ldr	r0, [r4, #204]	; 0xcc
    32e4:	bl	0 <fprintf>
    32e8:	mov	r3, r4
    32ec:	mov	r2, r4
    32f0:	str	r4, [sp]
    32f4:	movw	r1, #0
    32f8:	movt	r1, #0
    32fc:	str	r4, [sp, #4]
    3300:	str	r4, [sp, #8]
    3304:	ldr	r0, [r4, #204]	; 0xcc
    3308:	bl	0 <fprintf>
    330c:	mov	r3, r5
    3310:	mov	r2, r5
    3314:	ldr	r0, [r4, #204]	; 0xcc
    3318:	movw	r1, #0
    331c:	movt	r1, #0
    3320:	bl	0 <fprintf>
    3324:	b	279c <__flatcc_fb_gen_common_c_header+0xa8>
    3328:	movw	r0, #0
    332c:	movt	r0, #0
    3330:	mov	r2, #36	; 0x24
    3334:	mov	r1, #1
    3338:	bl	0 <fwrite>
    333c:	ldr	r3, [r4, #204]	; 0xcc
    3340:	b	2770 <__flatcc_fb_gen_common_c_header+0x7c>
    3344:	movw	r0, #0
    3348:	movt	r0, #0
    334c:	ldr	r3, [r4, #204]	; 0xcc
    3350:	mov	r2, #135	; 0x87
    3354:	mov	r1, #1
    3358:	bl	0 <fwrite>
    335c:	ldr	r3, [r4, #212]	; 0xd4
    3360:	b	2760 <__flatcc_fb_gen_common_c_header+0x6c>

00003364 <__flatcc_fb_gen_c_reader>:
    3364:	ldr	r3, [r0, #208]	; 0xd0
    3368:	movw	r1, #0
    336c:	movt	r1, #0
    3370:	strd	r4, [sp, #-36]!	; 0xffffffdc
    3374:	mov	r5, r0
    3378:	ldr	r2, [r0, #212]	; 0xd4
    337c:	ldr	r3, [r3, #164]	; 0xa4
    3380:	ldr	r4, [r2, #132]	; 0x84
    3384:	strd	r6, [sp, #8]
    3388:	add	r6, r0, #102	; 0x66
    338c:	strd	r8, [sp, #16]
    3390:	mov	r2, r3
    3394:	strd	sl, [sp, #24]
    3398:	str	lr, [sp, #32]
    339c:	sub	sp, sp, #252	; 0xfc
    33a0:	ldr	r0, [r0, #204]	; 0xcc
    33a4:	bl	0 <fprintf>
    33a8:	movw	r0, #0
    33ac:	movt	r0, #0
    33b0:	ldr	r3, [r5, #204]	; 0xcc
    33b4:	mov	r2, #81	; 0x51
    33b8:	mov	r1, #1
    33bc:	bl	0 <fwrite>
    33c0:	cmp	r4, #0
    33c4:	bne	37e0 <__flatcc_fb_gen_c_reader+0x47c>
    33c8:	mov	r3, r5
    33cc:	mov	r2, r6
    33d0:	ldr	r0, [r5, #204]	; 0xcc
    33d4:	movw	r1, #0
    33d8:	movt	r1, #0
    33dc:	bl	0 <fprintf>
    33e0:	mov	r0, r5
    33e4:	movw	r2, #0
    33e8:	movt	r2, #0
    33ec:	movw	r1, #0
    33f0:	movt	r1, #0
    33f4:	bl	0 <__flatcc_fb_gen_c_includes>
    33f8:	mov	r2, #39	; 0x27
    33fc:	mov	r1, #1
    3400:	ldr	r3, [r5, #204]	; 0xcc
    3404:	movw	r0, #0
    3408:	movt	r0, #0
    340c:	bl	0 <fwrite>
    3410:	movw	r0, #0
    3414:	movt	r0, #0
    3418:	ldr	r3, [r5, #204]	; 0xcc
    341c:	mov	r2, #58	; 0x3a
    3420:	mov	r1, #1
    3424:	bl	0 <fwrite>
    3428:	ldr	r0, [r5, #204]	; 0xcc
    342c:	ldr	r3, [r5, #212]	; 0xd4
    3430:	ldr	r3, [r3, #140]	; 0x8c
    3434:	cmp	r3, #0
    3438:	bne	37c0 <__flatcc_fb_gen_c_reader+0x45c>
    343c:	ldr	ip, [r5, #208]	; 0xd0
    3440:	ldrh	r3, [ip, #16]
    3444:	cmp	r3, #2
    3448:	beq	3770 <__flatcc_fb_gen_c_reader+0x40c>
    344c:	movw	r1, #0
    3450:	movt	r1, #0
    3454:	mov	r3, r5
    3458:	mov	r2, r5
    345c:	bl	0 <fprintf>
    3460:	ldr	r0, [r5, #204]	; 0xcc
    3464:	ldr	ip, [r5, #208]	; 0xd0
    3468:	ldrh	r3, [ip, #32]
    346c:	cmp	r3, #2
    3470:	beq	3798 <__flatcc_fb_gen_c_reader+0x434>
    3474:	ldr	ip, [r5, #212]	; 0xd4
    3478:	movw	r1, #0
    347c:	movt	r1, #0
    3480:	mov	r3, r5
    3484:	mov	r2, r5
    3488:	ldr	ip, [ip, #104]	; 0x68
    348c:	str	ip, [sp]
    3490:	bl	0 <fprintf>
    3494:	mov	r0, #10
    3498:	ldr	r1, [r5, #204]	; 0xcc
    349c:	bl	0 <fputc>
    34a0:	ldr	r3, [r5, #208]	; 0xd0
    34a4:	ldr	r4, [r3, #44]	; 0x2c
    34a8:	cmp	r4, #0
    34ac:	beq	34c8 <__flatcc_fb_gen_c_reader+0x164>
    34b0:	mov	r1, r4
    34b4:	mov	r0, r5
    34b8:	bl	0 <gen_forward_decl>
    34bc:	ldr	r4, [r4, #120]	; 0x78
    34c0:	cmp	r4, #0
    34c4:	bne	34b0 <__flatcc_fb_gen_c_reader+0x14c>
    34c8:	mov	r0, #10
    34cc:	ldr	r1, [r5, #204]	; 0xcc
    34d0:	bl	0 <fputc>
    34d4:	ldr	r3, [r5, #208]	; 0xd0
    34d8:	ldr	r4, [r3, #40]	; 0x28
    34dc:	cmp	r4, #0
    34e0:	bne	34f4 <__flatcc_fb_gen_c_reader+0x190>
    34e4:	b	3630 <__flatcc_fb_gen_c_reader+0x2cc>
    34e8:	ldr	r4, [r4]
    34ec:	cmp	r4, #0
    34f0:	beq	3518 <__flatcc_fb_gen_c_reader+0x1b4>
    34f4:	ldrh	r3, [r4, #8]
    34f8:	cmp	r3, #0
    34fc:	bne	34e8 <__flatcc_fb_gen_c_reader+0x184>
    3500:	mov	r1, r4
    3504:	mov	r0, r5
    3508:	bl	0 <gen_forward_decl>
    350c:	ldr	r4, [r4]
    3510:	cmp	r4, #0
    3514:	bne	34f4 <__flatcc_fb_gen_c_reader+0x190>
    3518:	ldr	r3, [r5, #208]	; 0xd0
    351c:	ldr	r4, [r3, #40]	; 0x28
    3520:	cmp	r4, #0
    3524:	beq	3630 <__flatcc_fb_gen_c_reader+0x2cc>
    3528:	movw	sl, #0
    352c:	movt	sl, #0
    3530:	movw	r9, #0
    3534:	movt	r9, #0
    3538:	movw	r8, #0
    353c:	movt	r8, #0
    3540:	b	3550 <__flatcc_fb_gen_c_reader+0x1ec>
    3544:	ldr	r4, [r4]
    3548:	cmp	r4, #0
    354c:	beq	3630 <__flatcc_fb_gen_c_reader+0x2cc>
    3550:	ldrh	r3, [r4, #8]
    3554:	cmp	r3, #1
    3558:	bhi	3544 <__flatcc_fb_gen_c_reader+0x1e0>
    355c:	add	r7, sp, #28
    3560:	mov	r2, #220	; 0xdc
    3564:	mov	r1, #0
    3568:	mov	r0, r7
    356c:	bl	0 <memset>
    3570:	mov	r2, r7
    3574:	mov	r1, r4
    3578:	ldr	r0, [r4, #12]
    357c:	bl	0 <__flatcc_fb_scoped_symbol_name>
    3580:	ldr	r6, [r4, #88]	; 0x58
    3584:	mov	r3, r7
    3588:	mov	r2, r7
    358c:	mov	r1, sl
    3590:	str	r5, [sp]
    3594:	ldr	r0, [r5, #204]	; 0xcc
    3598:	bl	0 <fprintf>
    359c:	mov	r3, r5
    35a0:	mov	r2, r7
    35a4:	ldr	r0, [r5, #204]	; 0xcc
    35a8:	mov	r1, r9
    35ac:	str	r6, [sp]
    35b0:	bl	0 <fprintf>
    35b4:	add	r3, sp, #12
    35b8:	mov	ip, #92	; 0x5c
    35bc:	mov	r0, #120	; 0x78
    35c0:	and	r1, r6, #15
    35c4:	ubfx	r2, r6, #4, #4
    35c8:	add	r3, r3, #4
    35cc:	cmp	r1, #9
    35d0:	strb	ip, [r3, #-8]
    35d4:	lsr	r6, r6, #8
    35d8:	movhi	fp, #87	; 0x57
    35dc:	movls	fp, #48	; 0x30
    35e0:	strb	r0, [r3, #-7]
    35e4:	cmp	r2, #9
    35e8:	add	r1, r1, fp
    35ec:	movhi	lr, #87	; 0x57
    35f0:	movls	lr, #48	; 0x30
    35f4:	add	r2, r2, lr
    35f8:	strb	r2, [r3, #-6]
    35fc:	strb	r1, [r3, #-5]
    3600:	cmp	r7, r3
    3604:	bne	35c0 <__flatcc_fb_gen_c_reader+0x25c>
    3608:	mov	ip, #0
    360c:	mov	r2, r7
    3610:	ldr	r0, [r5, #204]	; 0xcc
    3614:	add	r3, sp, #8
    3618:	mov	r1, r8
    361c:	strb	ip, [sp, #24]
    3620:	bl	0 <fprintf>
    3624:	ldr	r4, [r4]
    3628:	cmp	r4, #0
    362c:	bne	3550 <__flatcc_fb_gen_c_reader+0x1ec>
    3630:	mov	r0, #10
    3634:	ldr	r1, [r5, #204]	; 0xcc
    3638:	bl	0 <fputc>
    363c:	ldr	r3, [r5, #208]	; 0xd0
    3640:	ldr	r4, [r3, #40]	; 0x28
    3644:	cmp	r4, #0
    3648:	bne	365c <__flatcc_fb_gen_c_reader+0x2f8>
    364c:	b	3680 <__flatcc_fb_gen_c_reader+0x31c>
    3650:	ldr	r4, [r4]
    3654:	cmp	r4, #0
    3658:	beq	3680 <__flatcc_fb_gen_c_reader+0x31c>
    365c:	ldrh	r3, [r4, #8]
    3660:	cmp	r3, #3
    3664:	bne	3650 <__flatcc_fb_gen_c_reader+0x2ec>
    3668:	mov	r1, r4
    366c:	mov	r0, r5
    3670:	bl	1c4 <gen_enum>
    3674:	ldr	r4, [r4]
    3678:	cmp	r4, #0
    367c:	bne	365c <__flatcc_fb_gen_c_reader+0x2f8>
    3680:	mov	r0, #10
    3684:	ldr	r1, [r5, #204]	; 0xcc
    3688:	bl	0 <fputc>
    368c:	ldr	r3, [r5, #208]	; 0xd0
    3690:	ldr	r4, [r3, #44]	; 0x2c
    3694:	cmp	r4, #0
    3698:	beq	36b8 <__flatcc_fb_gen_c_reader+0x354>
    369c:	mov	r1, r4
    36a0:	mov	r0, r5
    36a4:	bl	9d8 <gen_struct>
    36a8:	ldr	r4, [r4, #120]	; 0x78
    36ac:	cmp	r4, #0
    36b0:	bne	369c <__flatcc_fb_gen_c_reader+0x338>
    36b4:	ldr	r3, [r5, #208]	; 0xd0
    36b8:	ldr	r4, [r3, #40]	; 0x28
    36bc:	cmp	r4, #0
    36c0:	beq	3700 <__flatcc_fb_gen_c_reader+0x39c>
    36c4:	ldrh	r3, [r4, #8]
    36c8:	cmp	r3, #4
    36cc:	ldrls	pc, [pc, r3, lsl #2]
    36d0:	b	3864 <__flatcc_fb_gen_c_reader+0x500>
    36d4:	.word	0x00003754
    36d8:	.word	0x000036f4
    36dc:	.word	0x000036f4
    36e0:	.word	0x000036f4
    36e4:	.word	0x000036e8
    36e8:	mov	r1, r4
    36ec:	mov	r0, r5
    36f0:	bl	1c4 <gen_enum>
    36f4:	ldr	r4, [r4]
    36f8:	cmp	r4, #0
    36fc:	bne	36c4 <__flatcc_fb_gen_c_reader+0x360>
    3700:	mov	r0, #10
    3704:	ldr	r1, [r5, #204]	; 0xcc
    3708:	bl	0 <fputc>
    370c:	ldr	r0, [r5, #204]	; 0xcc
    3710:	ldr	r3, [r5, #212]	; 0xd4
    3714:	ldr	r3, [r3, #140]	; 0x8c
    3718:	cmp	r3, #0
    371c:	bne	3844 <__flatcc_fb_gen_c_reader+0x4e0>
    3720:	ldr	r3, [r5, #208]	; 0xd0
    3724:	movw	r1, #0
    3728:	movt	r1, #0
    372c:	ldr	r2, [r3, #164]	; 0xa4
    3730:	bl	0 <fprintf>
    3734:	mov	r0, #0
    3738:	add	sp, sp, #252	; 0xfc
    373c:	ldrd	r4, [sp]
    3740:	ldrd	r6, [sp, #8]
    3744:	ldrd	r8, [sp, #16]
    3748:	ldrd	sl, [sp, #24]
    374c:	add	sp, sp, #32
    3750:	pop	{pc}		; (ldr pc, [sp], #4)
    3754:	mov	r1, r4
    3758:	mov	r0, r5
    375c:	bl	1554 <gen_table>
    3760:	ldr	r4, [r4]
    3764:	cmp	r4, #0
    3768:	bne	36c4 <__flatcc_fb_gen_c_reader+0x360>
    376c:	b	3700 <__flatcc_fb_gen_c_reader+0x39c>
    3770:	ldr	lr, [ip, #8]
    3774:	movw	r1, #0
    3778:	movt	r1, #0
    377c:	mov	r3, r5
    3780:	mov	r2, r5
    3784:	str	lr, [sp, #4]
    3788:	ldr	ip, [ip, #12]
    378c:	str	ip, [sp]
    3790:	bl	0 <fprintf>
    3794:	b	3460 <__flatcc_fb_gen_c_reader+0xfc>
    3798:	ldr	lr, [ip, #24]
    379c:	movw	r1, #0
    37a0:	movt	r1, #0
    37a4:	mov	r3, r5
    37a8:	mov	r2, r5
    37ac:	str	lr, [sp, #4]
    37b0:	ldr	ip, [ip, #28]
    37b4:	str	ip, [sp]
    37b8:	bl	0 <fprintf>
    37bc:	b	3494 <__flatcc_fb_gen_c_reader+0x130>
    37c0:	mov	r3, r0
    37c4:	mov	r2, #36	; 0x24
    37c8:	movw	r0, #0
    37cc:	movt	r0, #0
    37d0:	mov	r1, #1
    37d4:	bl	0 <fwrite>
    37d8:	ldr	r0, [r5, #204]	; 0xcc
    37dc:	b	343c <__flatcc_fb_gen_c_reader+0xd8>
    37e0:	movw	r2, #443	; 0x1bb
    37e4:	mov	r1, #1
    37e8:	ldr	r3, [r5, #204]	; 0xcc
    37ec:	movw	r0, #0
    37f0:	movt	r0, #0
    37f4:	bl	0 <fwrite>
    37f8:	mov	r3, r5
    37fc:	mov	r2, r6
    3800:	ldr	r0, [r5, #204]	; 0xcc
    3804:	movw	r1, #0
    3808:	movt	r1, #0
    380c:	bl	0 <fprintf>
    3810:	mov	r0, r5
    3814:	movw	r2, #0
    3818:	movt	r2, #0
    381c:	movw	r1, #0
    3820:	movt	r1, #0
    3824:	bl	0 <__flatcc_fb_gen_c_includes>
    3828:	movw	r0, #0
    382c:	movt	r0, #0
    3830:	ldr	r3, [r5, #204]	; 0xcc
    3834:	mov	r2, #39	; 0x27
    3838:	mov	r1, #1
    383c:	bl	0 <fwrite>
    3840:	b	3428 <__flatcc_fb_gen_c_reader+0xc4>
    3844:	mov	r3, r0
    3848:	mov	r2, #36	; 0x24
    384c:	movw	r0, #0
    3850:	movt	r0, #0
    3854:	mov	r1, #1
    3858:	bl	0 <fwrite>
    385c:	ldr	r0, [r5, #204]	; 0xcc
    3860:	b	3720 <__flatcc_fb_gen_c_reader+0x3bc>
    3864:	movw	r1, #0
    3868:	movt	r1, #0
    386c:	movw	r3, #0
    3870:	movt	r3, #0
    3874:	movw	r2, #0
    3878:	movt	r2, #0
    387c:	str	r1, [sp]
    3880:	movw	r1, #0
    3884:	movt	r1, #0
    3888:	ldr	r0, [r3]
    388c:	movw	r3, #1672	; 0x688
    3890:	bl	0 <fprintf>
    3894:	movw	r1, #0
    3898:	movt	r1, #0
    389c:	ldr	r3, [pc, #12]	; 38b0 <__flatcc_fb_gen_c_reader+0x54c>
    38a0:	movw	r0, #0
    38a4:	movt	r0, #0
    38a8:	movw	r2, #1672	; 0x688
    38ac:	bl	0 <__assert_fail>
    38b0:	.word	0x0000014c
