#!/usr/bin/env python3
"""éªŒè¯ä¿®æ­£åçš„SDRAMæ¨¡æ‹Ÿå™¨åŠŸèƒ½"""

from sdram_simulator import SDRAMSimulator

def decode_sdram_command(nRAS, nCAS, nWE):
    """è§£ç SDRAMå‘½ä»¤"""
    if nRAS and nCAS and nWE:
        return "NOP", "ğŸ”„"
    elif not nRAS and not nCAS and nWE:
        return "REFRESH/ACT", "ğŸ“–"
    elif not nRAS and nCAS and nWE:
        return "ROW_ACT", "ğŸ¦"
    elif nRAS and not nCAS and nWE:
        return "READ", "ğŸ“š"
    elif nRAS and not nCAS and not nWE:
        return "WRITE", "âœï¸"
    elif not nRAS and nCAS and not nWE:
        return "PRECHARGE", "ğŸ’¤"
    elif not nRAS and not nCAS and not nWE:
        return "BURST_TERM", "â¹ï¸"
    else:
        return "UNKNOWN", "â“"
def test_read_write_commands():
    """æµ‹è¯•è¯»å†™å‘½ä»¤ç”Ÿæˆ"""
    print("=== READ/WRITEå‘½ä»¤æµ‹è¯• ===")
    
    simulator = SDRAMSimulator()
    simulator.reset()
    simulator.config_map_reg = 1  # å¯ç”¨SDRAMæ˜ å°„
    simulator.config_write_enable = 1
    simulator.set_clock(0)
    # è®¾ç½®åœ°å€
    simulator.GP_AD = [0] * 24 # åœ°å€ä¸º0
    simulator.GP_AD[1] = 1     # è®¾ç½®ä¸€äº›åœ°å€ä½ç”¨äºæµ‹è¯•
    simulator.GP_AD[2] = 1     # åœ°å€ = 0x006
    
    print("ğŸ”§ åˆå§‹åŒ–40000å‘¨æœŸ...")
    # åˆå§‹è®¾ç½®ï¼šæ‰€æœ‰ä¿¡å·æ— æ•ˆ
    simulator.GP_nCS = True    # èŠ¯ç‰‡æœªé€‰æ‹©
    simulator.GP_NRD = True    # è¯»ç¦æ­¢
    simulator.GP_NWR = True    # å†™ç¦æ­¢
    
    # è¿è¡Œ40000ä¸ªå‘¨æœŸè¿›è¡Œåˆå§‹åŒ–
    for i in range(40000):
        simulator.clock_edge()
    
    print("âœ… åˆå§‹åŒ–å®Œæˆ")
    print(f"åˆå§‹çŠ¶æ€: REF={simulator.sdram_refresh_mode} CMD={simulator.sdram_cmd_active} PRE={simulator.sdram_precharge_mode} ACC={simulator.sdram_access_enable}")
    
    
    def run_sequence(name, signal_sequence):
        """è¿è¡Œä¿¡å·åºåˆ—å¹¶ç»Ÿè®¡å‘½ä»¤"""
        print(f"\nğŸ“– {name}:")
        read_commands = 0
        write_commands = 0
        cycle_count = 0
        
        for step_name, ncs, nrd, nwr, edges in signal_sequence:
            print(f"ğŸ“Œ {step_name} (nCS={ncs}, NRD={nrd}, NWR={nwr}) - {edges}è¾¹æ²¿æ•°")

            # è®¾ç½®ä¿¡å·
            simulator.GP_nCS = ncs
            simulator.GP_NRD = nrd
            simulator.GP_NWR = nwr
            
            # è¿è¡ŒæŒ‡å®šå‘¨æœŸæ•°
            for i in range(edges):
                simulator.clock_edge()
                if simulator.CLK50Mhz:
                    continue
                cycle_count += 1
                cmd, emoji = decode_sdram_command(simulator.nRAS, simulator.nCAS, simulator.nWE)
                is_auto_precharge = cmd == "READ" and simulator.GP_AD[10] == 1
                print(f"  å‘¨æœŸ {cycle_count}: REF{simulator.sdram_refresh_mode}CMD{simulator.sdram_cmd_active}PRE{simulator.sdram_precharge_mode}ACC{simulator.sdram_access_enable} -> {cmd} {emoji} {'(è‡ªåŠ¨PRECHARGE)' if is_auto_precharge else ''}")
                
                # ç»Ÿè®¡å‘½ä»¤
                if cmd == "READ":
                    read_commands += 1
                elif cmd == "WRITE":
                    write_commands += 1
                elif cmd == "PRECHARGE":
                    print(f"   ğŸ¯ å‘ç°PRECHARGEå‘½ä»¤ï¼")
                elif cmd == "ROW_ACT":
                    print(f"   ğŸ¦ ROW_ACTIVATE") if edges <= 2 else None
        
        return read_commands, write_commands, cycle_count
    
    # å®šä¹‰READæ“ä½œåºåˆ—
    read_sequence = [
        ("æ‹‰é«˜CS", True, True, True, 1),     
        ("æ‹‰ä½CS", False, True, True, 3),     # ç‰‡é€‰æ¿€æ´»
        ("æ‹‰ä½NRD", False, False, True, 12),   # è¯»ä½¿èƒ½æ¿€æ´»
        ("æ‹‰é«˜NRD", False, True, True, 4),    # è¯»ä½¿èƒ½é‡Šæ”¾
        ("æ‹‰ä½NRD", False, False, True, 12),   # è¯»ä½¿èƒ½æ¿€æ´»
        ("æ‹‰é«˜NRD", False, True, True, 4),    # è¯»ä½¿èƒ½é‡Šæ”¾
        ("æ‹‰ä½NRD", False, False, True, 12),   # è¯»ä½¿èƒ½æ¿€æ´»
        ("æ‹‰é«˜NRDä½†ä¿æŒCSä½", False, True, True, 4),  # å»¶é•¿ç­‰å¾…æ—¶é—´
        ("æ‹‰é«˜CS", True, True, True, 4),
    ]
    
    # å®šä¹‰READåˆ°WRITEçš„æ­£ç¡®æ—¶åº
    read_to_write_sequence = [
        ("æ‹‰é«˜CS", True, True, True, 2),     
        ("æ‹‰ä½CS", False, True, True, 2),     # é‡æ–°æ‹‰ä½CS
        ("æ‹‰ä½NWR", False, True, False, 12),   # å†™ä½¿èƒ½æ¿€æ´»
        ("æ‹‰é«˜NWR", False, True, True, 4),    # å†™ä½¿èƒ½é‡Šæ”¾
        ("æ‹‰ä½NWR", False, True, False, 12),   # å†™ä½¿èƒ½æ¿€æ´»
        ("æ‹‰é«˜NWR", False, True, True, 4),    # å†™ä½¿èƒ½é‡Šæ”¾
        ("æ‹‰ä½NWR", False, True, False, 12),   # å†™ä½¿èƒ½æ¿€æ´»
        ("æ‹‰é«˜NWRä½†ä¿æŒCSä½", False, True, True, 4),  # å»¶é•¿ç­‰å¾…æ—¶é—´
        ("æ‹‰é«˜CS", True, True, True, 4),
    ]
    
    # æ‰§è¡ŒREADæ“ä½œ
    r_cmds, w_cmds, cycles = run_sequence("READæ“ä½œåºåˆ—", read_sequence)
    total_read = r_cmds
    total_write = w_cmds
    total_cycles = cycles
    
    # æ‰§è¡ŒREADåˆ°WRITEè½¬æ¢
    r_cmds, w_cmds, cycles = run_sequence("READåˆ°WRITEè½¬æ¢åºåˆ—", read_to_write_sequence)
    total_read += r_cmds
    total_write += w_cmds
    total_cycles += cycles
    
    print(f"\nğŸ“Š æ€»ç»“:")
    print(f"  READå‘½ä»¤æ•°é‡: {total_read}")
    print(f"  WRITEå‘½ä»¤æ•°é‡: {total_write}")
    print(f"  æ€»å…±è¿è¡Œå‘¨æœŸ: {total_cycles}")
    
    # éªŒè¯ç»“æœ
    if total_read > 0:
        print("  âœ… READå‘½ä»¤ç”ŸæˆæˆåŠŸ")
    else:
        print("  âŒ READå‘½ä»¤ç”Ÿæˆå¤±è´¥")
        
    if total_write > 0:
        print("  âœ… WRITEå‘½ä»¤ç”ŸæˆæˆåŠŸ")
    else:
        print("  âŒ WRITEå‘½ä»¤ç”Ÿæˆå¤±è´¥")

def test_state_transitions():
    """æµ‹è¯•çŠ¶æ€è½¬æ¢"""
    print("\n=== çŠ¶æ€è½¬æ¢æµ‹è¯• ===")
    
    simulator = SDRAMSimulator()
    simulator.reset()
    simulator.config_map_reg = 1
    simulator.config_write_enable = 1
    
    # å¿«é€Ÿåˆå§‹åŒ–
    for _ in range(40000):
        simulator.clock_edge()
    
    print("è·Ÿè¸ªå…³é”®çŠ¶æ€è½¬æ¢:")
    states_seen = set()
    
    # å®šä¹‰æµ‹è¯•åºåˆ—ï¼šæ›´ç»†è‡´çš„æ§åˆ¶
    test_sequence = [
        ("ç©ºé—²", True, True, True, 2),
        ("æ¿€æ´»CS", False, True, True, 2), 
        ("å¼€å§‹è¯»", False, False, True, 3),
        ("ç»“æŸè¯»", False, True, True, 2),
        ("é‡Šæ”¾CS", True, True, True, 3),  # æ­£ç¡®çš„æ—¶åºï¼šå…ˆé‡Šæ”¾CS
        ("é‡æ–°æ¿€æ´»CS", False, True, True, 2),
        ("å¼€å§‹å†™", False, True, False, 3),
        ("ç»“æŸå†™", False, True, True, 2),
        ("æœ€ç»ˆé‡Šæ”¾", True, True, True, 2),
    ]
    
    for step_name, ncs, nrd, nwr, cycles in test_sequence:
        print(f"\nğŸ”„ {step_name} (nCS={ncs}, NRD={nrd}, NWR={nwr}):")
        
        simulator.GP_nCS = ncs
        simulator.GP_NRD = nrd
        simulator.GP_NWR = nwr
        
        for i in range(cycles):
            old_state = (simulator.sdram_refresh_mode, simulator.sdram_cmd_active, 
                        simulator.sdram_precharge_mode, simulator.sdram_access_enable)
            
            simulator.clock_edge()
            
            new_state = (simulator.sdram_refresh_mode, simulator.sdram_cmd_active, 
                        simulator.sdram_precharge_mode, simulator.sdram_access_enable)
            
            states_seen.add(new_state)
            
            if old_state != new_state:
                print(f"  å‘¨æœŸ {i+1}: {old_state} -> {new_state}")
            
            # æ£€æŸ¥é‡è¦çŠ¶æ€
            if new_state == (0, 0, 1, 1):
                cmd_type = "READ" if (simulator.nRAS == 1 and simulator.nCAS == 0 and simulator.nWE == 1) else "WRITE" if (simulator.nRAS == 1 and simulator.nCAS == 0 and simulator.nWE == 0) else "å…¶ä»–"
                print(f"    ğŸ¯ åˆ°è¾¾ç›®æ ‡çŠ¶æ€! å‘½ä»¤ç±»å‹: {cmd_type}")
    
    print(f"\nğŸ“ˆ è§‚å¯Ÿåˆ°çš„çŠ¶æ€æ•°é‡: {len(states_seen)}")
    print("æ‰€æœ‰çŠ¶æ€:", sorted(states_seen))

if __name__ == "__main__":
    test_read_write_commands()
    # test_state_transitions()
