<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_264e76a43993b4d38befcb6805fdec2d.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_b0f1ad2db40117979aa0dc775463a1e9.html">avr</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_42e6833dcb69f3de75c6e85ab40d9c56.html">dev</a>
  </div>
<div class="contents">
<h1>vs1001k.c</h1><a href="vs1001k_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (C) 2003 by Pavel Chromy. All rights reserved.</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (C) 2001-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00007"></a>00007 <span class="comment"> * are met:</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00011"></a>00011 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00012"></a>00012 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00013"></a>00013 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00014"></a>00014 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00015"></a>00015 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00016"></a>00016 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00019"></a>00019 <span class="comment"> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00020"></a>00020 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00021"></a>00021 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00022"></a>00022 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00023"></a>00023 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00024"></a>00024 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00025"></a>00025 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00026"></a>00026 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00027"></a>00027 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00028"></a>00028 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00029"></a>00029 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00030"></a>00030 <span class="comment"> *</span>
<a name="l00031"></a>00031 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00032"></a>00032 <span class="comment"> * -</span>
<a name="l00033"></a>00033 <span class="comment"> *</span>
<a name="l00034"></a>00034 <span class="comment"> * This software has been inspired by all the valuable work done by</span>
<a name="l00035"></a>00035 <span class="comment"> * Jesper Hansen &lt;jesperh@telia.com&gt;. Many thanks for all his help.</span>
<a name="l00036"></a>00036 <span class="comment"> */</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="comment">/*</span>
<a name="l00039"></a>00039 <span class="comment"> * $Log$</span>
<a name="l00040"></a>00040 <span class="comment"> * Revision 1.4  2008/08/11 06:59:18  haraldkipp</span>
<a name="l00041"></a>00041 <span class="comment"> * BSD types replaced by stdint types (feature request #1282721).</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Revision 1.3  2006/05/15 11:46:00  haraldkipp</span>
<a name="l00044"></a>00044 <span class="comment"> * Bug corrected, which stopped player on flush. Now flushing plays</span>
<a name="l00045"></a>00045 <span class="comment"> * the remaining bytes in the buffer.</span>
<a name="l00046"></a>00046 <span class="comment"> * VS1001 ports are now fully configurable.</span>
<a name="l00047"></a>00047 <span class="comment"> * Several changes had been added to adapt the code to newer</span>
<a name="l00048"></a>00048 <span class="comment"> * Nut/OS style, like replacing outp with outb and using API</span>
<a name="l00049"></a>00049 <span class="comment"> * routines for interrupt control.</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> * Revision 1.2  2006/01/23 19:52:10  haraldkipp</span>
<a name="l00052"></a>00052 <span class="comment"> * Added required typecasts before left shift.</span>
<a name="l00053"></a>00053 <span class="comment"> *</span>
<a name="l00054"></a>00054 <span class="comment"> * Revision 1.1  2005/07/26 18:02:40  haraldkipp</span>
<a name="l00055"></a>00055 <span class="comment"> * Moved from dev.</span>
<a name="l00056"></a>00056 <span class="comment"> *</span>
<a name="l00057"></a>00057 <span class="comment"> * Revision 1.3  2004/03/16 16:48:27  haraldkipp</span>
<a name="l00058"></a>00058 <span class="comment"> * Added Jan Dubiec's H8/300 port.</span>
<a name="l00059"></a>00059 <span class="comment"> *</span>
<a name="l00060"></a>00060 <span class="comment"> * Revision 1.2  2003/07/21 18:06:34  haraldkipp</span>
<a name="l00061"></a>00061 <span class="comment"> * Buffer function removed. The driver is now using the banked memory routines.</span>
<a name="l00062"></a>00062 <span class="comment"> * New functions allows the application to enable/disable decoder interrupts.</span>
<a name="l00063"></a>00063 <span class="comment"> *</span>
<a name="l00064"></a>00064 <span class="comment"> * Revision 1.1.1.1  2003/05/09 14:40:58  haraldkipp</span>
<a name="l00065"></a>00065 <span class="comment"> * Initial using 3.2.1</span>
<a name="l00066"></a>00066 <span class="comment"> *</span>
<a name="l00067"></a>00067 <span class="comment"> * Revision 1.12  2003/05/06 18:35:21  harald</span>
<a name="l00068"></a>00068 <span class="comment"> * ICCAVR port</span>
<a name="l00069"></a>00069 <span class="comment"> *</span>
<a name="l00070"></a>00070 <span class="comment"> * Revision 1.11  2003/04/21 16:43:54  harald</span>
<a name="l00071"></a>00071 <span class="comment"> * Added more comments.</span>
<a name="l00072"></a>00072 <span class="comment"> * Avoid initializing static globals to zero.</span>
<a name="l00073"></a>00073 <span class="comment"> * New function VsSdiWrite/_P checks DREQ</span>
<a name="l00074"></a>00074 <span class="comment"> * Removed decoder interrupt en/disable from low level routines.</span>
<a name="l00075"></a>00075 <span class="comment"> * Keep decoder in reset state until ports have been initialized.</span>
<a name="l00076"></a>00076 <span class="comment"> * Do not send initial zero bytes as the datasheet recommends.</span>
<a name="l00077"></a>00077 <span class="comment"> * A single nop is sufficient delay during reset active.</span>
<a name="l00078"></a>00078 <span class="comment"> * Clear interrupt flag after reset to avoid useless interrupt.</span>
<a name="l00079"></a>00079 <span class="comment"> * Available buffer size corrected.</span>
<a name="l00080"></a>00080 <span class="comment"> * New function to read header information.</span>
<a name="l00081"></a>00081 <span class="comment"> * New function invokes decoder memory test.</span>
<a name="l00082"></a>00082 <span class="comment"> * Beep makes use of VsSdiWrite.</span>
<a name="l00083"></a>00083 <span class="comment"> *</span>
<a name="l00084"></a>00084 <span class="comment"> * Revision 1.10  2003/04/18 14:46:08  harald</span>
<a name="l00085"></a>00085 <span class="comment"> * Copyright update by the maintainer, after none of the original code had</span>
<a name="l00086"></a>00086 <span class="comment"> * been left. We have a clean BSD licence now.</span>
<a name="l00087"></a>00087 <span class="comment"> * This release had been prepared by Pavel Chromy.</span>
<a name="l00088"></a>00088 <span class="comment"> * BSYNC vs. transfer in progress issue in VsSdiPutByte().</span>
<a name="l00089"></a>00089 <span class="comment"> * Fixed possible transfer in progress issue in VsPlayerFeed().</span>
<a name="l00090"></a>00090 <span class="comment"> * HW reset may be forced by VS_SM_RESET mode bit</span>
<a name="l00091"></a>00091 <span class="comment"> *</span>
<a name="l00092"></a>00092 <span class="comment"> * Revision 1.9  2003/04/07 20:29:20  harald</span>
<a name="l00093"></a>00093 <span class="comment"> * Redesigned by Pavel Chromy</span>
<a name="l00094"></a>00094 <span class="comment"> *</span>
<a name="l00095"></a>00095 <span class="comment"> * Revision 1.9  2003/04/04 15:01:00  mac</span>
<a name="l00096"></a>00096 <span class="comment"> * VS_STATUS_EMTY is reported correctly.</span>
<a name="l00097"></a>00097 <span class="comment"> *</span>
<a name="l00098"></a>00098 <span class="comment"> * Revision 1.9  2003/02/14 13:39:00  mac</span>
<a name="l00099"></a>00099 <span class="comment"> * Several serious bugs fixed,</span>
<a name="l00100"></a>00100 <span class="comment"> * interrupt routine completely remade.</span>
<a name="l00101"></a>00101 <span class="comment"> * Unreliable spurious interrupts detection removed.</span>
<a name="l00102"></a>00102 <span class="comment"> * Mpeg frame detection removed.</span>
<a name="l00103"></a>00103 <span class="comment"> * Watermark check removed (this was rather limiting)</span>
<a name="l00104"></a>00104 <span class="comment"> * Can be optionaly compiled not to use SPI</span>
<a name="l00105"></a>00105 <span class="comment"> *</span>
<a name="l00106"></a>00106 <span class="comment"> * Revision 1.8  2003/02/04 17:50:55  harald</span>
<a name="l00107"></a>00107 <span class="comment"> * Version 3 released</span>
<a name="l00108"></a>00108 <span class="comment"> *</span>
<a name="l00109"></a>00109 <span class="comment"> * Revision 1.7  2003/01/14 16:15:19  harald</span>
<a name="l00110"></a>00110 <span class="comment"> * Sending twice the number of zeros to end MP3 stream.</span>
<a name="l00111"></a>00111 <span class="comment"> * Check for spurious interrupts to detect hanging chip.</span>
<a name="l00112"></a>00112 <span class="comment"> * Simpler portable inline assembler for short delays.</span>
<a name="l00113"></a>00113 <span class="comment"> *</span>
<a name="l00114"></a>00114 <span class="comment"> * Revision 1.6  2002/11/02 15:15:13  harald</span>
<a name="l00115"></a>00115 <span class="comment"> * Library dependencies removed</span>
<a name="l00116"></a>00116 <span class="comment"> *</span>
<a name="l00117"></a>00117 <span class="comment"> * Revision 1.5  2002/09/15 16:44:14  harald</span>
<a name="l00118"></a>00118 <span class="comment"> * *** empty log message ***</span>
<a name="l00119"></a>00119 <span class="comment"> *</span>
<a name="l00120"></a>00120 <span class="comment"> * Revision 1.4  2002/08/16 17:49:02  harald</span>
<a name="l00121"></a>00121 <span class="comment"> * First public release</span>
<a name="l00122"></a>00122 <span class="comment"> *</span>
<a name="l00123"></a>00123 <span class="comment"> * Revision 1.3  2002/06/26 17:29:08  harald</span>
<a name="l00124"></a>00124 <span class="comment"> * First pre-release with 2.4 stack</span>
<a name="l00125"></a>00125 <span class="comment"> *</span>
<a name="l00126"></a>00126 <span class="comment"> */</span>
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="comment">/*</span>
<a name="l00129"></a>00129 <span class="comment"> * This header file specifies the hardware port bits. You</span>
<a name="l00130"></a>00130 <span class="comment"> * need to change or replace it, if your hardware differs.</span>
<a name="l00131"></a>00131 <span class="comment"> */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#include &lt;<a class="code" href="cfg_2arch_2avr_8h.html" title="AVR hardware configuration.">cfg/arch/avr.h</a>&gt;</span>
<a name="l00133"></a>00133 
<a name="l00134"></a>00134 <span class="preprocessor">#include &lt;<a class="code" href="include_2sys_2atom_8h.html">sys/atom.h</a>&gt;</span>
<a name="l00135"></a>00135 <span class="preprocessor">#include &lt;<a class="code" href="event_8h.html" title="Event management definitions.">sys/event.h</a>&gt;</span>
<a name="l00136"></a>00136 <span class="preprocessor">#include &lt;<a class="code" href="sys_2timer_8h.html" title="Timer management definitions.">sys/timer.h</a>&gt;</span>
<a name="l00137"></a>00137 <span class="preprocessor">#include &lt;<a class="code" href="heap_8h.html" title="Heap management definitions.">sys/heap.h</a>&gt;</span>
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 <span class="preprocessor">#include &lt;<a class="code" href="dev_2irqreg_8h.html" title="Interrupt management definitions.">dev/irqreg.h</a>&gt;</span>
<a name="l00140"></a>00140 <span class="preprocessor">#include &lt;<a class="code" href="vs1001k_8h.html" title="Network interface controller definitions.">dev/vs1001k.h</a>&gt;</span>
<a name="l00141"></a>00141 
<a name="l00142"></a>00142 <span class="preprocessor">#include &lt;<a class="code" href="sys_2bankmem_8h.html" title="Banked memory management definitions.">sys/bankmem.h</a>&gt;</span>
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 <span class="preprocessor">#include &lt;stddef.h&gt;</span> <span class="comment">/* NULL definition */</span>
<a name="l00145"></a>00145 
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 <span class="preprocessor">#ifndef VS_SCK_BIT</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00158"></a><a class="code" href="group__xg_vs1001.html#g831ac4336fb98388e981dbba478dde1d">00158</a> <span class="preprocessor">#define VS_SCK_BIT      0</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00161"></a>00161 <span class="preprocessor">#if !defined(VS_SCK_AVRPORT) || (VS_SCK_AVRPORT == AVRPORTB)</span>
<a name="l00162"></a><a class="code" href="group__xg_vs1001.html#g5bcda01df41fc41eb186dbc28f17d4c0">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_SCK_PORT PORTB   </span>
<a name="l00163"></a><a class="code" href="group__xg_vs1001.html#gaa0530b82b37b2bb4f0f7eff90ed059b">00163</a> <span class="preprocessor">#define VS_SCK_DDR  DDRB    </span>
<a name="l00164"></a>00164 <span class="preprocessor">#elif (VS_SCK_AVRPORT == AVRPORTD)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define VS_SCK_PORT PORTD</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define VS_SCK_DDR  DDRD</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_SCK_AVRPORT == AVRPORTE)</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define VS_SCK_PORT PORTE</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define VS_SCK_DDR  DDRE</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_SCK_AVRPORT == AVRPORTF)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define VS_SCK_PORT PORTF</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define VS_SCK_DDR  DDRF</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#warning "Bad SCK port specification"</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 <span class="preprocessor">#ifndef VS_SS_BIT</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span>
<a name="l00181"></a><a class="code" href="group__xg_vs1001.html#g964c4c541a0146b78b441585c005ccf0">00181</a> <span class="preprocessor">#define VS_SS_BIT       1       </span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a>00184 <span class="preprocessor">#if !defined(VS_SS_AVRPORT) || (VS_SS_AVRPORT == AVRPORTB)</span>
<a name="l00185"></a><a class="code" href="group__xg_vs1001.html#g9e5513597b0976d2137c18b1b771a817">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_SS_PORT  PORTB   </span>
<a name="l00186"></a><a class="code" href="group__xg_vs1001.html#gab695409c9e5a3b79a0fc89f9b437d2c">00186</a> <span class="preprocessor">#define VS_SS_DDR   DDRB    </span>
<a name="l00187"></a>00187 <span class="preprocessor">#elif (VS_SS_AVRPORT == AVRPORTD)</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define VS_SS_PORT  PORTD</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define VS_SS_DDR   DDRD</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_SS_AVRPORT == AVRPORTE)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define VS_SS_PORT  PORTE</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define VS_SS_DDR   DDRE</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_SS_AVRPORT == AVRPORTF)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define VS_SS_PORT  PORTF</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define VS_SS_DDR   DDRF</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#warning "Bad SS port specification"</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 <span class="preprocessor">#ifndef VS_SI_BIT</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span>
<a name="l00206"></a><a class="code" href="group__xg_vs1001.html#g23b1dfffd10772ef7517c07ad1410234">00206</a> <span class="preprocessor">#define VS_SI_BIT       2       </span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a>00209 <span class="preprocessor">#if !defined(VS_SI_AVRPORT) || (VS_SI_AVRPORT == AVRPORTB)</span>
<a name="l00210"></a><a class="code" href="group__xg_vs1001.html#g5f67c21be59b6cc8acfca21f0372764c">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_SI_PORT  PORTB   </span>
<a name="l00211"></a><a class="code" href="group__xg_vs1001.html#g514c7565daa037c4dcb7114565619cad">00211</a> <span class="preprocessor">#define VS_SI_DDR   DDRB    </span>
<a name="l00212"></a>00212 <span class="preprocessor">#elif (VS_SI_AVRPORT == AVRPORTD)</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define VS_SI_PORT  PORTD</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define VS_SI_DDR   DDRD</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_SI_AVRPORT == AVRPORTE)</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define VS_SI_PORT  PORTE</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define VS_SI_DDR   DDRE</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_SI_AVRPORT == AVRPORTF)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define VS_SI_PORT  PORTF</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define VS_SI_DDR   DDRF</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#warning "Bad SI port specification"</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>
<a name="l00225"></a>00225 <span class="preprocessor">#ifndef VS_SO_BIT</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00233"></a><a class="code" href="group__xg_vs1001.html#g55b59debae70709960b99f66e1347ec8">00233</a> <span class="preprocessor">#define VS_SO_BIT       3</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>
<a name="l00236"></a>00236 <span class="preprocessor">#if !defined(VS_SO_AVRPORT) || (VS_SO_AVRPORT == AVRPORTB)</span>
<a name="l00237"></a><a class="code" href="group__xg_vs1001.html#g25f883c01faa822eb9ee519f4259a9d2">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_SO_PIN   PINB    </span>
<a name="l00238"></a><a class="code" href="group__xg_vs1001.html#gc3f00b59435406a7d8098f8637ad3405">00238</a> <span class="preprocessor">#define VS_SO_DDR   DDRB    </span>
<a name="l00239"></a>00239 <span class="preprocessor">#elif (VS_SO_AVRPORT == AVRPORTD)</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define VS_SO_PIN   PIND</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define VS_SO_DDR   DDRD</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_SO_AVRPORT == AVRPORTE)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define VS_SO_PIN   PINE</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#define VS_SO_DDR   DDRE</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_SO_AVRPORT == AVRPORTF)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define VS_SO_PIN   PINF</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define VS_SO_DDR   DDRF</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#warning "Bad SO port specification"</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00252"></a>00252 <span class="preprocessor">#ifndef VS_XCS_BIT</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span>
<a name="l00260"></a><a class="code" href="group__xg_vs1001.html#gd158b28b3d1edeb4757d744829510eee">00260</a> <span class="preprocessor">#define VS_XCS_BIT      4</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span>
<a name="l00263"></a>00263 <span class="preprocessor">#if !defined(VS_XCS_AVRPORT) || (VS_XCS_AVRPORT == AVRPORTB)</span>
<a name="l00264"></a><a class="code" href="group__xg_vs1001.html#g4b7e52123a90e7fb48b0cf3dabf56f79">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_XCS_PORT PORTB   </span>
<a name="l00265"></a><a class="code" href="group__xg_vs1001.html#g79e39f624e65ffa57f408456578b1c66">00265</a> <span class="preprocessor">#define VS_XCS_DDR  DDRB    </span>
<a name="l00266"></a>00266 <span class="preprocessor">#elif (VS_XCS_AVRPORT == AVRPORTD)</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define VS_XCS_PORT PORTD</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define VS_XCS_DDR  DDRD</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_XCS_AVRPORT == AVRPORTE)</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define VS_XCS_PORT PORTE</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define VS_XCS_DDR  DDRE</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_XCS_AVRPORT == AVRPORTF)</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define VS_XCS_PORT PORTF</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define VS_XCS_DDR  DDRF</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#warning "Bad XCS port specification"</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span>
<a name="l00279"></a>00279 <span class="preprocessor">#ifndef VS_BSYNC_BIT</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span>
<a name="l00286"></a><a class="code" href="group__xg_vs1001.html#ga8f05b50736a9b3fa5315f745b459492">00286</a> <span class="preprocessor">#define VS_BSYNC_BIT    5</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span>
<a name="l00289"></a>00289 <span class="preprocessor">#if !defined(VS_BSYNC_AVRPORT) || (VS_BSYNC_AVRPORT == AVRPORTB)</span>
<a name="l00290"></a><a class="code" href="group__xg_vs1001.html#g9d5ca63393d769e1e1a806fbc5384de4">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_BSYNC_PORT   PORTB   </span>
<a name="l00291"></a><a class="code" href="group__xg_vs1001.html#g82198070c6c6014d9dc12bcdc60eecaf">00291</a> <span class="preprocessor">#define VS_BSYNC_DDR    DDRB    </span>
<a name="l00292"></a>00292 <span class="preprocessor">#elif (VS_BSYNC_AVRPORT == AVRPORTD)</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define VS_BSYNC_PORT   PORTD</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define VS_BSYNC_DDR    DDRD</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_BSYNC_AVRPORT == AVRPORTE)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#define VS_BSYNC_PORT   PORTE</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define VS_BSYNC_DDR    DDRE</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_BSYNC_AVRPORT == AVRPORTF)</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define VS_BSYNC_PORT   PORTF</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define VS_BSYNC_DDR    DDRF</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#warning "Bad BSYNC port specification"</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span>
<a name="l00305"></a>00305 <span class="preprocessor">#ifndef VS_RESET_BIT</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span>
<a name="l00309"></a><a class="code" href="group__xg_vs1001.html#g00da5f550c529aed96f24956cdd313b0">00309</a> <span class="preprocessor">#define VS_RESET_BIT    7       </span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span>
<a name="l00312"></a>00312 <span class="preprocessor">#if !defined(VS_RESET_AVRPORT) || (VS_RESET_AVRPORT == AVRPORTB)</span>
<a name="l00313"></a><a class="code" href="group__xg_vs1001.html#g619a423593c5bc45b01fb7bfdcc6b7b8">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_RESET_PORT   PORTB   </span>
<a name="l00314"></a><a class="code" href="group__xg_vs1001.html#g16e7884c1be3d17fa657d3532cf552e6">00314</a> <span class="preprocessor">#define VS_RESET_DDR    DDRB    </span>
<a name="l00315"></a>00315 <span class="preprocessor">#elif (VS_RESET_AVRPORT == AVRPORTD)</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#define VS_RESET_PORT   PORTD</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define VS_RESET_DDR    DDRD</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_RESET_AVRPORT == AVRPORTE)</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define VS_RESET_PORT   PORTE</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define VS_RESET_DDR    DDRE</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#elif (VS_RESET_AVRPORT == AVRPORTF)</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#define VS_RESET_PORT   PORTF</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#define VS_RESET_DDR    DDRF</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">#warning "Bad RESET port specification"</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span>
<a name="l00328"></a>00328 <span class="preprocessor">#ifndef VS_SIGNAL_IRQ</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>
<a name="l00332"></a><a class="code" href="group__xg_vs1001.html#gde496b57b5869a30cd20e6f76a417a5d">00332</a> <span class="preprocessor">#define VS_SIGNAL       sig_INTERRUPT6</span>
<a name="l00333"></a><a class="code" href="group__xg_vs1001.html#g39d7f236cfa8f3c2400303a4b845a658">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_BIT     6</span>
<a name="l00334"></a><a class="code" href="group__xg_vs1001.html#g5825c8928e61e9b338ac061c27b92b10">00334</a> <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PORT    PORTE   </span>
<a name="l00335"></a><a class="code" href="group__xg_vs1001.html#g404e82f60d7c2088ba7f0da8aef82973">00335</a> <span class="preprocessor">#define VS_DREQ_PIN     PINE    </span>
<a name="l00336"></a><a class="code" href="group__xg_vs1001.html#g108cd7227b053386e19b9329aa273fc1">00336</a> <span class="preprocessor">#define VS_DREQ_DDR     DDRE    </span>
<a name="l00338"></a>00338 <span class="preprocessor">#elif (VS_SIGNAL_IRQ == INT0)</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#define VS_SIGNAL       sig_INTERRUPT0</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_BIT     0</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PORT    PORTD</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PIN     PIND</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_DDR     DDRD</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span>
<a name="l00345"></a>00345 <span class="preprocessor">#elif (VS_SIGNAL_IRQ == INT1)</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#define VS_SIGNAL       sig_INTERRUPT1</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_BIT     1</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PORT    PORTD</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PIN     PIND</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_DDR     DDRD</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span>
<a name="l00352"></a>00352 <span class="preprocessor">#elif (VS_SIGNAL_IRQ == INT2)</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define VS_SIGNAL       sig_INTERRUPT2</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_BIT     2</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PORT    PORTD</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PIN     PIND</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_DDR     DDRD</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span>
<a name="l00359"></a>00359 <span class="preprocessor">#elif (VS_SIGNAL_IRQ == INT3)</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define VS_SIGNAL       sig_INTERRUPT3</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_BIT     3</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PORT    PORTD</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PIN     PIND</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_DDR     DDRD</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>
<a name="l00366"></a>00366 <span class="preprocessor">#elif (VS_SIGNAL_IRQ == INT4)</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define VS_SIGNAL       sig_INTERRUPT4</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_BIT     4</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PORT    PORTE</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PIN     PINE</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_DDR     DDRE</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>
<a name="l00373"></a>00373 <span class="preprocessor">#elif (VS_SIGNAL_IRQ == INT5)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define VS_SIGNAL       sig_INTERRUPT5</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_BIT     5</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PORT    PORTE</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PIN     PINE</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_DDR     DDRE</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span>
<a name="l00380"></a>00380 <span class="preprocessor">#elif (VS_SIGNAL_IRQ == INT7)</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define VS_SIGNAL       sig_INTERRUPT7</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_BIT     7</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PORT    PORTE</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_PIN     PINE</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define VS_DREQ_DDR     DDRE</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span>
<a name="l00387"></a>00387 <span class="preprocessor">#else</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#warning "Bad interrupt specification"</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>
<a name="l00391"></a>00391 <span class="keyword">static</span> <span class="keyword">volatile</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> vs_status = <a class="code" href="group__xg_vs1001.html#g10ddcf1ed4be0f36ea1842e53cc1a719">VS_STATUS_STOPPED</a>;
<a name="l00392"></a>00392 <span class="keyword">static</span> <span class="keyword">volatile</span> <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> vs_flush;
<a name="l00393"></a>00393 
<a name="l00394"></a>00394 <span class="comment">/*</span>
<a name="l00395"></a>00395 <span class="comment"> * \brief Write a byte to the VS1001 data interface.</span>
<a name="l00396"></a>00396 <span class="comment"> *</span>
<a name="l00397"></a>00397 <span class="comment"> * The caller is responsible for checking the DREQ line. Also make sure,</span>
<a name="l00398"></a>00398 <span class="comment"> * that decoder interrupts are disabled.</span>
<a name="l00399"></a>00399 <span class="comment"> *</span>
<a name="l00400"></a>00400 <span class="comment"> * \param b Byte to be shifted to the decoder's data interface.</span>
<a name="l00401"></a>00401 <span class="comment"> */</span>
<a name="l00402"></a>00402 <span class="keyword">static</span> <a class="code" href="arm_8h.html#2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <span class="keywordtype">void</span> VsSdiPutByte(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> b)
<a name="l00403"></a>00403 {
<a name="l00404"></a>00404 <span class="preprocessor">#ifdef VS_NOSPI</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span>    <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> mask = 0x80;
<a name="l00406"></a>00406     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g9d5ca63393d769e1e1a806fbc5384de4">VS_BSYNC_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492" title="VS1001 serial data interface bit sync. The first DCLK sampling edge, during which...">VS_BSYNC_BIT</a>);
<a name="l00407"></a>00407     <span class="keywordflow">while</span> (mask) {
<a name="l00408"></a>00408         <span class="keywordflow">if</span> (b &amp; mask)
<a name="l00409"></a>00409             <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5f67c21be59b6cc8acfca21f0372764c">VS_SI_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g23b1dfffd10772ef7517c07ad1410234" title="VS1001 serial control interface data input. The decoder samples this input on the...">VS_SI_BIT</a>);
<a name="l00410"></a>00410         <span class="keywordflow">else</span>
<a name="l00411"></a>00411             <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5f67c21be59b6cc8acfca21f0372764c">VS_SI_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g23b1dfffd10772ef7517c07ad1410234" title="VS1001 serial control interface data input. The decoder samples this input on the...">VS_SI_BIT</a>);
<a name="l00412"></a>00412 
<a name="l00413"></a>00413         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g9e5513597b0976d2137c18b1b771a817">VS_SS_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g964c4c541a0146b78b441585c005ccf0" title="VS1001 serial data interface clock input bit.">VS_SS_BIT</a>);
<a name="l00414"></a>00414         mask &gt;&gt;= 1;
<a name="l00415"></a>00415         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g9e5513597b0976d2137c18b1b771a817">VS_SS_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g964c4c541a0146b78b441585c005ccf0" title="VS1001 serial data interface clock input bit.">VS_SS_BIT</a>);
<a name="l00416"></a>00416         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g9d5ca63393d769e1e1a806fbc5384de4">VS_BSYNC_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492" title="VS1001 serial data interface bit sync. The first DCLK sampling edge, during which...">VS_BSYNC_BIT</a>);
<a name="l00417"></a>00417     }
<a name="l00418"></a>00418 <span class="preprocessor">#else</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span>    <span class="comment">/* Wait for previous SPI transfer to finish. */</span>
<a name="l00420"></a>00420     <a class="code" href="icc_8h.html#db35c737e10e9b80fe812de60da481a9">loop_until_bit_is_set</a>(SPSR, SPIF);
<a name="l00421"></a>00421     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g9d5ca63393d769e1e1a806fbc5384de4">VS_BSYNC_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492" title="VS1001 serial data interface bit sync. The first DCLK sampling edge, during which...">VS_BSYNC_BIT</a>);
<a name="l00422"></a>00422     <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(SPDR, b);
<a name="l00423"></a>00423     <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l00424"></a>00424     <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l00425"></a>00425     <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l00426"></a>00426     <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l00427"></a>00427     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g9d5ca63393d769e1e1a806fbc5384de4">VS_BSYNC_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492" title="VS1001 serial data interface bit sync. The first DCLK sampling edge, during which...">VS_BSYNC_BIT</a>);
<a name="l00428"></a>00428 <span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>}
<a name="l00430"></a>00430 
<a name="l00437"></a>00437 <span class="keyword">static</span> <span class="keywordtype">int</span> VsSdiWrite(<a class="code" href="arm_8h.html#0c33b494a68ce28497e7ce8e5e95feff">CONST</a> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> * data, <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> len)
<a name="l00438"></a>00438 {
<a name="l00439"></a>00439     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <span class="keywordflow">try</span> = 5000;
<a name="l00440"></a>00440 
<a name="l00441"></a>00441     <span class="keywordflow">while</span> (len--) {
<a name="l00442"></a>00442         <span class="keywordflow">while</span> (<span class="keywordflow">try</span>-- &amp;&amp; <a class="code" href="icc_8h.html#6661dcd8875bb06622fcaf322e815107">bit_is_clear</a>(<a class="code" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>));
<a name="l00443"></a>00443         VsSdiPutByte(*data);
<a name="l00444"></a>00444         data++;
<a name="l00445"></a>00445     }
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <span class="keywordflow">try</span> ? 0 : -1;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 
<a name="l00456"></a>00456 <span class="keyword">static</span> <span class="keywordtype">int</span> VsSdiWrite_P(<a class="code" href="arm_8h.html#963f816fc88a5d8479c285ed4c630229">PGM_P</a> data, <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> len)
<a name="l00457"></a>00457 {
<a name="l00458"></a>00458     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <span class="keywordflow">try</span> = 5000;
<a name="l00459"></a>00459 
<a name="l00460"></a>00460     <span class="keywordflow">while</span> (len--) {
<a name="l00461"></a>00461         <span class="keywordflow">while</span> (<span class="keywordflow">try</span>-- &amp;&amp; <a class="code" href="icc_8h.html#6661dcd8875bb06622fcaf322e815107">bit_is_clear</a>(<a class="code" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>));
<a name="l00462"></a>00462         VsSdiPutByte(<a class="code" href="arm_8h.html#0af779eb78b696dfcb017dc9be5f6d14">PRG_RDB</a>(data));
<a name="l00463"></a>00463         data++;
<a name="l00464"></a>00464     }
<a name="l00465"></a>00465     <span class="keywordflow">return</span> <span class="keywordflow">try</span> ? 0 : -1;
<a name="l00466"></a>00466 }
<a name="l00467"></a>00467 
<a name="l00474"></a>00474 <span class="keyword">static</span> <a class="code" href="arm_8h.html#2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <span class="keywordtype">void</span> VsSciPutByte(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> data)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> mask = 0x80;
<a name="l00477"></a>00477 
<a name="l00478"></a>00478     <span class="comment">/*</span>
<a name="l00479"></a>00479 <span class="comment">     * Loop until all 8 bits are processed.</span>
<a name="l00480"></a>00480 <span class="comment">     */</span>
<a name="l00481"></a>00481     <span class="keywordflow">while</span> (mask) {
<a name="l00482"></a>00482 
<a name="l00483"></a>00483         <span class="comment">/* Set data line. */</span>
<a name="l00484"></a>00484         <span class="keywordflow">if</span> (data &amp; mask)
<a name="l00485"></a>00485             <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5f67c21be59b6cc8acfca21f0372764c">VS_SI_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g23b1dfffd10772ef7517c07ad1410234" title="VS1001 serial control interface data input. The decoder samples this input on the...">VS_SI_BIT</a>);
<a name="l00486"></a>00486         <span class="keywordflow">else</span>
<a name="l00487"></a>00487             <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5f67c21be59b6cc8acfca21f0372764c">VS_SI_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g23b1dfffd10772ef7517c07ad1410234" title="VS1001 serial control interface data input. The decoder samples this input on the...">VS_SI_BIT</a>);
<a name="l00488"></a>00488 
<a name="l00489"></a>00489         <span class="comment">/* Toggle clock and shift mask. */</span>
<a name="l00490"></a>00490         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5bcda01df41fc41eb186dbc28f17d4c0">VS_SCK_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d" title="VS1001 serial control interface clock input bit. The first rising clock edge after...">VS_SCK_BIT</a>);
<a name="l00491"></a>00491         mask &gt;&gt;= 1;
<a name="l00492"></a>00492         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5bcda01df41fc41eb186dbc28f17d4c0">VS_SCK_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d" title="VS1001 serial control interface clock input bit. The first rising clock edge after...">VS_SCK_BIT</a>);
<a name="l00493"></a>00493     }
<a name="l00494"></a>00494 }
<a name="l00495"></a>00495 
<a name="l00502"></a>00502 <span class="keyword">static</span> <a class="code" href="arm_8h.html#2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> VsSciGetByte(<span class="keywordtype">void</span>)
<a name="l00503"></a>00503 {
<a name="l00504"></a>00504     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> mask = 0x80;
<a name="l00505"></a>00505     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> data = 0;
<a name="l00506"></a>00506 
<a name="l00507"></a>00507     <span class="comment">/*</span>
<a name="l00508"></a>00508 <span class="comment">     * Loop until all 8 bits are processed.</span>
<a name="l00509"></a>00509 <span class="comment">     */</span>
<a name="l00510"></a>00510     <span class="keywordflow">while</span> (mask) {
<a name="l00511"></a>00511         <span class="comment">/* Toggle clock and get the data. */</span>
<a name="l00512"></a>00512         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5bcda01df41fc41eb186dbc28f17d4c0">VS_SCK_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d" title="VS1001 serial control interface clock input bit. The first rising clock edge after...">VS_SCK_BIT</a>);
<a name="l00513"></a>00513         <span class="keywordflow">if</span> (<a class="code" href="icc_8h.html#c4c7c267cf4f41902628dd51500b96b9">bit_is_set</a>(<a class="code" href="group__xg_medianut_cfg.html#g25f883c01faa822eb9ee519f4259a9d2">VS_SO_PIN</a>, <a class="code" href="group__xg_medianut_cfg.html#g55b59debae70709960b99f66e1347ec8" title="VS1001 serial control interface data output. If data is transfered from the decoder...">VS_SO_BIT</a>))
<a name="l00514"></a>00514             data |= mask;
<a name="l00515"></a>00515         mask &gt;&gt;= 1;
<a name="l00516"></a>00516         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5bcda01df41fc41eb186dbc28f17d4c0">VS_SCK_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d" title="VS1001 serial control interface clock input bit. The first rising clock edge after...">VS_SCK_BIT</a>);
<a name="l00517"></a>00517     }
<a name="l00518"></a>00518     <span class="keywordflow">return</span> data;
<a name="l00519"></a>00519 }
<a name="l00520"></a>00520 
<a name="l00526"></a>00526 <span class="keyword">static</span> <span class="keywordtype">void</span> VsRegWrite(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg, <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> data)
<a name="l00527"></a>00527 {
<a name="l00528"></a>00528     <span class="comment">/* Select chip. */</span>
<a name="l00529"></a>00529     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g4b7e52123a90e7fb48b0cf3dabf56f79">VS_XCS_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee" title="VS1001 active low chip select input. A high level forces the serial interface into...">VS_XCS_BIT</a>);
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 <span class="preprocessor">#ifndef VS_NOSPI</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span>    <span class="comment">/* Disable SPI */</span>
<a name="l00533"></a>00533     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(SPCR, SPE);
<a name="l00534"></a>00534 <span class="preprocessor">#endif</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span>
<a name="l00536"></a>00536     VsSciPutByte(<a class="code" href="group__xg_vs1001.html#ga5584f99434f2094703901e0aa504ac9">VS_OPCODE_WRITE</a>);
<a name="l00537"></a>00537     VsSciPutByte(reg);
<a name="l00538"></a>00538     VsSciPutByte((<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>) (data &gt;&gt; 8));
<a name="l00539"></a>00539     VsSciPutByte((<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>) data);
<a name="l00540"></a>00540 
<a name="l00541"></a>00541 <span class="preprocessor">#ifndef VS_NOSPI</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span>    <span class="comment">/* Re-enable SPI. Hint given by Jesper Hansen. */</span>
<a name="l00543"></a>00543     <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(SPCR, <a class="code" href="icc_8h.html#663d8c125655d41622b1e6bc96e5d63d">BV</a>(MSTR) | <a class="code" href="icc_8h.html#663d8c125655d41622b1e6bc96e5d63d">BV</a>(SPE));
<a name="l00544"></a>00544     <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(SPSR, <a class="code" href="icc_8h.html#4c90ab16d0671323dd5eeb5eefaab0f0">inp</a>(SPSR));
<a name="l00545"></a>00545 <span class="preprocessor">#endif</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span>
<a name="l00547"></a>00547     <span class="comment">/* Deselect chip. */</span>
<a name="l00548"></a>00548     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g4b7e52123a90e7fb48b0cf3dabf56f79">VS_XCS_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee" title="VS1001 active low chip select input. A high level forces the serial interface into...">VS_XCS_BIT</a>);
<a name="l00549"></a>00549 }
<a name="l00550"></a>00550 
<a name="l00551"></a>00551 <span class="comment">/*</span>
<a name="l00552"></a>00552 <span class="comment"> * \brief Read from a register.</span>
<a name="l00553"></a>00553 <span class="comment"> *</span>
<a name="l00554"></a>00554 <span class="comment"> * Decoder interrupts must have been disabled before calling this function.</span>
<a name="l00555"></a>00555 <span class="comment"> * </span>
<a name="l00556"></a>00556 <span class="comment"> * \return Register contents.</span>
<a name="l00557"></a>00557 <span class="comment"> */</span>
<a name="l00558"></a>00558 <span class="keyword">static</span> <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> VsRegRead(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg)
<a name="l00559"></a>00559 {
<a name="l00560"></a>00560     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> data;
<a name="l00561"></a>00561 
<a name="l00562"></a>00562     <span class="comment">/* Disable interrupts and select chip. */</span>
<a name="l00563"></a>00563     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g4b7e52123a90e7fb48b0cf3dabf56f79">VS_XCS_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee" title="VS1001 active low chip select input. A high level forces the serial interface into...">VS_XCS_BIT</a>);
<a name="l00564"></a>00564 
<a name="l00565"></a>00565 <span class="preprocessor">#ifndef VS_NOSPI</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span>    <span class="comment">/* Disable SPI. */</span>
<a name="l00567"></a>00567     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(SPCR, SPE);
<a name="l00568"></a>00568 <span class="preprocessor">#endif</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>
<a name="l00570"></a>00570     VsSciPutByte(<a class="code" href="group__xg_vs1001.html#g0450ad0b8d21faada19079f1c7a65485">VS_OPCODE_READ</a>);
<a name="l00571"></a>00571     VsSciPutByte(reg);
<a name="l00572"></a>00572     data = (<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)VsSciGetByte() &lt;&lt; 8;
<a name="l00573"></a>00573     data |= VsSciGetByte();
<a name="l00574"></a>00574 
<a name="l00575"></a>00575 <span class="preprocessor">#ifndef VS_NOSPI</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span>    <span class="comment">/* Re-enable SPI. Changed due to a hint by Jesper. */</span>
<a name="l00577"></a>00577     <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(SPCR, <a class="code" href="icc_8h.html#663d8c125655d41622b1e6bc96e5d63d">BV</a>(MSTR) | <a class="code" href="icc_8h.html#663d8c125655d41622b1e6bc96e5d63d">BV</a>(SPE));
<a name="l00578"></a>00578     <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(SPSR, <a class="code" href="icc_8h.html#4c90ab16d0671323dd5eeb5eefaab0f0">inp</a>(SPSR));
<a name="l00579"></a>00579 <span class="preprocessor">#endif</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span>
<a name="l00581"></a>00581     <span class="comment">/* Deselect chip and enable interrupts. */</span>
<a name="l00582"></a>00582     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g4b7e52123a90e7fb48b0cf3dabf56f79">VS_XCS_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee" title="VS1001 active low chip select input. A high level forces the serial interface into...">VS_XCS_BIT</a>);
<a name="l00583"></a>00583 
<a name="l00584"></a>00584     <span class="keywordflow">return</span> data;
<a name="l00585"></a>00585 }
<a name="l00586"></a>00586 
<a name="l00598"></a><a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed">00598</a> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> enable)
<a name="l00599"></a>00599 {
<a name="l00600"></a>00600     <span class="keyword">static</span> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> is_enabled = 0;
<a name="l00601"></a>00601     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> rc;
<a name="l00602"></a>00602 
<a name="l00603"></a>00603     rc = is_enabled;
<a name="l00604"></a>00604     <span class="keywordflow">if</span>(enable) {
<a name="l00605"></a>00605         <a class="code" href="group__xg_interrupt.html#g9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt.">NutIrqEnable</a>(&amp;<a class="code" href="group__xg_vs1001.html#gde496b57b5869a30cd20e6f76a417a5d" title="VS1001 data request interrupt.">VS_SIGNAL</a>);
<a name="l00606"></a>00606     }
<a name="l00607"></a>00607     <span class="keywordflow">else</span> {
<a name="l00608"></a>00608         <a class="code" href="group__xg_interrupt.html#g119a2bc13dfa1a774997588dbea31130" title="Disable a specified interrupt.">NutIrqDisable</a>(&amp;<a class="code" href="group__xg_vs1001.html#gde496b57b5869a30cd20e6f76a417a5d" title="VS1001 data request interrupt.">VS_SIGNAL</a>);
<a name="l00609"></a>00609     }
<a name="l00610"></a>00610     is_enabled = enable;
<a name="l00611"></a>00611 
<a name="l00612"></a>00612     <span class="keywordflow">return</span> rc;
<a name="l00613"></a>00613 }
<a name="l00614"></a>00614 
<a name="l00615"></a>00615 <span class="comment">/*</span>
<a name="l00616"></a>00616 <span class="comment"> * \brief Feed the decoder with data.</span>
<a name="l00617"></a>00617 <span class="comment"> *</span>
<a name="l00618"></a>00618 <span class="comment"> * This function serves two purposes: </span>
<a name="l00619"></a>00619 <span class="comment"> * - It is called by VsPlayerKick() to initially fill the decoder buffer.</span>
<a name="l00620"></a>00620 <span class="comment"> * - It is used as an interrupt handler for the decoder.</span>
<a name="l00621"></a>00621 <span class="comment"> */</span>
<a name="l00622"></a>00622 <span class="keyword">static</span> <span class="keywordtype">void</span> VsPlayerFeed(<span class="keywordtype">void</span> *arg)
<a name="l00623"></a>00623 {
<a name="l00624"></a>00624     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ief;
<a name="l00625"></a>00625     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> j = 32;
<a name="l00626"></a>00626     <span class="keywordtype">size_t</span> total = 0;
<a name="l00627"></a>00627 
<a name="l00628"></a>00628     <span class="keywordflow">if</span> (<a class="code" href="icc_8h.html#6661dcd8875bb06622fcaf322e815107">bit_is_clear</a>(<a class="code" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>)) {
<a name="l00629"></a>00629         <span class="keywordflow">return</span>;
<a name="l00630"></a>00630     }
<a name="l00631"></a>00631 
<a name="l00632"></a>00632     <span class="comment">/*</span>
<a name="l00633"></a>00633 <span class="comment">     * We are hanging around here some time and may block other important</span>
<a name="l00634"></a>00634 <span class="comment">     * interrupts. Disable decoder interrupts and enable global interrupts.</span>
<a name="l00635"></a>00635 <span class="comment">     */</span>
<a name="l00636"></a>00636     ief = <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00637"></a>00637     <a class="code" href="icc_8h.html#ad5ebd34cb344c26ac87594f79b06b73">sei</a>();
<a name="l00638"></a>00638 
<a name="l00639"></a>00639     <span class="comment">/* </span>
<a name="l00640"></a>00640 <span class="comment">     * Feed the decoder until its buffer is full or we ran out of data.</span>
<a name="l00641"></a>00641 <span class="comment">     */</span>
<a name="l00642"></a>00642     <span class="keywordflow">if</span> (vs_status == <a class="code" href="group__xg_vs1001.html#g9f6d29a778ea36d89dc3e900ffe265ce">VS_STATUS_RUNNING</a>) {
<a name="l00643"></a>00643         <span class="keywordtype">char</span> *bp = 0;
<a name="l00644"></a>00644         <span class="keywordtype">size_t</span> consumed = 0;
<a name="l00645"></a>00645         <span class="keywordtype">size_t</span> available = 0;
<a name="l00646"></a>00646         <span class="keywordflow">do</span> {
<a name="l00647"></a>00647             <span class="keywordflow">if</span>(consumed &gt;= available) {
<a name="l00648"></a>00648                 <span class="comment">/* Commit previously consumed bytes. */</span>
<a name="l00649"></a>00649                 <span class="keywordflow">if</span>(consumed) {
<a name="l00650"></a>00650                     <a class="code" href="group__xg_bank_mem.html#g285f080acdb4ed3074e24387c179f76b" title="Commit read buffer space.">NutSegBufReadCommit</a>(consumed);
<a name="l00651"></a>00651                     consumed = 0;
<a name="l00652"></a>00652                 }
<a name="l00653"></a>00653                 <span class="comment">/* All bytes consumed, request new. */</span>
<a name="l00654"></a>00654                 bp = <a class="code" href="group__xg_bank_mem.html#gc9fb2d54037da348dfc6a9c99b47e75f" title="Request segmented buffer space for reading.">NutSegBufReadRequest</a>(&amp;available);
<a name="l00655"></a>00655                 <span class="keywordflow">if</span>(available == 0) {
<a name="l00656"></a>00656                     <span class="comment">/* End of stream. */</span>
<a name="l00657"></a>00657                     vs_status = <a class="code" href="group__xg_vs1001.html#gf1470756ada2d205e0a45e127495ac01">VS_STATUS_EOF</a>;
<a name="l00658"></a>00658                     <span class="keywordflow">break</span>;
<a name="l00659"></a>00659                 }
<a name="l00660"></a>00660             }
<a name="l00661"></a>00661             <span class="comment">/* We have some data in the buffer, feed it. */</span>
<a name="l00662"></a>00662             VsSdiPutByte(*bp);
<a name="l00663"></a>00663             bp++;
<a name="l00664"></a>00664             consumed++;
<a name="l00665"></a>00665             total++;
<a name="l00666"></a>00666             <span class="keywordflow">if</span> (total &gt; 4096) {
<a name="l00667"></a>00667                 vs_status = <a class="code" href="group__xg_vs1001.html#gf1470756ada2d205e0a45e127495ac01">VS_STATUS_EOF</a>;
<a name="l00668"></a>00668                 <span class="keywordflow">break</span>;
<a name="l00669"></a>00669             }
<a name="l00670"></a>00670 
<a name="l00671"></a>00671             <span class="comment">/* Allow 32 bytes to be sent as long as DREQ is set, This includes</span>
<a name="l00672"></a>00672 <span class="comment">               the one in progress. */</span>
<a name="l00673"></a>00673             <span class="keywordflow">if</span> (<a class="code" href="icc_8h.html#c4c7c267cf4f41902628dd51500b96b9">bit_is_set</a>(<a class="code" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>))
<a name="l00674"></a>00674                 j = 32;
<a name="l00675"></a>00675         } <span class="keywordflow">while</span>(j--);
<a name="l00676"></a>00676 
<a name="l00677"></a>00677         <span class="comment">/* Finally re-enable the producer buffer. */</span>
<a name="l00678"></a>00678         <a class="code" href="group__xg_bank_mem.html#gd9e27e0283495409f46e25e794286b4b" title="Commit written buffer space and finish read access.">NutSegBufReadLast</a>(consumed);
<a name="l00679"></a>00679     }
<a name="l00680"></a>00680 
<a name="l00681"></a>00681     <span class="comment">/* </span>
<a name="l00682"></a>00682 <span class="comment">     * Flush the internal VS buffer. </span>
<a name="l00683"></a>00683 <span class="comment">     */</span>
<a name="l00684"></a>00684     <span class="keywordflow">if</span>(vs_status != <a class="code" href="group__xg_vs1001.html#g9f6d29a778ea36d89dc3e900ffe265ce">VS_STATUS_RUNNING</a> &amp;&amp; vs_flush) {
<a name="l00685"></a>00685         <span class="keywordflow">do</span> {
<a name="l00686"></a>00686             VsSdiPutByte(0);
<a name="l00687"></a>00687             <span class="keywordflow">if</span> (--vs_flush == 0) {
<a name="l00688"></a>00688                 <span class="comment">/* Decoder internal buffer is flushed. */</span>
<a name="l00689"></a>00689                 vs_status = <a class="code" href="group__xg_vs1001.html#gc9d0c5a959e8bcf10ffcd75472691aec">VS_STATUS_EMPTY</a>;
<a name="l00690"></a>00690                 <span class="keywordflow">break</span>;
<a name="l00691"></a>00691             }
<a name="l00692"></a>00692             <span class="comment">/* Allow 32 bytes to be sent as long as DREQ is set, This includes</span>
<a name="l00693"></a>00693 <span class="comment">               the one in progress. */</span>
<a name="l00694"></a>00694             <span class="keywordflow">if</span> (<a class="code" href="icc_8h.html#c4c7c267cf4f41902628dd51500b96b9">bit_is_set</a>(<a class="code" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>))
<a name="l00695"></a>00695                 j = 32;
<a name="l00696"></a>00696         } <span class="keywordflow">while</span>(j--);
<a name="l00697"></a>00697     }
<a name="l00698"></a>00698     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(ief);
<a name="l00699"></a>00699 }
<a name="l00700"></a>00700 
<a name="l00712"></a><a class="code" href="group__xg_vs1001.html#g891f3b13a6a02c4c7c9cb749ea6b499c">00712</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#g891f3b13a6a02c4c7c9cb749ea6b499c" title="Start playback.">VsPlayerKick</a>(<span class="keywordtype">void</span>)
<a name="l00713"></a>00713 {
<a name="l00714"></a>00714     <span class="comment">/*</span>
<a name="l00715"></a>00715 <span class="comment">     * Start feeding the decoder with data.</span>
<a name="l00716"></a>00716 <span class="comment">     */</span>
<a name="l00717"></a>00717     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00718"></a>00718     vs_status = <a class="code" href="group__xg_vs1001.html#g9f6d29a778ea36d89dc3e900ffe265ce">VS_STATUS_RUNNING</a>;
<a name="l00719"></a>00719     VsPlayerFeed(NULL);
<a name="l00720"></a>00720     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(1);
<a name="l00721"></a>00721 
<a name="l00722"></a>00722     <span class="keywordflow">return</span> 0;
<a name="l00723"></a>00723 }
<a name="l00724"></a>00724 
<a name="l00733"></a><a class="code" href="group__xg_vs1001.html#g756cd7f0dbf4c7f3c3946fd6b293baca">00733</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#g756cd7f0dbf4c7f3c3946fd6b293baca" title="Stops the playback.">VsPlayerStop</a>(<span class="keywordtype">void</span>)
<a name="l00734"></a>00734 {
<a name="l00735"></a>00735     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ief;
<a name="l00736"></a>00736 
<a name="l00737"></a>00737     ief = <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00738"></a>00738     <span class="comment">/* Check whether we need to stop at all to not overwrite other than running status */</span>
<a name="l00739"></a>00739     <span class="keywordflow">if</span> (vs_status == <a class="code" href="group__xg_vs1001.html#g9f6d29a778ea36d89dc3e900ffe265ce">VS_STATUS_RUNNING</a>) {
<a name="l00740"></a>00740         vs_status = <a class="code" href="group__xg_vs1001.html#g10ddcf1ed4be0f36ea1842e53cc1a719">VS_STATUS_STOPPED</a>;
<a name="l00741"></a>00741     }
<a name="l00742"></a>00742     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(ief);
<a name="l00743"></a>00743 
<a name="l00744"></a>00744     <span class="keywordflow">return</span> 0;
<a name="l00745"></a>00745 }
<a name="l00746"></a>00746 
<a name="l00747"></a>00747 
<a name="l00760"></a><a class="code" href="group__xg_vs1001.html#gdd56c46477a43d4fd4861753b78edadb">00760</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#gdd56c46477a43d4fd4861753b78edadb" title="Sets up decoder internal buffer flushing.">VsPlayerFlush</a>(<span class="keywordtype">void</span>)
<a name="l00761"></a>00761 {
<a name="l00762"></a>00762     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00763"></a>00763     <span class="comment">/* Set up fluhing unless both buffers are empty. */</span>
<a name="l00764"></a>00764     <span class="keywordflow">if</span> (vs_status != <a class="code" href="group__xg_vs1001.html#gc9d0c5a959e8bcf10ffcd75472691aec">VS_STATUS_EMPTY</a> || <a class="code" href="group__xg_bank_mem.html#gcc5a7121fca5d27017c4d9f851a90475" title="Return the used buffer space.">NutSegBufUsed</a>()) {
<a name="l00765"></a>00765         <span class="keywordflow">if</span> (vs_flush == 0)
<a name="l00766"></a>00766             vs_flush = <a class="code" href="vs1001_8h.html#ec1ea3d91bf74aca4d4f3ae96aaa0305">VS_FLUSH_BYTES</a>;
<a name="l00767"></a>00767         <span class="comment">/* start the playback if necessary */</span>
<a name="l00768"></a>00768         <span class="keywordflow">if</span> (vs_status != <a class="code" href="group__xg_vs1001.html#g9f6d29a778ea36d89dc3e900ffe265ce">VS_STATUS_RUNNING</a>)
<a name="l00769"></a>00769             <a class="code" href="group__xg_vs1001.html#g891f3b13a6a02c4c7c9cb749ea6b499c" title="Start playback.">VsPlayerKick</a>();
<a name="l00770"></a>00770     }
<a name="l00771"></a>00771     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(1);
<a name="l00772"></a>00772     <span class="keywordflow">return</span> 0;
<a name="l00773"></a>00773 }
<a name="l00774"></a>00774 
<a name="l00775"></a>00775 
<a name="l00781"></a><a class="code" href="group__xg_vs1001.html#g550ad3c234fc765344dec87a2a23ee12">00781</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#g550ad3c234fc765344dec87a2a23ee12" title="Initialize the VS1001 hardware interface.">VsPlayerInit</a>(<span class="keywordtype">void</span>)
<a name="l00782"></a>00782 {
<a name="l00783"></a>00783     <span class="comment">/* Disable decoder interrupts. */</span>
<a name="l00784"></a>00784     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00785"></a>00785 
<a name="l00786"></a>00786     <span class="comment">/* Keep decoder in reset state. */</span>
<a name="l00787"></a>00787     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g619a423593c5bc45b01fb7bfdcc6b7b8">VS_RESET_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g00da5f550c529aed96f24956cdd313b0" title="VS1001 hardware reset input.">VS_RESET_BIT</a>);
<a name="l00788"></a>00788     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g16e7884c1be3d17fa657d3532cf552e6">VS_RESET_DDR</a>, <a class="code" href="group__xg_medianut_cfg.html#g00da5f550c529aed96f24956cdd313b0" title="VS1001 hardware reset input.">VS_RESET_BIT</a>);
<a name="l00789"></a>00789 
<a name="l00790"></a>00790     <span class="comment">/* Set BSYNC output low. */</span>
<a name="l00791"></a>00791     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g9d5ca63393d769e1e1a806fbc5384de4">VS_BSYNC_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492" title="VS1001 serial data interface bit sync. The first DCLK sampling edge, during which...">VS_BSYNC_BIT</a>);
<a name="l00792"></a>00792     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g82198070c6c6014d9dc12bcdc60eecaf">VS_BSYNC_DDR</a>, <a class="code" href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492" title="VS1001 serial data interface bit sync. The first DCLK sampling edge, during which...">VS_BSYNC_BIT</a>);
<a name="l00793"></a>00793 
<a name="l00794"></a>00794     <span class="comment">/* Set MP3 chip select output low. */</span>
<a name="l00795"></a>00795     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g4b7e52123a90e7fb48b0cf3dabf56f79">VS_XCS_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee" title="VS1001 active low chip select input. A high level forces the serial interface into...">VS_XCS_BIT</a>);
<a name="l00796"></a>00796     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g79e39f624e65ffa57f408456578b1c66">VS_XCS_DDR</a>, <a class="code" href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee" title="VS1001 active low chip select input. A high level forces the serial interface into...">VS_XCS_BIT</a>);
<a name="l00797"></a>00797 
<a name="l00798"></a>00798     <span class="comment">/* Set DREQ input with pullup. */</span>
<a name="l00799"></a>00799     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5825c8928e61e9b338ac061c27b92b10">VS_DREQ_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>);
<a name="l00800"></a>00800     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g108cd7227b053386e19b9329aa273fc1">VS_DREQ_DDR</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>);
<a name="l00801"></a>00801 
<a name="l00802"></a>00802     <span class="comment">/* Init SPI Port. */</span>
<a name="l00803"></a>00803     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g514c7565daa037c4dcb7114565619cad">VS_SI_DDR</a>, <a class="code" href="group__xg_medianut_cfg.html#g23b1dfffd10772ef7517c07ad1410234" title="VS1001 serial control interface data input. The decoder samples this input on the...">VS_SI_BIT</a>);
<a name="l00804"></a>00804     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#gab695409c9e5a3b79a0fc89f9b437d2c">VS_SS_DDR</a>, <a class="code" href="group__xg_medianut_cfg.html#g964c4c541a0146b78b441585c005ccf0" title="VS1001 serial data interface clock input bit.">VS_SS_BIT</a>);
<a name="l00805"></a>00805     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#gc3f00b59435406a7d8098f8637ad3405">VS_SO_DDR</a>, <a class="code" href="group__xg_medianut_cfg.html#g55b59debae70709960b99f66e1347ec8" title="VS1001 serial control interface data output. If data is transfered from the decoder...">VS_SO_BIT</a>);
<a name="l00806"></a>00806 
<a name="l00807"></a>00807     <span class="comment">/* Set SCK output low. */</span>
<a name="l00808"></a>00808     <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g5bcda01df41fc41eb186dbc28f17d4c0">VS_SCK_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d" title="VS1001 serial control interface clock input bit. The first rising clock edge after...">VS_SCK_BIT</a>);
<a name="l00809"></a>00809     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#gaa0530b82b37b2bb4f0f7eff90ed059b">VS_SCK_DDR</a>, <a class="code" href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d" title="VS1001 serial control interface clock input bit. The first rising clock edge after...">VS_SCK_BIT</a>);
<a name="l00810"></a>00810 
<a name="l00811"></a>00811 <span class="preprocessor">#ifndef VS_NOSPI</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span>    {
<a name="l00813"></a>00813         <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> dummy;           <span class="comment">/* Required by some compilers. */</span>
<a name="l00814"></a>00814 
<a name="l00815"></a>00815         <span class="comment">/* </span>
<a name="l00816"></a>00816 <span class="comment">         * Init SPI mode to no interrupts, enabled, MSB first, master mode, </span>
<a name="l00817"></a>00817 <span class="comment">         * rising clock and fosc/4 clock speed. Send an initial zero byte to </span>
<a name="l00818"></a>00818 <span class="comment">         * make sure SPIF is set. Note, that the decoder reset line is still</span>
<a name="l00819"></a>00819 <span class="comment">         * active.</span>
<a name="l00820"></a>00820 <span class="comment">         */</span>
<a name="l00821"></a>00821         <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(SPCR, <a class="code" href="icc_8h.html#663d8c125655d41622b1e6bc96e5d63d">BV</a>(MSTR) | <a class="code" href="icc_8h.html#663d8c125655d41622b1e6bc96e5d63d">BV</a>(SPE));
<a name="l00822"></a>00822         dummy = <a class="code" href="icc_8h.html#4c90ab16d0671323dd5eeb5eefaab0f0">inp</a>(SPSR);
<a name="l00823"></a>00823         <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(SPDR, 0);
<a name="l00824"></a>00824     }
<a name="l00825"></a>00825 <span class="preprocessor">#endif</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span>
<a name="l00827"></a>00827     <span class="comment">/* Register the interrupt routine */</span>
<a name="l00828"></a>00828     <span class="keywordflow">if</span> (<a class="code" href="group__xg_interrupt.html#ga459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler.">NutRegisterIrqHandler</a>(&amp;<a class="code" href="group__xg_vs1001.html#gde496b57b5869a30cd20e6f76a417a5d" title="VS1001 data request interrupt.">VS_SIGNAL</a>, VsPlayerFeed, NULL)) {
<a name="l00829"></a>00829         <span class="keywordflow">return</span> -1;
<a name="l00830"></a>00830     }
<a name="l00831"></a>00831 
<a name="l00832"></a>00832     <span class="comment">/* Rising edge will generate interrupts. */</span>
<a name="l00833"></a>00833     <a class="code" href="group__xg_interrupt.html#gab80f74dedb50b849fdfa92ca1f5558a" title="Modify the interrupt mode.">NutIrqSetMode</a>(&amp;<a class="code" href="group__xg_vs1001.html#gde496b57b5869a30cd20e6f76a417a5d" title="VS1001 data request interrupt.">VS_SIGNAL</a>, <a class="code" href="group__xg_irq_reg.html#gd2d5613d1b4bfa61f427a7beb85101ed">NUT_IRQMODE_RISINGEDGE</a>);
<a name="l00834"></a>00834 
<a name="l00835"></a>00835     <span class="comment">/* Release decoder reset line. */</span>
<a name="l00836"></a>00836     <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g619a423593c5bc45b01fb7bfdcc6b7b8">VS_RESET_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g00da5f550c529aed96f24956cdd313b0" title="VS1001 hardware reset input.">VS_RESET_BIT</a>);
<a name="l00837"></a>00837     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(4);
<a name="l00838"></a>00838 
<a name="l00839"></a>00839     <span class="comment">/* Force frequency change (see datasheet). */</span>
<a name="l00840"></a>00840     VsRegWrite(<a class="code" href="group__xg_vs1001.html#g2c94c300a231523b2b36dfa4715dfdde">VS_CLOCKF_REG</a>, 0x9800);
<a name="l00841"></a>00841     VsRegWrite(<a class="code" href="group__xg_vs1001.html#gde6b4c06026248472ccde170dbb4cae6">VS_INT_FCTLH_REG</a>, 0x8008);
<a name="l00842"></a>00842     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(200);
<a name="l00843"></a>00843 
<a name="l00844"></a>00844     <span class="comment">/* Clear any spurious interrupt. */</span>
<a name="l00845"></a>00845     <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(EIFR, <a class="code" href="icc_8h.html#663d8c125655d41622b1e6bc96e5d63d">BV</a>(<a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>));
<a name="l00846"></a>00846 
<a name="l00847"></a>00847     <span class="keywordflow">return</span> 0;
<a name="l00848"></a>00848 }
<a name="l00849"></a>00849 
<a name="l00865"></a><a class="code" href="group__xg_vs1001.html#g1361ad712fe58c85db6252240913f211">00865</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#g1361ad712fe58c85db6252240913f211" title="Software reset the decoder.">VsPlayerReset</a>(<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> mode)
<a name="l00866"></a>00866 {
<a name="l00867"></a>00867     <span class="comment">/* Disable decoder interrupts and feeding. */</span>
<a name="l00868"></a>00868     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00869"></a>00869     vs_status = <a class="code" href="group__xg_vs1001.html#g10ddcf1ed4be0f36ea1842e53cc1a719">VS_STATUS_STOPPED</a>;
<a name="l00870"></a>00870 
<a name="l00871"></a>00871     <span class="comment">/* Software reset, set modes of decoder. */</span>
<a name="l00872"></a>00872     VsRegWrite(<a class="code" href="group__xg_vs1001.html#gccba6b54e1b7ca88a099e55bf5ebc966">VS_MODE_REG</a>, <a class="code" href="group__xg_vs1001.html#g1dd90d648012b0c03acbd773f06f1419">VS_SM_RESET</a> | mode);
<a name="l00873"></a>00873     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(2);
<a name="l00874"></a>00874 
<a name="l00875"></a>00875     <span class="comment">/*</span>
<a name="l00876"></a>00876 <span class="comment">     * Check for correct reset.</span>
<a name="l00877"></a>00877 <span class="comment">     */</span>
<a name="l00878"></a>00878     <span class="keywordflow">if</span> ((mode &amp; <a class="code" href="group__xg_vs1001.html#g1dd90d648012b0c03acbd773f06f1419">VS_SM_RESET</a>) != 0 || <a class="code" href="icc_8h.html#6661dcd8875bb06622fcaf322e815107">bit_is_clear</a>(<a class="code" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>)) {
<a name="l00879"></a>00879         <span class="comment">/* If not succeeded, give it one more chance and try hw reset,</span>
<a name="l00880"></a>00880 <span class="comment">           HW reset may also be forced by VS_SM_RESET mode bit. */</span>
<a name="l00881"></a>00881         <a class="code" href="icc_8h.html#a088c60e054842f8d77d5bcd8a863a81">cbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g619a423593c5bc45b01fb7bfdcc6b7b8">VS_RESET_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g00da5f550c529aed96f24956cdd313b0" title="VS1001 hardware reset input.">VS_RESET_BIT</a>);
<a name="l00882"></a>00882         <a class="code" href="arm_8h.html#46388d9db8422abfea56ae2323f7a77c">_NOP</a>();
<a name="l00883"></a>00883         <a class="code" href="icc_8h.html#f99479fff216597a9fa50b0187920509">sbi</a>(<a class="code" href="group__xg_medianut_cfg.html#g619a423593c5bc45b01fb7bfdcc6b7b8">VS_RESET_PORT</a>, <a class="code" href="group__xg_medianut_cfg.html#g00da5f550c529aed96f24956cdd313b0" title="VS1001 hardware reset input.">VS_RESET_BIT</a>);
<a name="l00884"></a>00884         <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(4);
<a name="l00885"></a>00885 
<a name="l00886"></a>00886         <span class="comment">/* Set the requested modes. */</span>
<a name="l00887"></a>00887         VsRegWrite(<a class="code" href="group__xg_vs1001.html#gccba6b54e1b7ca88a099e55bf5ebc966">VS_MODE_REG</a>, VS_SM_RESET | mode);
<a name="l00888"></a>00888         <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(2);
<a name="l00889"></a>00889         <span class="keywordflow">if</span> (<a class="code" href="icc_8h.html#6661dcd8875bb06622fcaf322e815107">bit_is_clear</a>(<a class="code" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>, <a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>))
<a name="l00890"></a>00890             <span class="keywordflow">return</span> -1;
<a name="l00891"></a>00891     }
<a name="l00892"></a>00892 
<a name="l00893"></a>00893     <span class="comment">/* Force frequency change (see datasheet). */</span>
<a name="l00894"></a>00894     VsRegWrite(<a class="code" href="group__xg_vs1001.html#g2c94c300a231523b2b36dfa4715dfdde">VS_CLOCKF_REG</a>, 0x9800);
<a name="l00895"></a>00895     VsRegWrite(<a class="code" href="group__xg_vs1001.html#gde6b4c06026248472ccde170dbb4cae6">VS_INT_FCTLH_REG</a>, 0x8008);
<a name="l00896"></a>00896     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(2);
<a name="l00897"></a>00897 
<a name="l00898"></a>00898     <span class="comment">/* Clear any spurious interrupts. */</span>
<a name="l00899"></a>00899     <a class="code" href="arm_8h.html#0480082bfabd2a74933835c9544edb7f">outb</a>(EIFR, <a class="code" href="icc_8h.html#663d8c125655d41622b1e6bc96e5d63d">BV</a>(<a class="code" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658" title="VS1001 data request output.">VS_DREQ_BIT</a>));
<a name="l00900"></a>00900 
<a name="l00901"></a>00901     <span class="keywordflow">return</span> 0;
<a name="l00902"></a>00902 }
<a name="l00903"></a>00903 
<a name="l00916"></a><a class="code" href="group__xg_vs1001.html#gfb023cae54a5789fb7d2edc329fd13be">00916</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#gfb023cae54a5789fb7d2edc329fd13be" title="Set mode register of the decoder.">VsPlayerSetMode</a>(<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> mode)
<a name="l00917"></a>00917 {
<a name="l00918"></a>00918     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ief;
<a name="l00919"></a>00919     
<a name="l00920"></a>00920     ief = <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00921"></a>00921     VsRegWrite(<a class="code" href="group__xg_vs1001.html#gccba6b54e1b7ca88a099e55bf5ebc966">VS_MODE_REG</a>, mode);
<a name="l00922"></a>00922     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(ief);
<a name="l00923"></a>00923 
<a name="l00924"></a>00924     <span class="keywordflow">return</span> 0;
<a name="l00925"></a>00925 }
<a name="l00926"></a>00926 
<a name="l00932"></a><a class="code" href="group__xg_vs1001.html#g0d9ddef8a4dabd91f4d611dfef9a345b">00932</a> <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group__xg_vs1001.html#g0d9ddef8a4dabd91f4d611dfef9a345b" title="Returns play time since last reset.">VsPlayTime</a>(<span class="keywordtype">void</span>)
<a name="l00933"></a>00933 {
<a name="l00934"></a>00934     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> rc;
<a name="l00935"></a>00935     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ief;
<a name="l00936"></a>00936 
<a name="l00937"></a>00937     ief = <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00938"></a>00938     rc = VsRegRead(<a class="code" href="group__xg_vs1001.html#ged7334760c6471abf66f8ff2f9593e6d">VS_DECODE_TIME_REG</a>);
<a name="l00939"></a>00939     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(ief);
<a name="l00940"></a>00940 
<a name="l00941"></a>00941     <span class="keywordflow">return</span> rc;
<a name="l00942"></a>00942 }
<a name="l00943"></a>00943 
<a name="l00953"></a><a class="code" href="group__xg_vs1001.html#gebf2c17443a90c905e8864685b5fd075">00953</a> <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group__xg_vs1001.html#gebf2c17443a90c905e8864685b5fd075" title="Returns status of the player.">VsGetStatus</a>(<span class="keywordtype">void</span>)
<a name="l00954"></a>00954 {
<a name="l00955"></a>00955     <span class="keywordflow">return</span> vs_status;
<a name="l00956"></a>00956 }
<a name="l00957"></a>00957 
<a name="l00958"></a>00958 <span class="preprocessor">#ifdef __GNUC__</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span>
<a name="l00967"></a><a class="code" href="group__xg_vs1001.html#g3a75ab2f9be2ea5066f2949fe0916014">00967</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#g3a75ab2f9be2ea5066f2949fe0916014" title="Query MP3 stream header information.">VsGetHeaderInfo</a>(<a class="code" href="struct_v_s___h_e_a_d_e_r_i_n_f_o.html">VS_HEADERINFO</a> * vshi)
<a name="l00968"></a>00968 {
<a name="l00969"></a>00969     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *usp = (<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *) vshi;
<a name="l00970"></a>00970     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ief;
<a name="l00971"></a>00971 
<a name="l00972"></a>00972     ief = <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l00973"></a>00973     *usp = VsRegRead(<a class="code" href="group__xg_vs1001.html#g05ce4437f2508d1c78e64ce23562d9be">VS_HDAT1_REG</a>);
<a name="l00974"></a>00974     *++usp = VsRegRead(<a class="code" href="group__xg_vs1001.html#g7865576d053f6e0713d4ad2df4c08a28">VS_HDAT0_REG</a>);
<a name="l00975"></a>00975     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(ief);
<a name="l00976"></a>00976 
<a name="l00977"></a>00977     <span class="keywordflow">return</span> 0;
<a name="l00978"></a>00978 }
<a name="l00979"></a>00979 <span class="preprocessor">#endif</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span>
<a name="l00993"></a><a class="code" href="group__xg_vs1001.html#g67e3490e09be5a70a7442203f4bfdbaa">00993</a> <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group__xg_vs1001.html#g67e3490e09be5a70a7442203f4bfdbaa" title="Initialize decoder memory test and return result.">VsMemoryTest</a>(<span class="keywordtype">void</span>)
<a name="l00994"></a>00994 {
<a name="l00995"></a>00995     <a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> rc;
<a name="l00996"></a>00996     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ief;
<a name="l00997"></a>00997     <span class="keyword">static</span> <a class="code" href="arm_8h.html#950231ac87ca08b098da30dc1b065c14">prog_char</a> mtcmd[] = { 0x4D, 0xEA, 0x6D, 0x54, 0x00, 0x00, 0x00, 0x00 };
<a name="l00998"></a>00998 
<a name="l00999"></a>00999     ief = <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l01000"></a>01000     VsSdiWrite_P(mtcmd, <span class="keyword">sizeof</span>(mtcmd));
<a name="l01001"></a>01001     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(40);
<a name="l01002"></a>01002     rc = VsRegRead(<a class="code" href="group__xg_vs1001.html#g7865576d053f6e0713d4ad2df4c08a28">VS_HDAT0_REG</a>);
<a name="l01003"></a>01003     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(ief);
<a name="l01004"></a>01004 
<a name="l01005"></a>01005     <span class="keywordflow">return</span> rc;
<a name="l01006"></a>01006 }
<a name="l01007"></a>01007 
<a name="l01016"></a><a class="code" href="group__xg_vs1001.html#g07d2ba8f8003afec15eff22ebb537868">01016</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#g07d2ba8f8003afec15eff22ebb537868" title="Set volume.">VsSetVolume</a>(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> left, <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> right)
<a name="l01017"></a>01017 {
<a name="l01018"></a>01018     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ief;
<a name="l01019"></a>01019 
<a name="l01020"></a>01020     ief = <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l01021"></a>01021     VsRegWrite(<a class="code" href="group__xg_vs1001.html#g98db54eca0bd0182bfafbd643c9876de">VS_VOL_REG</a>, (((<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>) left) &lt;&lt; 8) | (<a class="code" href="stdint_8h.html#1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>) right);
<a name="l01022"></a>01022     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(ief);
<a name="l01023"></a>01023 
<a name="l01024"></a>01024     <span class="keywordflow">return</span> 0;
<a name="l01025"></a>01025 }
<a name="l01026"></a>01026 
<a name="l01035"></a><a class="code" href="group__xg_vs1001.html#gb90add1cb7df9071b6053eaf9082f57e">01035</a> <span class="keywordtype">int</span> <a class="code" href="group__xg_vs1001.html#gb90add1cb7df9071b6053eaf9082f57e" title="Sine wave beep.">VsBeep</a>(<a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> fsin, <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ms)
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037     <a class="code" href="stdint_8h.html#ba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ief;
<a name="l01038"></a>01038     <span class="keyword">static</span> <a class="code" href="arm_8h.html#950231ac87ca08b098da30dc1b065c14">prog_char</a> on[] = { 0x53, 0xEF, 0x6E };
<a name="l01039"></a>01039     <span class="keyword">static</span> <a class="code" href="arm_8h.html#950231ac87ca08b098da30dc1b065c14">prog_char</a> off[] = { 0x45, 0x78, 0x69, 0x74 };
<a name="l01040"></a>01040     <span class="keyword">static</span> <a class="code" href="arm_8h.html#950231ac87ca08b098da30dc1b065c14">prog_char</a> end[] = { 0x00, 0x00, 0x00, 0x00 };
<a name="l01041"></a>01041 
<a name="l01042"></a>01042     <span class="comment">/* Disable decoder interrupts. */</span>
<a name="l01043"></a>01043     ief = <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(0);
<a name="l01044"></a>01044 
<a name="l01045"></a>01045     fsin = 56 + (fsin &amp; 7) * 9;
<a name="l01046"></a>01046     VsSdiWrite_P(on, <span class="keyword">sizeof</span>(on));
<a name="l01047"></a>01047     VsSdiWrite(&amp;fsin, 1);
<a name="l01048"></a>01048     VsSdiWrite_P(end, <span class="keyword">sizeof</span>(end));
<a name="l01049"></a>01049     <a class="code" href="group__xg_timer.html#gf787dc0e6bd39a4d32f431ae11c2add3" title="Loop for a specified number of milliseconds.">NutDelay</a>(ms);
<a name="l01050"></a>01050     VsSdiWrite_P(off, <span class="keyword">sizeof</span>(off));
<a name="l01051"></a>01051     VsSdiWrite_P(end, <span class="keyword">sizeof</span>(end));
<a name="l01052"></a>01052 
<a name="l01053"></a>01053     <span class="comment">/* Enable decoder interrupts. */</span>
<a name="l01054"></a>01054     <a class="code" href="group__xg_vs1001.html#g526a4c9a195580052e581fbf089024ed" title="Enable or disable player interrupts.">VsPlayerInterrupts</a>(ief);
<a name="l01055"></a>01055 
<a name="l01056"></a>01056     <span class="keywordflow">return</span> 0;
<a name="l01057"></a>01057 }
<a name="l01058"></a>01058 
<a name="l01059"></a>01059 
</pre></div></div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
