#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017834165ac0 .scope module, "Mux2" "Mux2" 2 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel2";
    .port_info 1 /INPUT 32 "A2";
    .port_info 2 /INPUT 32 "B2";
    .port_info 3 /OUTPUT 32 "Mux2_out";
o0000017834210178 .functor BUFZ 1, C4<z>; HiZ drive
L_00000178342418b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000178341d2410 .functor XNOR 1, o0000017834210178, L_00000178342418b8, C4<0>, C4<0>;
o0000017834210088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000178341d70b0_0 .net "A2", 31 0, o0000017834210088;  0 drivers
o00000178342100b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000178341d6ed0_0 .net "B2", 31 0, o00000178342100b8;  0 drivers
v00000178341d7bf0_0 .net "Mux2_out", 31 0, L_000001783420b280;  1 drivers
v00000178341d7510_0 .net/2u *"_ivl_0", 0 0, L_00000178342418b8;  1 drivers
v00000178341d7330_0 .net *"_ivl_2", 0 0, L_00000178341d2410;  1 drivers
v00000178341d6bb0_0 .net "sel2", 0 0, o0000017834210178;  0 drivers
L_000001783420b280 .functor MUXZ 32, o00000178342100b8, o0000017834210088, L_00000178341d2410, C4<>;
S_0000017834165c50 .scope module, "tb" "tb" 3 4;
 .timescale -9 -12;
v000001783420b640_0 .var "clk", 0 0;
v000001783420aec0_0 .var "reset", 0 0;
S_0000017834172be0 .scope module, "uut" "RISCV_TOP" 3 11, 4 16 0, S_0000017834165c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001783420b140_0 .net "ALUOpTop", 1 0, v00000178341d8690_0;  1 drivers
v000001783420b320_0 .net "ALUSrc_top", 0 0, v00000178341d8870_0;  1 drivers
v000001783420a100_0 .net "EXALUOpTop", 1 0, v0000017834206400_0;  1 drivers
v000001783420b960_0 .net "EXALUSrc_top", 0 0, v00000178342079e0_0;  1 drivers
v000001783420a880_0 .net "EXImmExt_top", 31 0, v00000178342062c0_0;  1 drivers
v000001783420a1a0_0 .net "EXMemRead_top", 0 0, v0000017834206cc0_0;  1 drivers
v000001783420ba00_0 .net "EXMemWrite_top", 0 0, v0000017834207bc0_0;  1 drivers
v000001783420a240_0 .net "EXMemtoReg_top", 0 0, v00000178342069a0_0;  1 drivers
v000001783420b8c0_0 .net "EXPC_top", 31 0, v0000017834206360_0;  1 drivers
v000001783420a560_0 .net "EXRd1_top", 31 0, v0000017834206a40_0;  1 drivers
v000001783420a2e0_0 .net "EXRd2_top", 31 0, v00000178342064a0_0;  1 drivers
v0000017834209fc0_0 .net "EXRd_top", 4 0, v00000178342065e0_0;  1 drivers
v000001783420a600_0 .net "EXRegWrite_top", 0 0, v0000017834206fe0_0;  1 drivers
v000001783420ab00_0 .net "EXSum_out_top", 31 0, L_000001783429b4a0;  1 drivers
v000001783420b6e0_0 .net "EXbranch_top", 0 0, v0000017834206220_0;  1 drivers
v000001783420aba0_0 .net "EXfunc3_top", 2 0, v0000017834207a80_0;  1 drivers
v000001783420b460_0 .net "EXfunc7_top", 0 0, v0000017834207080_0;  1 drivers
v000001783420baa0_0 .net "ImmExt_top", 31 0, v0000017834209090_0;  1 drivers
v000001783420af60_0 .net "Instruction_ID", 31 0, v0000017834208a50_0;  1 drivers
v000001783420b3c0_0 .net "MemRead_top", 0 0, v00000178341d8730_0;  1 drivers
v0000017834209e80_0 .net "MemWrite_top", 0 0, v00000178341d78d0_0;  1 drivers
v000001783420ac40_0 .net "Memdata_top", 31 0, L_000001783429a460;  1 drivers
v000001783420b500_0 .net "MemtoReg_top", 0 0, v00000178341d6e30_0;  1 drivers
v000001783420b000_0 .net "NextoPc_top", 31 0, L_000001783420b820;  1 drivers
v000001783420b0a0_0 .net "PCID_wire", 31 0, v0000017834208c30_0;  1 drivers
v000001783420a420_0 .net "PC_top", 31 0, v0000017834208f50_0;  1 drivers
o0000017834211d38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001783420a740_0 .net "PCin_top", 31 0, o0000017834211d38;  0 drivers
v000001783420aa60_0 .net "Rd1_top", 31 0, L_00000178341d2870;  1 drivers
v000001783420a920_0 .net "Rd2_top", 31 0, L_00000178341d1c30;  1 drivers
v000001783420a060_0 .net "RegWrite_top", 0 0, v00000178341d7ab0_0;  1 drivers
v000001783420a380_0 .net "WriteBack_top", 31 0, L_000001783429a960;  1 drivers
v000001783420a9c0_0 .net "address_top", 31 0, v00000178341d7830_0;  1 drivers
v000001783420ace0_0 .net "branch_top", 0 0, v00000178341d76f0_0;  1 drivers
v000001783420a6a0_0 .net "clk", 0 0, v000001783420b640_0;  1 drivers
v000001783420b1e0_0 .net "control_top", 3 0, v00000178341d7470_0;  1 drivers
v000001783420ae20_0 .net "instruction_Top", 31 0, L_000001783429b540;  1 drivers
v000001783420ad80_0 .net "mux1_top", 31 0, L_000001783429a6e0;  1 drivers
v000001783420b5a0_0 .net "reset", 0 0, v000001783420aec0_0;  1 drivers
v000001783420bd20_0 .net "sel2_top", 0 0, L_00000178341d1b50;  1 drivers
v000001783420b780_0 .net "zero_top", 0 0, v00000178341d8230_0;  1 drivers
L_000001783429a000 .part v0000017834208a50_0, 15, 5;
L_000001783429b5e0 .part v0000017834208a50_0, 20, 5;
L_000001783429b720 .part v0000017834208a50_0, 7, 5;
L_000001783429aa00 .part v0000017834208a50_0, 0, 7;
L_000001783429b180 .part v0000017834208a50_0, 0, 7;
L_000001783429a500 .part v0000017834208a50_0, 12, 3;
L_00000178342999c0 .part v0000017834208a50_0, 30, 1;
L_000001783429ae60 .part v0000017834208a50_0, 7, 5;
S_0000017834172d70 .scope module, "ALU_Control" "ALU_Control" 4 80, 5 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "fun7";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /OUTPUT 4 "Control_out";
v00000178341d73d0_0 .net "ALUOp", 1 0, v0000017834206400_0;  alias, 1 drivers
v00000178341d7470_0 .var "Control_out", 3 0;
v00000178341d82d0_0 .net "fun3", 2 0, v0000017834207a80_0;  alias, 1 drivers
v00000178341d6cf0_0 .net "fun7", 0 0, v0000017834207080_0;  alias, 1 drivers
E_00000178341cf6e0 .event anyedge, v00000178341d73d0_0, v00000178341d82d0_0, v00000178341d6cf0_0;
S_000001783417ab30 .scope module, "ALU_mux" "Mux1" 4 95, 2 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel1";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /INPUT 32 "B1";
    .port_info 3 /OUTPUT 32 "Mux1_out";
L_0000017834241ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000178341d1990 .functor XNOR 1, v00000178342079e0_0, L_0000017834241ab0, C4<0>, C4<0>;
v00000178341d71f0_0 .net "A1", 31 0, v00000178342064a0_0;  alias, 1 drivers
v00000178341d75b0_0 .net "B1", 31 0, v00000178342062c0_0;  alias, 1 drivers
v00000178341d7790_0 .net "Mux1_out", 31 0, L_000001783429a6e0;  alias, 1 drivers
v00000178341d7150_0 .net/2u *"_ivl_0", 0 0, L_0000017834241ab0;  1 drivers
v00000178341d8190_0 .net *"_ivl_2", 0 0, L_00000178341d1990;  1 drivers
v00000178341d84b0_0 .net "sel1", 0 0, v00000178342079e0_0;  alias, 1 drivers
L_000001783429a6e0 .functor MUXZ 32, v00000178342062c0_0, v00000178342064a0_0, L_00000178341d1990, C4<>;
S_000001783417acc0 .scope module, "ALU_unit" "ALU_unit" 4 65, 6 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Control_in";
    .port_info 3 /OUTPUT 32 "ALU_Result";
    .port_info 4 /OUTPUT 1 "zero";
v00000178341d7970_0 .net "A", 31 0, v0000017834206a40_0;  alias, 1 drivers
v00000178341d7830_0 .var "ALU_Result", 31 0;
v00000178341d87d0_0 .net "B", 31 0, L_000001783429a6e0;  alias, 1 drivers
v00000178341d6d90_0 .net "Control_in", 3 0, v00000178341d7470_0;  alias, 1 drivers
v00000178341d8230_0 .var "zero", 0 0;
E_00000178341cf720 .event anyedge, v00000178341d7790_0, v00000178341d7970_0, v00000178341d7470_0;
S_000001783417a600 .scope module, "AND" "AND_logic" 4 100, 7 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "and_out";
L_00000178341d1b50 .functor AND 1, v00000178341d76f0_0, v00000178341d8230_0, C4<1>, C4<1>;
v00000178341d7010_0 .net "and_out", 0 0, L_00000178341d1b50;  alias, 1 drivers
v00000178341d85f0_0 .net "branch", 0 0, v00000178341d76f0_0;  alias, 1 drivers
v00000178341d8370_0 .net "zero", 0 0, v00000178341d8230_0;  alias, 1 drivers
S_000001783417a790 .scope module, "Adder" "Adder" 4 104, 7 9 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 32 "Sum_out";
v00000178341d8550_0 .net "Sum_out", 31 0, L_000001783429b4a0;  alias, 1 drivers
v00000178341d7a10_0 .net "in_1", 31 0, v0000017834206360_0;  alias, 1 drivers
v00000178341d7650_0 .net "in_2", 31 0, v00000178342062c0_0;  alias, 1 drivers
L_000001783429b4a0 .arith/sum 32, v0000017834206360_0, v00000178342062c0_0;
S_00000178341788b0 .scope module, "Control_Unit" "Control_Unit" 4 85, 8 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v00000178341d8690_0 .var "ALUOp", 1 0;
v00000178341d8870_0 .var "ALUSrc", 0 0;
v00000178341d76f0_0 .var "Branch", 0 0;
v00000178341d8730_0 .var "MemRead", 0 0;
v00000178341d78d0_0 .var "MemWrite", 0 0;
v00000178341d6e30_0 .var "MemtoReg", 0 0;
v00000178341d7ab0_0 .var "RegWrite", 0 0;
v00000178341d7b50_0 .net "instruction", 6 0, L_000001783429b180;  1 drivers
E_00000178341cf0e0 .event anyedge, v00000178341d7b50_0;
S_0000017834178a40 .scope module, "Data_Memory" "Data_Memory" 4 72, 9 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 32 "read_address";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /OUTPUT 32 "MemData_out";
v00000178341d7c90 .array "D_Memory", 0 63, 31 0;
v00000178341d7d30_0 .net "MemData_out", 31 0, L_000001783429a460;  alias, 1 drivers
v00000178341d7e70_0 .net "MemRead", 0 0, v00000178341d8730_0;  alias, 1 drivers
v00000178341d69d0_0 .net "MemWrite", 0 0, v00000178341d78d0_0;  alias, 1 drivers
v00000178341d6a70_0 .net "Write_data", 31 0, L_00000178341d1c30;  alias, 1 drivers
v00000178341d6f70_0 .net *"_ivl_0", 31 0, L_000001783429b360;  1 drivers
v00000178341d7dd0_0 .net *"_ivl_2", 31 0, L_000001783429a280;  1 drivers
v00000178341d7f10_0 .net *"_ivl_4", 29 0, L_0000017834299d80;  1 drivers
L_0000017834241a20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000178341d7fb0_0 .net *"_ivl_6", 1 0, L_0000017834241a20;  1 drivers
L_0000017834241a68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178341d8050_0 .net/2u *"_ivl_8", 31 0, L_0000017834241a68;  1 drivers
v00000178341d80f0_0 .net "clk", 0 0, v000001783420b640_0;  alias, 1 drivers
v0000017834207800_0 .var/i "k", 31 0;
v00000178342073a0_0 .net "read_address", 31 0, v00000178341d7830_0;  alias, 1 drivers
v0000017834206ae0_0 .net "reset", 0 0, v000001783420aec0_0;  alias, 1 drivers
E_00000178341cba60 .event posedge, v0000017834206ae0_0, v00000178341d80f0_0;
L_000001783429b360 .array/port v00000178341d7c90, L_000001783429a280;
L_0000017834299d80 .part v00000178341d7830_0, 2, 30;
L_000001783429a280 .concat [ 30 2 0 0], L_0000017834299d80, L_0000017834241a20;
L_000001783429a460 .functor MUXZ 32, L_0000017834241a68, L_000001783429b360, v00000178341d8730_0, C4<>;
S_0000017834174930 .scope module, "EXMEM_Reg" "EXMEM_Reg" 4 154, 10 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EXMemtoReg_in";
    .port_info 3 /INPUT 1 "EXRegWrite_in";
    .port_info 4 /INPUT 1 "EXMemRead_in";
    .port_info 5 /INPUT 1 "EXMemWrite_in";
    .port_info 6 /INPUT 1 "EXBranch_in";
    .port_info 7 /INPUT 32 "EXADD_in";
    .port_info 8 /INPUT 32 "EXALURes_in";
    .port_info 9 /INPUT 32 "EXRd2_in";
    .port_info 10 /INPUT 5 "EXRd_in";
    .port_info 11 /INPUT 1 "EXZero_in";
    .port_info 12 /OUTPUT 1 "MEMMemtoReg_out";
    .port_info 13 /OUTPUT 1 "MEMRegWrite_out";
    .port_info 14 /OUTPUT 1 "MEMMemRead_out";
    .port_info 15 /OUTPUT 1 "MEMMemWrite_out";
    .port_info 16 /OUTPUT 1 "MEMBranch_out";
    .port_info 17 /OUTPUT 32 "MEMADD_out";
    .port_info 18 /OUTPUT 32 "MEMALURes_out";
    .port_info 19 /OUTPUT 32 "MEMRd2_out";
    .port_info 20 /OUTPUT 5 "MEMRd_out";
    .port_info 21 /OUTPUT 1 "MEMZero_out";
v0000017834206b80_0 .net "EXADD_in", 31 0, L_000001783429b4a0;  alias, 1 drivers
v0000017834207300_0 .net "EXALURes_in", 31 0, v00000178341d7830_0;  alias, 1 drivers
v0000017834207d00_0 .net "EXBranch_in", 0 0, v0000017834206220_0;  alias, 1 drivers
v0000017834207760_0 .net "EXMemRead_in", 0 0, v0000017834206cc0_0;  alias, 1 drivers
v0000017834205e60_0 .net "EXMemWrite_in", 0 0, v0000017834207bc0_0;  alias, 1 drivers
v00000178342060e0_0 .net "EXMemtoReg_in", 0 0, v00000178342069a0_0;  alias, 1 drivers
v0000017834206ea0_0 .net "EXRd2_in", 31 0, v00000178342064a0_0;  alias, 1 drivers
v0000017834206c20_0 .net "EXRd_in", 4 0, v00000178342065e0_0;  alias, 1 drivers
v00000178342078a0_0 .net "EXRegWrite_in", 0 0, v0000017834206fe0_0;  alias, 1 drivers
v0000017834205fa0_0 .net "EXZero_in", 0 0, v00000178341d8230_0;  alias, 1 drivers
v0000017834205f00_0 .var "MEMADD_out", 31 0;
v0000017834207b20_0 .var "MEMALURes_out", 31 0;
v0000017834207120_0 .var "MEMBranch_out", 0 0;
v00000178342071c0_0 .var "MEMMemRead_out", 0 0;
v0000017834206e00_0 .var "MEMMemWrite_out", 0 0;
v0000017834206040_0 .var "MEMMemtoReg_out", 0 0;
v0000017834206180_0 .var "MEMRd2_out", 31 0;
v0000017834206f40_0 .var "MEMRd_out", 4 0;
v0000017834207940_0 .var "MEMRegWrite_out", 0 0;
v0000017834206540_0 .var "MEMZero_out", 0 0;
v0000017834206d60_0 .net "clk", 0 0, v000001783420b640_0;  alias, 1 drivers
v0000017834206860_0 .net "rst", 0 0, v000001783420aec0_0;  alias, 1 drivers
S_0000017834181af0 .scope module, "IDEXE_Reg" "IDEXE_Reg" 4 126, 11 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "IDALUSrc_in";
    .port_info 3 /INPUT 1 "IDMemtoReg_in";
    .port_info 4 /INPUT 1 "IDRegWrite_in";
    .port_info 5 /INPUT 1 "IDMemRead_in";
    .port_info 6 /INPUT 1 "IDMemWrite_in";
    .port_info 7 /INPUT 1 "IDBranch_in";
    .port_info 8 /INPUT 2 "IDALUOp_in";
    .port_info 9 /INPUT 32 "IDPC_in";
    .port_info 10 /INPUT 32 "IDRd1_in";
    .port_info 11 /INPUT 32 "IDRd2_in";
    .port_info 12 /INPUT 32 "IDImmGen_in";
    .port_info 13 /INPUT 3 "IDfunc3_in";
    .port_info 14 /INPUT 1 "IDfunc7_in";
    .port_info 15 /INPUT 5 "IDRd_in";
    .port_info 16 /OUTPUT 1 "EXEALUSrc_out";
    .port_info 17 /OUTPUT 1 "EXEMemtoReg_out";
    .port_info 18 /OUTPUT 1 "EXERegWrite_out";
    .port_info 19 /OUTPUT 1 "EXEMemRead_out";
    .port_info 20 /OUTPUT 1 "EXEMemWrite_out";
    .port_info 21 /OUTPUT 1 "EXEBranch_out";
    .port_info 22 /OUTPUT 2 "EXEALUOp_out";
    .port_info 23 /OUTPUT 32 "EXEPC_out";
    .port_info 24 /OUTPUT 32 "EXERd1_out";
    .port_info 25 /OUTPUT 32 "EXERd2_out";
    .port_info 26 /OUTPUT 32 "EXEImmGen_out";
    .port_info 27 /OUTPUT 3 "EXEfunc3_out";
    .port_info 28 /OUTPUT 1 "EXEfunc7_out";
    .port_info 29 /OUTPUT 5 "EXERd_out";
v0000017834206400_0 .var "EXEALUOp_out", 1 0;
v00000178342079e0_0 .var "EXEALUSrc_out", 0 0;
v0000017834206220_0 .var "EXEBranch_out", 0 0;
v00000178342062c0_0 .var "EXEImmGen_out", 31 0;
v0000017834206cc0_0 .var "EXEMemRead_out", 0 0;
v0000017834207bc0_0 .var "EXEMemWrite_out", 0 0;
v00000178342069a0_0 .var "EXEMemtoReg_out", 0 0;
v0000017834206360_0 .var "EXEPC_out", 31 0;
v0000017834206a40_0 .var "EXERd1_out", 31 0;
v00000178342064a0_0 .var "EXERd2_out", 31 0;
v00000178342065e0_0 .var "EXERd_out", 4 0;
v0000017834206fe0_0 .var "EXERegWrite_out", 0 0;
v0000017834207a80_0 .var "EXEfunc3_out", 2 0;
v0000017834207080_0 .var "EXEfunc7_out", 0 0;
v0000017834207260_0 .net "IDALUOp_in", 1 0, v00000178341d8690_0;  alias, 1 drivers
v0000017834207440_0 .net "IDALUSrc_in", 0 0, v00000178341d8870_0;  alias, 1 drivers
v00000178342074e0_0 .net "IDBranch_in", 0 0, v00000178341d76f0_0;  alias, 1 drivers
v0000017834207580_0 .net "IDImmGen_in", 31 0, v0000017834209090_0;  alias, 1 drivers
v0000017834206680_0 .net "IDMemRead_in", 0 0, v00000178341d8730_0;  alias, 1 drivers
v0000017834206720_0 .net "IDMemWrite_in", 0 0, v00000178341d78d0_0;  alias, 1 drivers
v00000178342067c0_0 .net "IDMemtoReg_in", 0 0, v00000178341d6e30_0;  alias, 1 drivers
v0000017834207620_0 .net "IDPC_in", 31 0, v0000017834208c30_0;  alias, 1 drivers
v00000178342076c0_0 .net "IDRd1_in", 31 0, L_00000178341d2870;  alias, 1 drivers
v0000017834206900_0 .net "IDRd2_in", 31 0, L_00000178341d1c30;  alias, 1 drivers
v0000017834207c60_0 .net "IDRd_in", 4 0, L_000001783429ae60;  1 drivers
v0000017834208910_0 .net "IDRegWrite_in", 0 0, v00000178341d7ab0_0;  alias, 1 drivers
v0000017834209950_0 .net "IDfunc3_in", 2 0, L_000001783429a500;  1 drivers
v00000178342098b0_0 .net "IDfunc7_in", 0 0, L_00000178342999c0;  1 drivers
v0000017834209c70_0 .net "clk", 0 0, v000001783420b640_0;  alias, 1 drivers
v0000017834209130_0 .net "rst", 0 0, v000001783420aec0_0;  alias, 1 drivers
S_000001783418a310 .scope module, "IFID_Reg" "IFID_Reg" 4 118, 12 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "IFPCin";
    .port_info 3 /INPUT 32 "IFProgMem_in";
    .port_info 4 /OUTPUT 32 "IDPCout";
    .port_info 5 /OUTPUT 32 "IDProgMem_out";
v0000017834208c30_0 .var "IDPCout", 31 0;
v0000017834208a50_0 .var "IDProgMem_out", 31 0;
v0000017834207f10_0 .net "IFPCin", 31 0, o0000017834211d38;  alias, 0 drivers
v0000017834209b30_0 .net "IFProgMem_in", 31 0, L_000001783429b540;  alias, 1 drivers
v00000178342089b0_0 .net "clk", 0 0, v000001783420b640_0;  alias, 1 drivers
v0000017834208730_0 .net "rst", 0 0, v000001783420aec0_0;  alias, 1 drivers
S_000001783418a4a0 .scope module, "ImmGen" "ImmGen" 4 61, 13 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0000017834209090_0 .var "ImmExt", 31 0;
v0000017834208af0_0 .net "Opcode", 6 0, L_000001783429aa00;  1 drivers
v0000017834208eb0_0 .net "instruction", 31 0, v0000017834208a50_0;  alias, 1 drivers
E_00000178341cbe60 .event anyedge, v0000017834208af0_0, v0000017834208a50_0;
S_0000017834191e70 .scope module, "Inst_Memory" "Instruction_Memory" 4 45, 14 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "read_address";
    .port_info 3 /OUTPUT 32 "instruction_out";
v00000178342087d0 .array "I_Mem", 63 0, 31 0;
v00000178342084b0_0 .net *"_ivl_1", 0 0, L_000001783420bb40;  1 drivers
v0000017834208870_0 .net *"_ivl_2", 31 0, L_000001783420bbe0;  1 drivers
v0000017834208370_0 .net *"_ivl_5", 29 0, L_000001783420bc80;  1 drivers
L_0000017834241948 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017834208550_0 .net/2u *"_ivl_6", 31 0, L_0000017834241948;  1 drivers
v0000017834208d70_0 .net "clk", 0 0, v000001783420b640_0;  alias, 1 drivers
v0000017834209630_0 .net "instruction_out", 31 0, L_000001783429b540;  alias, 1 drivers
v00000178342099f0_0 .net "read_address", 31 0, v0000017834208f50_0;  alias, 1 drivers
v0000017834209810_0 .net "reset", 0 0, v000001783420aec0_0;  alias, 1 drivers
L_000001783420bb40 .reduce/nor v000001783420aec0_0;
L_000001783420bbe0 .array/port v00000178342087d0, L_000001783420bc80;
L_000001783420bc80 .part v0000017834208f50_0, 2, 30;
L_000001783429b540 .functor MUXZ 32, L_0000017834241948, L_000001783420bbe0, L_000001783420bb40, C4<>;
S_0000017834192000 .scope module, "Memory_mux" "Mux3" 4 113, 2 21 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel3";
    .port_info 1 /INPUT 32 "A3";
    .port_info 2 /INPUT 32 "B3";
    .port_info 3 /OUTPUT 32 "Mux3_out";
L_0000017834241af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000178341d2480 .functor XNOR 1, v00000178341d6e30_0, L_0000017834241af8, C4<0>, C4<0>;
v0000017834209bd0_0 .net "A3", 31 0, v00000178341d7830_0;  alias, 1 drivers
v0000017834209a90_0 .net "B3", 31 0, L_000001783429a460;  alias, 1 drivers
v0000017834208b90_0 .net "Mux3_out", 31 0, L_000001783429a960;  alias, 1 drivers
v00000178342085f0_0 .net/2u *"_ivl_0", 0 0, L_0000017834241af8;  1 drivers
v0000017834209770_0 .net *"_ivl_2", 0 0, L_00000178341d2480;  1 drivers
v00000178342082d0_0 .net "sel3", 0 0, v00000178341d6e30_0;  alias, 1 drivers
L_000001783429a960 .functor MUXZ 32, L_000001783429a460, v00000178341d7830_0, L_00000178341d2480, C4<>;
S_000001783415beb0 .scope module, "PC_Adder" "PCplus4" 4 42, 15 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "fromPC";
    .port_info 1 /OUTPUT 32 "NextoPC";
v0000017834208e10_0 .net "NextoPC", 31 0, L_000001783420b820;  alias, 1 drivers
L_0000017834241900 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017834208cd0_0 .net/2u *"_ivl_0", 31 0, L_0000017834241900;  1 drivers
v0000017834209d10_0 .net "fromPC", 31 0, v0000017834208f50_0;  alias, 1 drivers
L_000001783420b820 .arith/sum 32, L_0000017834241900, v0000017834208f50_0;
S_0000017834240270 .scope module, "Program_Counter" "Program_Counter" 4 35, 16 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v0000017834207e70_0 .net "PC_in", 31 0, o0000017834211d38;  alias, 0 drivers
v0000017834208f50_0 .var "PC_out", 31 0;
v0000017834208ff0_0 .net "clk", 0 0, v000001783420b640_0;  alias, 1 drivers
v00000178342091d0_0 .net "reset", 0 0, v000001783420aec0_0;  alias, 1 drivers
S_0000017834240590 .scope module, "Register_File" "Register_File" 4 51, 17 1 0, S_0000017834172be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "Rs1";
    .port_info 3 /INPUT 5 "Rs2";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_00000178341d2870 .functor BUFZ 32, L_000001783429a780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178341d1c30 .functor BUFZ 32, L_000001783429adc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017834209270_0 .net "Rd", 4 0, L_000001783429b720;  1 drivers
v0000017834207fb0_0 .net "RegWrite", 0 0, v00000178341d7ab0_0;  alias, 1 drivers
v0000017834209450 .array "Registers", 0 31, 31 0;
v00000178342080f0_0 .net "Rs1", 4 0, L_000001783429a000;  1 drivers
v0000017834208230_0 .net "Rs2", 4 0, L_000001783429b5e0;  1 drivers
v0000017834209310_0 .net "Write_data", 31 0, L_000001783429a960;  alias, 1 drivers
v0000017834208690_0 .net *"_ivl_0", 31 0, L_000001783429a780;  1 drivers
v00000178342093b0_0 .net *"_ivl_10", 6 0, L_000001783429b220;  1 drivers
L_00000178342419d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017834208190_0 .net *"_ivl_13", 1 0, L_00000178342419d8;  1 drivers
v0000017834208410_0 .net *"_ivl_2", 6 0, L_000001783429b400;  1 drivers
L_0000017834241990 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000178342094f0_0 .net *"_ivl_5", 1 0, L_0000017834241990;  1 drivers
v0000017834209590_0 .net *"_ivl_8", 31 0, L_000001783429adc0;  1 drivers
v00000178342096d0_0 .net "clk", 0 0, v000001783420b640_0;  alias, 1 drivers
v000001783420a4c0_0 .net "read_data1", 31 0, L_00000178341d2870;  alias, 1 drivers
v000001783420a7e0_0 .net "read_data2", 31 0, L_00000178341d1c30;  alias, 1 drivers
v0000017834209f20_0 .net "reset", 0 0, v000001783420aec0_0;  alias, 1 drivers
L_000001783429a780 .array/port v0000017834209450, L_000001783429b400;
L_000001783429b400 .concat [ 5 2 0 0], L_000001783429a000, L_0000017834241990;
L_000001783429adc0 .array/port v0000017834209450, L_000001783429b220;
L_000001783429b220 .concat [ 5 2 0 0], L_000001783429b5e0, L_00000178342419d8;
    .scope S_0000017834240270;
T_0 ;
    %wait E_00000178341cba60;
    %load/vec4 v00000178342091d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834208f50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017834207e70_0;
    %assign/vec4 v0000017834208f50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017834191e70;
T_1 ;
    %vpi_call 14 17 "$readmemh", "inst.hex", v00000178342087d0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000017834240590;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 78, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 89, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 33, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 44, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 55, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 66, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 77, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 88, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 122, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 133, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 144, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 155, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 166, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 177, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 188, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 199, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 200, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017834209450, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000017834240590;
T_3 ;
    %wait E_00000178341cba60;
    %load/vec4 v0000017834207fb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000017834209270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000017834209310_0;
    %load/vec4 v0000017834209270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017834209450, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001783418a4a0;
T_4 ;
    %wait E_00000178341cbe60;
    %load/vec4 v0000017834208af0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834209090_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017834209090_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017834209090_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017834209090_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017834208eb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017834209090_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000017834208eb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017834208eb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017834208eb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017834208eb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000017834209090_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001783417acc0;
T_5 ;
    %wait E_00000178341cf720;
    %load/vec4 v00000178341d6d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %and;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %or;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %add;
    %assign/vec4 v00000178341d7830_0, 0;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %xor;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v00000178341d7970_0;
    %load/vec4 v00000178341d87d0_0;
    %sub;
    %store/vec4 v00000178341d7830_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %load/vec4 v00000178341d7830_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 1;
    %store/vec4 v00000178341d8230_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000017834178a40;
T_6 ;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178341d7c90, 4, 0;
    %end;
    .thread T_6;
    .scope S_0000017834178a40;
T_7 ;
    %wait E_00000178341cba60;
    %load/vec4 v0000017834206ae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017834207800_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000017834207800_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0000017834207800_0;
    %ix/getv/s 3, v0000017834207800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178341d7c90, 0, 4;
    %load/vec4 v0000017834207800_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017834207800_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000178341d69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000178341d6a70_0;
    %load/vec4 v00000178342073a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178341d7c90, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017834172d70;
T_8 ;
    %wait E_00000178341cf6e0;
    %load/vec4 v00000178341d73d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000178341d7470_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000178341d82d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000178341d6cf0_0;
    %load/vec4 v00000178341d82d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.17 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.19 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000178341d7470_0, 0;
    %jmp T_8.21;
T_8.21 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000178341788b0;
T_9 ;
    %wait E_00000178341cf0e0;
    %load/vec4 v00000178341d7b50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000178341d8690_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178341d76f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d78d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d8730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d7ab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d6e30_0, 0, 1;
    %store/vec4 v00000178341d8870_0, 0, 1;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000178341d8690_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178341d76f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d78d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d8730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d7ab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d6e30_0, 0, 1;
    %store/vec4 v00000178341d8870_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 240, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000178341d8690_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178341d76f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d78d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d8730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d7ab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d6e30_0, 0, 1;
    %store/vec4 v00000178341d8870_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000178341d8690_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178341d76f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d78d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d8730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d7ab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d6e30_0, 0, 1;
    %store/vec4 v00000178341d8870_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000178341d8690_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178341d76f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d78d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d8730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d7ab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d6e30_0, 0, 1;
    %store/vec4 v00000178341d8870_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 5, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000178341d8690_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178341d76f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d78d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d8730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d7ab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d6e30_0, 0, 1;
    %store/vec4 v00000178341d8870_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000178341d8690_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178341d76f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d78d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d8730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d7ab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d6e30_0, 0, 1;
    %store/vec4 v00000178341d8870_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v00000178341d8690_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178341d76f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d78d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d8730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d7ab0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178341d6e30_0, 0, 1;
    %store/vec4 v00000178341d8870_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001783418a310;
T_10 ;
    %wait E_00000178341cba60;
    %load/vec4 v0000017834208730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834208c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834208a50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017834207f10_0;
    %assign/vec4 v0000017834208c30_0, 0;
    %load/vec4 v0000017834209b30_0;
    %assign/vec4 v0000017834208a50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017834181af0;
T_11 ;
    %wait E_00000178341cba60;
    %load/vec4 v0000017834209130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178342079e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178342069a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834206fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834206cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834207bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834206220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017834206400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834206360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834206a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000178342064a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000178342062c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017834207a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834207080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000178342065e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017834207440_0;
    %assign/vec4 v00000178342079e0_0, 0;
    %load/vec4 v00000178342067c0_0;
    %assign/vec4 v00000178342069a0_0, 0;
    %load/vec4 v0000017834208910_0;
    %assign/vec4 v0000017834206fe0_0, 0;
    %load/vec4 v0000017834206680_0;
    %assign/vec4 v0000017834206cc0_0, 0;
    %load/vec4 v0000017834206720_0;
    %assign/vec4 v0000017834207bc0_0, 0;
    %load/vec4 v00000178342074e0_0;
    %assign/vec4 v0000017834206220_0, 0;
    %load/vec4 v0000017834207260_0;
    %assign/vec4 v0000017834206400_0, 0;
    %load/vec4 v0000017834207620_0;
    %assign/vec4 v0000017834206360_0, 0;
    %load/vec4 v00000178342076c0_0;
    %assign/vec4 v0000017834206a40_0, 0;
    %load/vec4 v0000017834206900_0;
    %assign/vec4 v00000178342064a0_0, 0;
    %load/vec4 v0000017834207580_0;
    %assign/vec4 v00000178342062c0_0, 0;
    %load/vec4 v0000017834209950_0;
    %assign/vec4 v0000017834207a80_0, 0;
    %load/vec4 v00000178342098b0_0;
    %assign/vec4 v0000017834207080_0, 0;
    %load/vec4 v0000017834207c60_0;
    %assign/vec4 v00000178342065e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017834174930;
T_12 ;
    %wait E_00000178341cba60;
    %load/vec4 v0000017834206860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834206040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834207940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178342071c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834206e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834207120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834205f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834207b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017834206180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000017834206f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017834206540_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000178342060e0_0;
    %assign/vec4 v0000017834206040_0, 0;
    %load/vec4 v00000178342078a0_0;
    %assign/vec4 v0000017834207940_0, 0;
    %load/vec4 v0000017834207760_0;
    %assign/vec4 v00000178342071c0_0, 0;
    %load/vec4 v0000017834205e60_0;
    %assign/vec4 v0000017834206e00_0, 0;
    %load/vec4 v0000017834207d00_0;
    %assign/vec4 v0000017834207120_0, 0;
    %load/vec4 v0000017834206b80_0;
    %assign/vec4 v0000017834205f00_0, 0;
    %load/vec4 v0000017834207300_0;
    %assign/vec4 v0000017834207b20_0, 0;
    %load/vec4 v0000017834206ea0_0;
    %assign/vec4 v0000017834206180_0, 0;
    %load/vec4 v0000017834206c20_0;
    %assign/vec4 v0000017834206f40_0, 0;
    %load/vec4 v0000017834205fa0_0;
    %assign/vec4 v0000017834206540_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017834165c50;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v000001783420b640_0;
    %inv;
    %store/vec4 v000001783420b640_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000017834165c50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001783420b640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001783420aec0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001783420aec0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 3 29 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000017834165c50;
T_15 ;
    %vpi_call 3 35 "$monitor", "Time: %0t | PC: %0d | Instr: %0h | rs1: x%0d = %0d | rs2: x%0d = %0d | Imm: %0d | Addr: %0d | WriteData: %0d | MemWrite: %0b | Data1 = %0d|Data2 = %0d| ALUSrc=%0b", $time, v000001783420a420_0, v000001783420ae20_0, &PV<v000001783420ae20_0, 15, 5>, v000001783420aa60_0, &PV<v000001783420ae20_0, 20, 5>, v000001783420a920_0, v000001783420baa0_0, v000001783420a9c0_0, v000001783420a380_0, v0000017834209e80_0, &A<v00000178341d7c90, 14>, &A<v0000017834209450, 8>, v00000178341d8870_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000017834165c50;
T_16 ;
    %vpi_call 3 56 "$dumpfile", "RISC_V.vcd" {0 0 0};
    %vpi_call 3 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017834165c50 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./Mux.v";
    "RISC_V_tb.v";
    "./RISCV_TOP.v";
    "./ALU_Control.v";
    "./ALU.v";
    "./AND_logic.v";
    "./Control_Unit.v";
    "./Data_Memory.v";
    "./EXMEM_Reg.v";
    "./IDEXE_Reg.v";
    "./IFID_Reg.v";
    "./ImmGen.v";
    "./Instruction_Memory.v";
    "./PCplus4.v";
    "./Program_Counter.v";
    "./Register_File.v";
