---
_class_def:
  CompLib::SRam:
  - CompLib::SRam
  - &1
    - Xtensa::SystemComponent
    - ~
    - 12
    - 1
    - _init
    - ',$id,$_instName,$moduleName,$typeName,%_interfaces,%properties,%_componentsDB,$parent,$altName,$_index,$__typeHierarchy,$_subcompsConnections'
    - __typeHierarchy: &2
      - 10
      - $
      _componentsDB: &3
      - 6
      - '%'
      _index: &4
      - 9
      - $
      _instName: &5
      - 1
      - $
      _interfaces: &6
      - 4
      - '%'
      _subcompsConnections: &7
      - 11
      - $
      altName: &8
      - 8
      - $
      id: &9
      - 0
      - $
      moduleName: &10
      - 2
      - $
      parent: &11
      - 7
      - $
      properties: &12
      - 5
      - '%'
      typeName: &13
      - 3
      - $
    - Xtensa::SystemComponent
  - 19
  - 1
  - _init
  - Xtensa::SystemComponent,$addrWidth,$ramWidth,$numBytes,$numWords,$hardwareModel,$sramPort,$global
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    addrWidth:
    - 12
    - $
    altName: *8
    global:
    - 18
    - $
    hardwareModel:
    - 16
    - $
    id: *9
    moduleName: *10
    numBytes:
    - 14
    - $
    numWords:
    - 15
    - $
    parent: *11
    properties: *12
    ramWidth:
    - 13
    - $
    sramPort:
    - 17
    - $
    typeName: *13
  - CompLib::SRam
  CompLib::TRAX:
  - CompLib::TRAX
  - *1
  - 26
  - 1
  - _init
  - Xtensa::SystemComponent,$internalFifoSize,$outputMemory,$memorySize,$memoryWidth,$memoryShared,$outputATB,$atbDataWidth,$atbIdWidth,$timestamps,$timeWidth,$intTimeWidth,$grayTimeBus,$asynchTimeBus,$numILAentries
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    asynchTimeBus:
    - 24
    - $
    atbDataWidth:
    - 18
    - $
    atbIdWidth:
    - 19
    - $
    grayTimeBus:
    - 23
    - $
    id: *9
    intTimeWidth:
    - 22
    - $
    internalFifoSize:
    - 12
    - $
    memoryShared:
    - 16
    - $
    memorySize:
    - 14
    - $
    memoryWidth:
    - 15
    - $
    moduleName: *10
    numILAentries:
    - 25
    - $
    outputATB:
    - 17
    - $
    outputMemory:
    - 13
    - $
    parent: *11
    properties: *12
    timeWidth:
    - 21
    - $
    timestamps:
    - 20
    - $
    typeName: *13
  - CompLib::TRAX
  Component:
  - Component
  - &14
    - HashObject
    - ~
    - 0
    - 0
    - ~
    - ''
    - {}
    - ~
  - ~
  - ~
  - ~
  - HashObject
  - {}
  - Component
  HashObject: *14
  IntfcLib::CacheCommonIntfcIn:
  - IntfcLib::CacheCommonIntfcIn
  - &15
    - Xtensa::PIFware::Interface
    - ~
    - 14
    - 1
    - _init
    - ',$typeName,$_instName,$parent,$component,%connectedTo,%signals,%_interfaces,$connectMethodsRef,%properties,$altName,$_index,$__typeHierarchy,$connectionName,$modport'
    - __typeHierarchy: &16
      - 11
      - $
      _index: &17
      - 10
      - $
      _instName: &18
      - 1
      - $
      _interfaces: &19
      - 6
      - '%'
      altName: &20
      - 9
      - $
      component: &21
      - 3
      - $
      connectMethodsRef: &22
      - 7
      - $
      connectedTo: &23
      - 4
      - '%'
      connectionName: &24
      - 12
      - $
      modport: &25
      - 13
      - $
      parent: &26
      - 2
      - $
      properties: &27
      - 8
      - '%'
      signals: &28
      - 5
      - '%'
      typeName: &29
      - 0
      - $
    - Xtensa::PIFware::Interface
  - 23
  - 1
  - _init
  - Xtensa::PIFware::Interface,$addrWidth,$ramWidth,$numBytes,$testComp,$insertTestComp,$testCompLevel,$s_Addr,$s_ByteEn,$s_WrData
  - __typeHierarchy: *16
    _index: *17
    _instName: *18
    _interfaces: *19
    addrWidth:
    - 14
    - $
    altName: *20
    component: *21
    connectMethodsRef: *22
    connectedTo: *23
    connectionName: *24
    insertTestComp:
    - 18
    - $
    modport: *25
    numBytes:
    - 16
    - $
    parent: *26
    properties: *27
    ramWidth:
    - 15
    - $
    s_Addr:
    - 20
    - $
    s_ByteEn:
    - 21
    - $
    s_WrData:
    - 22
    - $
    signals: *28
    testComp:
    - 17
    - $
    testCompLevel:
    - 19
    - $
    typeName: *29
  - IntfcLib::CacheCommonIntfcIn
  IntfcLib::ClkIntfc:
  - IntfcLib::ClkIntfc
  - *15
  - 16
  - 1
  - _init
  - Xtensa::PIFware::Interface,$dir,$s_CLK
  - __typeHierarchy: *16
    _index: *17
    _instName: *18
    _interfaces: *19
    altName: *20
    component: *21
    connectMethodsRef: *22
    connectedTo: *23
    connectionName: *24
    dir:
    - 14
    - $
    modport: *25
    parent: *26
    properties: *27
    s_CLK:
    - 15
    - $
    signals: *28
    typeName: *29
  - IntfcLib::ClkIntfc
  IntfcLib::PifCommon:
  - IntfcLib::PifCommon
  - *15
  - 24
  - 1
  - _init
  - Xtensa::PIFware::Interface,$id,$master,$slave,$burst,$reqAttribute,$poData,$piData,$testComp,$insertTestComp,$testCompLevel
  - __typeHierarchy: *16
    _index: *17
    _instName: *18
    _interfaces: *19
    altName: *20
    burst:
    - 17
    - $
    component: *21
    connectMethodsRef: *22
    connectedTo: *23
    connectionName: *24
    id:
    - 14
    - $
    insertTestComp:
    - 22
    - $
    master:
    - 15
    - $
    modport: *25
    parent: *26
    piData:
    - 20
    - $
    poData:
    - 19
    - $
    properties: *27
    reqAttribute:
    - 18
    - $
    signals: *28
    slave:
    - 16
    - $
    testComp:
    - 21
    - $
    testCompLevel:
    - 23
    - $
    typeName: *29
  - IntfcLib::PifCommon
  IntfcLib::PifMaster:
  - IntfcLib::PifMaster
  - *15
  - 51
  - 1
  - _init
  - Xtensa::PIFware::Interface,$id,$master,$slave,$burst,$reqAttribute,$poData,$piData,$testComp,$insertTestComp,$testCompLevel,$poAddr,$poId,$piId,$poRouteId,$piRouteId,$poCohCntl,$poCohVAdrsIndex,$byteEnable,$s_POReqValid,$s_POReqCntl,$s_POReqCohCntl,$s_POReqCohVAdrsIndex,$s_POReqAdrs,$s_POReqData,$s_POReqDataBE,$s_POReqId,$s_POReqPriority,$s_POReqRouteId,$s_PIReqRdy,$s_PIRespValid,$s_PIRespCntl,$s_PIRespCohCntl,$s_PIRespId,$s_PIRespData,$s_PIRespPriority,$s_PIRespRouteId,$s_PORespRdy
  - __typeHierarchy: *16
    _index: *17
    _instName: *18
    _interfaces: *19
    altName: *20
    burst:
    - 17
    - $
    byteEnable:
    - 31
    - $
    component: *21
    connectMethodsRef: *22
    connectedTo: *23
    connectionName: *24
    id:
    - 14
    - $
    insertTestComp:
    - 22
    - $
    master:
    - 15
    - $
    modport: *25
    parent: *26
    piData:
    - 20
    - $
    piId:
    - 26
    - $
    piRouteId:
    - 28
    - $
    poAddr:
    - 24
    - $
    poCohCntl:
    - 29
    - $
    poCohVAdrsIndex:
    - 30
    - $
    poData:
    - 19
    - $
    poId:
    - 25
    - $
    poRouteId:
    - 27
    - $
    properties: *27
    reqAttribute:
    - 18
    - $
    s_PIReqRdy:
    - 42
    - $
    s_PIRespCntl:
    - 44
    - $
    s_PIRespCohCntl:
    - 45
    - $
    s_PIRespData:
    - 47
    - $
    s_PIRespId:
    - 46
    - $
    s_PIRespPriority:
    - 48
    - $
    s_PIRespRouteId:
    - 49
    - $
    s_PIRespValid:
    - 43
    - $
    s_POReqAdrs:
    - 36
    - $
    s_POReqCntl:
    - 33
    - $
    s_POReqCohCntl:
    - 34
    - $
    s_POReqCohVAdrsIndex:
    - 35
    - $
    s_POReqData:
    - 37
    - $
    s_POReqDataBE:
    - 38
    - $
    s_POReqId:
    - 39
    - $
    s_POReqPriority:
    - 40
    - $
    s_POReqRouteId:
    - 41
    - $
    s_POReqValid:
    - 32
    - $
    s_PORespRdy:
    - 50
    - $
    signals: *28
    slave:
    - 16
    - $
    testComp:
    - 21
    - $
    testCompLevel:
    - 23
    - $
    typeName: *29
  - IntfcLib::PifMaster
  IntfcLib::SRamIntfcIn:
  - IntfcLib::SRamIntfcIn
  - *15
  - 28
  - 1
  - _init
  - Xtensa::PIFware::Interface,$addrWidth,$ramWidth,$numBytes,$numWords,$testComp,$insertTestComp,$testCompLevel,$s_Addr,$s_En,$s_Wr,$s_ByteEn,$s_WordEn,$s_WrData,$s_Data
  - __typeHierarchy: *16
    _index: *17
    _instName: *18
    _interfaces: *19
    addrWidth:
    - 14
    - $
    altName: *20
    component: *21
    connectMethodsRef: *22
    connectedTo: *23
    connectionName: *24
    insertTestComp:
    - 19
    - $
    modport: *25
    numBytes:
    - 16
    - $
    numWords:
    - 17
    - $
    parent: *26
    properties: *27
    ramWidth:
    - 15
    - $
    s_Addr:
    - 21
    - $
    s_ByteEn:
    - 24
    - $
    s_Data:
    - 27
    - $
    s_En:
    - 22
    - $
    s_WordEn:
    - 25
    - $
    s_Wr:
    - 23
    - $
    s_WrData:
    - 26
    - $
    signals: *28
    testComp:
    - 18
    - $
    testCompLevel:
    - 20
    - $
    typeName: *29
  - IntfcLib::SRamIntfcIn
  Xtensa::AddressLayout:
  - Xtensa::AddressLayout
  - *14
  - ~
  - ~
  - ~
  - HashObject
  - {}
  - Xtensa::AddressLayout
  Xtensa::ConfigDB:
  - Xtensa::ConfigDB
  - ~
  - 5
  - 1
  - _init
  - ',%value,$errors,$nodie,$configversion,$cffilename'
  - cffilename:
    - 4
    - $
    configversion:
    - 3
    - $
    errors:
    - 1
    - $
    nodie:
    - 2
    - $
    value:
    - 0
    - '%'
  - Xtensa::ConfigDB
  Xtensa::Environment: &30
  - Xtensa::Environment
  - *1
  - 18
  - 1
  - _init
  - Xtensa::SystemComponent,$testbench,$build,$implementation,$cadTools,$verification,$fpga
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    build: &31
    - 13
    - $
    cadTools: &32
    - 15
    - $
    fpga: &33
    - 17
    - $
    id: *9
    implementation: &34
    - 14
    - $
    moduleName: *10
    parent: *11
    properties: *12
    testbench: &35
    - 12
    - $
    typeName: *13
    verification: &36
    - 16
    - $
  - Xtensa::Environment
  Xtensa::Environment::Build:
  - Xtensa::Environment::Build
  - *1
  - 41
  - 1
  - _init
  - Xtensa::SystemComponent,$version,$configReg0,$configReg1,$configReg2,$buildXTBoard,$buildEmul,$buildXTBoardFreq,$buildHW,$buildDiags,$useCoware,$useSeamless,$useXTOS,$useVxworks,$useLinux,$useNucleus,$useRedboot,$uniqueID,$userCID,$expirationDate,$licenseID,$mode,$compatSeamless,$compatCoware,$compatVxworks,$compatNucleus,$compatRedboot,$compatLinux,$compatXTOS,$compatCustomer
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    buildDiags:
    - 20
    - $
    buildEmul:
    - 17
    - $
    buildHW:
    - 19
    - $
    buildXTBoard:
    - 16
    - $
    buildXTBoardFreq:
    - 18
    - $
    compatCoware:
    - 34
    - $
    compatCustomer:
    - 40
    - $
    compatLinux:
    - 38
    - $
    compatNucleus:
    - 36
    - $
    compatRedboot:
    - 37
    - $
    compatSeamless:
    - 33
    - $
    compatVxworks:
    - 35
    - $
    compatXTOS:
    - 39
    - $
    configReg0:
    - 13
    - $
    configReg1:
    - 14
    - $
    configReg2:
    - 15
    - $
    expirationDate:
    - 30
    - $
    id: *9
    licenseID:
    - 31
    - $
    mode:
    - 32
    - $
    moduleName: *10
    parent: *11
    properties: *12
    typeName: *13
    uniqueID:
    - 28
    - $
    useCoware:
    - 21
    - $
    useLinux:
    - 25
    - $
    useNucleus:
    - 26
    - $
    useRedboot:
    - 27
    - $
    useSeamless:
    - 22
    - $
    useVxworks:
    - 24
    - $
    useXTOS:
    - 23
    - $
    userCID:
    - 29
    - $
    version:
    - 12
    - $
  - Xtensa::Environment::Build
  Xtensa::Environment::CadTools:
  - Xtensa::Environment::CadTools
  - *1
  - 25
  - 1
  - _init
  - Xtensa::SystemComponent,$CadHDL,$CadParUseAstro,$CadSimUseVCS,$CadSimUseVerilogXL,$CadSimUseVerilogNC,$CadSimUseVantage,$CadSimUseMTI,$CadStvUseMotive,$CadStvUsePrimeTime,$CadSiUseCeltic,$CadSynUseDesignCompiler,$CadPsynUsePhysicalCompiler,$CadExtractUseQX
  - CadExtractUseQX:
    - 24
    - $
    CadHDL:
    - 12
    - $
    CadParUseAstro:
    - 13
    - $
    CadPsynUsePhysicalCompiler:
    - 23
    - $
    CadSiUseCeltic:
    - 21
    - $
    CadSimUseMTI:
    - 18
    - $
    CadSimUseVCS:
    - 14
    - $
    CadSimUseVantage:
    - 17
    - $
    CadSimUseVerilogNC:
    - 16
    - $
    CadSimUseVerilogXL:
    - 15
    - $
    CadStvUseMotive:
    - 19
    - $
    CadStvUsePrimeTime:
    - 20
    - $
    CadSynUseDesignCompiler:
    - 22
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    moduleName: *10
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::Environment::CadTools
  Xtensa::Environment::DVMemory: &37
  - Xtensa::Environment::DVMemory
  - ~
  - 8
  - 1
  - _init
  - ',$pr,$virtualAddr,$physicalAddr,$isDynamic,$isCAConstant,$bytes,$creation_order,$actual_access_mode'
  - actual_access_mode: &38
    - 7
    - $
    bytes: &39
    - 5
    - $
    creation_order: &40
    - 6
    - $
    isCAConstant: &41
    - 4
    - $
    isDynamic: &42
    - 3
    - $
    physicalAddr: &43
    - 2
    - $
    pr: &44
    - 0
    - $
    virtualAddr: &45
    - 1
    - $
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::AltVec:
  - Xtensa::Environment::DVMemory::AltVec
  - *37
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::Attrib:
  - Xtensa::Environment::DVMemory::Attrib
  - &46
    - Xtensa::Environment::DVMemory::FullMmuOnly
    - *37
    - 8
    - 1
    - _init
    - Xtensa::Environment::DVMemory
    - actual_access_mode: *38
      bytes: *39
      creation_order: *40
      isCAConstant: *41
      isDynamic: *42
      physicalAddr: *43
      pr: *44
      virtualAddr: *45
    - Xtensa::Environment::DVMemory
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory::FullMmuOnly
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::Cached: &47
  - Xtensa::Environment::DVMemory::Cached
  - *37
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::Dynamic:
  - Xtensa::Environment::DVMemory::Dynamic
  - *37
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::FullMmuOnly: *46
  Xtensa::Environment::DVMemory::InterfaceMem:
  - Xtensa::Environment::DVMemory::InterfaceMem
  - *37
  - 10
  - 1
  - _init
  - Xtensa::Environment::DVMemory,$intf,$_realmem
  - _realmem:
    - 9
    - $
    actual_access_mode: *38
    bytes: *39
    creation_order: *40
    intf:
    - 8
    - $
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::Magic:
  - Xtensa::Environment::DVMemory::Magic
  - *37
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::NonCached:
  - Xtensa::Environment::DVMemory::NonCached
  - *47
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory::Cached
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::OSData:
  - Xtensa::Environment::DVMemory::OSData
  - *37
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::PageXings:
  - Xtensa::Environment::DVMemory::PageXings
  - *46
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory::FullMmuOnly
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::RandomRAM:
  - Xtensa::Environment::DVMemory::RandomRAM
  - *37
  - 10
  - 1
  - _init
  - Xtensa::Environment::DVMemory,$cache,$is_data
  - actual_access_mode: *38
    bytes: *39
    cache:
    - 8
    - $
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    is_data:
    - 9
    - $
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::ResetVec:
  - Xtensa::Environment::DVMemory::ResetVec
  - *46
  - 9
  - 1
  - _init
  - Xtensa::Environment::DVMemory::FullMmuOnly,$vecbase
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    vecbase:
    - 8
    - $
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DVMemory::Shared:
  - Xtensa::Environment::DVMemory::Shared
  - *37
  - 8
  - 1
  - _init
  - Xtensa::Environment::DVMemory
  - actual_access_mode: *38
    bytes: *39
    creation_order: *40
    isCAConstant: *41
    isDynamic: *42
    physicalAddr: *43
    pr: *44
    virtualAddr: *45
  - Xtensa::Environment::DVMemory
  Xtensa::Environment::DesignImplementation:
  - Xtensa::Environment::DesignImplementation
  - *1
  - 29
  - 1
  - _init
  - Xtensa::SystemComponent,$ImplTargetSpeed,$ImplTargetSize,$ImplTargetPower,$ImplSpeedPriority,$ImplPowerPriority,$ImplSizePriority,$ImplTargetTechnology,$ImplTargetLibraryType,$ImplOperatingCondition,$ImplVoltageCondition,$ImplRegFileBuildingBlock,$ImplFloorplan,$ImplResetFlops,$ImplAsyncReset,$ImplCDCSyncStages,$ImplDecoder,$ImplTimingExperiment
  - ImplAsyncReset:
    - 25
    - $
    ImplCDCSyncStages:
    - 26
    - $
    ImplDecoder:
    - 27
    - $
    ImplFloorplan:
    - 23
    - $
    ImplOperatingCondition:
    - 20
    - $
    ImplPowerPriority:
    - 16
    - $
    ImplRegFileBuildingBlock:
    - 22
    - $
    ImplResetFlops:
    - 24
    - $
    ImplSizePriority:
    - 17
    - $
    ImplSpeedPriority:
    - 15
    - $
    ImplTargetLibraryType:
    - 19
    - $
    ImplTargetPower:
    - 14
    - $
    ImplTargetSize:
    - 13
    - $
    ImplTargetSpeed:
    - 12
    - $
    ImplTargetTechnology:
    - 18
    - $
    ImplTimingExperiment:
    - 28
    - $
    ImplVoltageCondition:
    - 21
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    moduleName: *10
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::Environment::DesignImplementation
  Xtensa::Environment::DesignVerification:
  - Xtensa::Environment::DesignVerification
  - *1
  - 27
  - 1
  - _init
  - Xtensa::SystemComponent,%_real_memories,$_derived_performed,%magic,$magicSize,$myproc,$_real_memRange_data,$_real_memRange_inst,@_real_alternate_vecbases,$dvarch,$pageTableVAddr,$pageTableBytes,$pageTableLinkVAddr,$pageTableLinkBytes,$clockPeriod,$clockDutyCycle
  - __typeHierarchy: *2
    _componentsDB: *3
    _derived_performed:
    - 13
    - $
    _index: *4
    _instName: *5
    _interfaces: *6
    _real_alternate_vecbases:
    - 19
    - '@'
    _real_memRange_data:
    - 17
    - $
    _real_memRange_inst:
    - 18
    - $
    _real_memories:
    - 12
    - '%'
    _subcompsConnections: *7
    altName: *8
    clockDutyCycle:
    - 26
    - $
    clockPeriod:
    - 25
    - $
    dvarch:
    - 20
    - $
    id: *9
    magic:
    - 14
    - '%'
    magicSize:
    - 15
    - $
    moduleName: *10
    myproc:
    - 16
    - $
    pageTableBytes:
    - 22
    - $
    pageTableLinkBytes:
    - 24
    - $
    pageTableLinkVAddr:
    - 23
    - $
    pageTableVAddr:
    - 21
    - $
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::Environment::DesignVerification
  Xtensa::Environment::DesignVerification::MemoryPlacer: &48
  - Xtensa::Environment::DesignVerification::MemoryPlacer
  - ~
  - 1
  - 2
  - new
  - ',:newarg,$dv'
  - dv: &49
    - 0
    - $
  - Xtensa::Environment::DesignVerification::MemoryPlacer
  Xtensa::Environment::DesignVerification::MemoryPlacer::IMMU:
  - Xtensa::Environment::DesignVerification::MemoryPlacer::IMMU
  - *48
  - 4
  - 2
  - _init
  - Xtensa::Environment::DesignVerification::MemoryPlacer,$mrd,$mri,$real_oob_memrange
  - dv: *49
    mrd:
    - 1
    - $
    mri:
    - 2
    - $
    real_oob_memrange:
    - 3
    - $
  - Xtensa::Environment::DesignVerification::MemoryPlacer
  Xtensa::Environment::DesignVerification::MemoryPlacer::MMU:
  - Xtensa::Environment::DesignVerification::MemoryPlacer::MMU
  - *48
  - 3
  - 2
  - _init
  - Xtensa::Environment::DesignVerification::MemoryPlacer,$var,$par
  - dv: *49
    par:
    - 2
    - $
    var:
    - 1
    - $
  - Xtensa::Environment::DesignVerification::MemoryPlacer
  Xtensa::Environment::DesignVerification::MemoryPlacer::VTMMU:
  - Xtensa::Environment::DesignVerification::MemoryPlacer::VTMMU
  - *48
  - 3
  - 2
  - _init
  - Xtensa::Environment::DesignVerification::MemoryPlacer,$var,$par
  - dv: *49
    par:
    - 2
    - $
    var:
    - 1
    - $
  - Xtensa::Environment::DesignVerification::MemoryPlacer
  Xtensa::Environment::Testbench:
  - Xtensa::Environment::Testbench
  - ~
  - 1
  - 2
  - new
  - ',:newarg,$pr'
  - pr:
    - 0
    - $
  - Xtensa::Environment::Testbench
  Xtensa::Environment::Testbench::PortInstance:
  - Xtensa::Environment::Testbench::PortInstance
  - ~
  - 3
  - 4
  - new
  - ',:newarg,$pr,$port,$coreNum'
  - coreNum:
    - 2
    - $
    port:
    - 1
    - $
    pr:
    - 0
    - $
  - Xtensa::Environment::Testbench::PortInstance
  Xtensa::PIFware::Interface: *15
  Xtensa::PIFware::Wire:
  - Xtensa::PIFware::Wire
  - ~
  - 10
  - 1
  - _init
  - ',$instName,$width,$msb,$lsb,$_direction,@connectedTo,$parent,$isConstant,@constValues,$altName'
  - _direction:
    - 4
    - $
    altName:
    - 9
    - $
    connectedTo:
    - 5
    - '@'
    constValues:
    - 8
    - '@'
    instName:
    - 0
    - $
    isConstant:
    - 7
    - $
    lsb:
    - 3
    - $
    msb:
    - 2
    - $
    parent:
    - 6
    - $
    width:
    - 1
    - $
  - Xtensa::PIFware::Wire
  Xtensa::Processor: &50
  - Xtensa::Processor
  - *1
  - 189
  - 1
  - _init
  - Xtensa::SystemComponent,$system,%state,%regFile,%tieAttributes,%tieCoprocessor,%optionNames,@specialRegs_real,@externalRegs_real,%srHash,$TargetHW_Major,$TargetHW_Minor,$TargetHW_Micro,$TargetHW_EarliestMajor,$TargetHW_EarliestMinor,$TargetHW_EarliestMicro,%tieModules,%tieModulesParams,$_TargetISA,$fp,$arch,$uarchName,$tieCheckLinuxNoPorts,$debugOption,$timersOption,$interruptsOption,$mac16Option,$MAC16ImplementsMul16,$userImplementsMul,$userMul16ReadStage,$userMul16WriteStage,$userMul32ReadStage,$userMul32WriteStage,$ocdOption,$mmuOption,$density,$TargetHWVersion,$TargetHWEarliestVersion,$TargetHWConfigID0,$TargetHWConfigID1,$TargetHWUniqueID,$ConfigKey0,$ConfigKey1,$taskEngine,$smallCore,$bootLoader,$MPCoherencySupport,$name,$usePRID,$prid,$loadStoreUnitsCount,$speculation,$coprocessorCount,$booleans,$Mul16,$Mul32,$Mulh,$VectorFPU2005,$SW_Assumes_SPFPU,$SW_Assumes_DPFPU,$functionalSafetyLicensed,$SW_FunctionalSafety,$unalignedLoadAction,$unalignedStoreAction,$ClkGateFuncUnit,$ClkGateGlobal,$lowPower,$PSODomains,$PSOCoreRetention,$semDataGating,$memDataGating,$IRdropPort,$Div32,$writeBufferEntries,$numOfTieModules,$numROMPatchRegs,$udmaTranspose,$udmaBufferDepth,$udmaOutstandingRows,$udmaReorderBuffer,$udmaReorderBufOutstandingReq,$udmaReorderBufNumRamPorts,$udmaNumChannels,$udmaMaxOutstandingReq,$inboundRequestBufferDepth,$pifBridgeType,$pifAsync,$traxEnabled,$apbAccess,$apbAccessIsSynchronous,$jtagAccess,$erDebugAccess,$coresightDAP,$ArithmeticExceptionInterface,$numOfDCacheIntfs,$numOfUnifiedRamsIntfs,$numOfDataRamsIntfs,$numOfDataRomsIntfs,$numOfDataPortsIntfs,$numOfICacheIntfs,$numOfInstRamIntfs,$numOfInstRomIntfs,$numOfTieOutQueueIntfs,$numOfTieInQueueIntfs,$numOfTieOutPortIntfs,$numOfTieInPortIntfs,$numOfSysInterfaces,$vectorPipe,$env,$core,$registerFile,$cacheAttribute,$interrupts,$debug,$timers,$OCD,$btb,$snoop,$trax,$prefetch,$prefetchI,$miscOperations,$vectors,@_loadStoreUnits,$mmu,$immu,$vtmmu,$testOptions,$tie,@tie_modules,$axi,$ahb,$asyncPif,$scattergather,$idma,@sysInterfaces,$global,$pifMasterIntfc,$pifSlaveIntfc,$icacheCommonIntfc,@icacheWayIntfc,$itagCommonIntfc,@itagWayIntfc,$dcacheCommonIntfc,@dcacheWayIntfc,$dtagCommonIntfc,@dtagWayIntfc,@unifiedRamIntfc,@dataRamIntfc,@dataRamBusy,@dataRomIntfc,@dataRomBusy,@dataPortIntfc,@dataPortLoad,@dataPortLoadRetired,@dataPortRetireFlush,@dataortBusy,@instRamIntfc,@instRamLoadStore,@instRamBusy,@instRomIntfc,@instRomLoad,@instRomBusy,@tieOutQueueIntfc,@tieInQueueIntfc,@tieOutPortIntfc,@tieInPortIntfc,$traceIntfc,$tmodeIntfc,$pwaitmodeIntfc,$tapocdIntfc,$jtdiIntfc,$jtckIntfc,$xocdmodeIntfc,$tdebuginterruptIntfc,$xocdmodepulseIntfc,$interruptsIntfc,$stallIntfc
  - ArithmeticExceptionInterface: &51
    - 104
    - $
    ClkGateFuncUnit: &52
    - 75
    - $
    ClkGateGlobal: &53
    - 76
    - $
    ConfigKey0: &54
    - 52
    - $
    ConfigKey1: &55
    - 53
    - $
    Div32: &56
    - 83
    - $
    IRdropPort: &57
    - 82
    - $
    MAC16ImplementsMul16: &58
    - 38
    - $
    MPCoherencySupport: &59
    - 57
    - $
    Mul16: &60
    - 65
    - $
    Mul32: &61
    - 66
    - $
    Mulh: &62
    - 67
    - $
    OCD: &63
    - 126
    - $
    PSOCoreRetention: &64
    - 79
    - $
    PSODomains: &65
    - 78
    - $
    SW_Assumes_DPFPU: &66
    - 70
    - $
    SW_Assumes_SPFPU: &67
    - 69
    - $
    SW_FunctionalSafety: &68
    - 72
    - $
    TargetHWConfigID0: &69
    - 49
    - $
    TargetHWConfigID1: &70
    - 50
    - $
    TargetHWEarliestVersion: &71
    - 48
    - $
    TargetHWUniqueID: &72
    - 51
    - $
    TargetHWVersion: &73
    - 47
    - $
    TargetHW_EarliestMajor: &74
    - 24
    - $
    TargetHW_EarliestMicro: &75
    - 26
    - $
    TargetHW_EarliestMinor: &76
    - 25
    - $
    TargetHW_Major: &77
    - 21
    - $
    TargetHW_Micro: &78
    - 23
    - $
    TargetHW_Minor: &79
    - 22
    - $
    VectorFPU2005: &80
    - 68
    - $
    _TargetISA: &81
    - 29
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _loadStoreUnits: &82
    - 134
    - '@'
    _subcompsConnections: *7
    ahb: &83
    - 142
    - $
    altName: *8
    apbAccess: &84
    - 99
    - $
    apbAccessIsSynchronous: &85
    - 100
    - $
    arch: &86
    - 31
    - $
    asyncPif: &87
    - 143
    - $
    axi: &88
    - 141
    - $
    booleans: &89
    - 64
    - $
    bootLoader: &90
    - 56
    - $
    btb: &91
    - 127
    - $
    cacheAttribute: &92
    - 122
    - $
    coprocessorCount: &93
    - 63
    - $
    core: &94
    - 120
    - $
    coresightDAP: &95
    - 103
    - $
    dataPortIntfc: &96
    - 163
    - '@'
    dataPortLoad: &97
    - 164
    - '@'
    dataPortLoadRetired: &98
    - 165
    - '@'
    dataPortRetireFlush: &99
    - 166
    - '@'
    dataRamBusy: &100
    - 160
    - '@'
    dataRamIntfc: &101
    - 159
    - '@'
    dataRomBusy: &102
    - 162
    - '@'
    dataRomIntfc: &103
    - 161
    - '@'
    dataortBusy: &104
    - 167
    - '@'
    dcacheCommonIntfc: &105
    - 154
    - $
    dcacheWayIntfc: &106
    - 155
    - '@'
    debug: &107
    - 124
    - $
    debugOption: &108
    - 34
    - $
    density: &109
    - 46
    - $
    dtagCommonIntfc: &110
    - 156
    - $
    dtagWayIntfc: &111
    - 157
    - '@'
    env: &112
    - 119
    - $
    erDebugAccess: &113
    - 102
    - $
    externalRegs_real: &114
    - 19
    - '@'
    fp: &115
    - 30
    - $
    functionalSafetyLicensed: &116
    - 71
    - $
    global: &117
    - 147
    - $
    icacheCommonIntfc: &118
    - 150
    - $
    icacheWayIntfc: &119
    - 151
    - '@'
    id: *9
    idma: &120
    - 145
    - $
    immu: &121
    - 136
    - $
    inboundRequestBufferDepth: &122
    - 95
    - $
    instRamBusy: &123
    - 170
    - '@'
    instRamIntfc: &124
    - 168
    - '@'
    instRamLoadStore: &125
    - 169
    - '@'
    instRomBusy: &126
    - 173
    - '@'
    instRomIntfc: &127
    - 171
    - '@'
    instRomLoad: &128
    - 172
    - '@'
    interrupts: &129
    - 123
    - $
    interruptsIntfc: &130
    - 187
    - $
    interruptsOption: &131
    - 36
    - $
    itagCommonIntfc: &132
    - 152
    - $
    itagWayIntfc: &133
    - 153
    - '@'
    jtagAccess: &134
    - 101
    - $
    jtckIntfc: &135
    - 183
    - $
    jtdiIntfc: &136
    - 182
    - $
    loadStoreUnitsCount: &137
    - 61
    - $
    lowPower: &138
    - 77
    - $
    mac16Option: &139
    - 37
    - $
    memDataGating: &140
    - 81
    - $
    miscOperations: &141
    - 132
    - $
    mmu: &142
    - 135
    - $
    mmuOption: &143
    - 45
    - $
    moduleName: *10
    name: &144
    - 58
    - $
    numOfDCacheIntfs: &145
    - 105
    - $
    numOfDataPortsIntfs: &146
    - 109
    - $
    numOfDataRamsIntfs: &147
    - 107
    - $
    numOfDataRomsIntfs: &148
    - 108
    - $
    numOfICacheIntfs: &149
    - 110
    - $
    numOfInstRamIntfs: &150
    - 111
    - $
    numOfInstRomIntfs: &151
    - 112
    - $
    numOfSysInterfaces: &152
    - 117
    - $
    numOfTieInPortIntfs: &153
    - 116
    - $
    numOfTieInQueueIntfs: &154
    - 114
    - $
    numOfTieModules: &155
    - 85
    - $
    numOfTieOutPortIntfs: &156
    - 115
    - $
    numOfTieOutQueueIntfs: &157
    - 113
    - $
    numOfUnifiedRamsIntfs: &158
    - 106
    - $
    numROMPatchRegs: &159
    - 86
    - $
    ocdOption: &160
    - 44
    - $
    optionNames: &161
    - 17
    - '%'
    parent: *11
    pifAsync: &162
    - 97
    - $
    pifBridgeType: &163
    - 96
    - $
    pifMasterIntfc: &164
    - 148
    - $
    pifSlaveIntfc: &165
    - 149
    - $
    prefetch: &166
    - 130
    - $
    prefetchI: &167
    - 131
    - $
    prid: &168
    - 60
    - $
    properties: *12
    pwaitmodeIntfc: &169
    - 180
    - $
    regFile: &170
    - 14
    - '%'
    registerFile: &171
    - 121
    - $
    scattergather: &172
    - 144
    - $
    semDataGating: &173
    - 80
    - $
    smallCore: &174
    - 55
    - $
    snoop: &175
    - 128
    - $
    specialRegs_real: &176
    - 18
    - '@'
    speculation: &177
    - 62
    - $
    srHash: &178
    - 20
    - '%'
    stallIntfc: &179
    - 188
    - $
    state: &180
    - 13
    - '%'
    sysInterfaces: &181
    - 146
    - '@'
    system: &182
    - 12
    - $
    tapocdIntfc: &183
    - 181
    - $
    taskEngine: &184
    - 54
    - $
    tdebuginterruptIntfc: &185
    - 185
    - $
    testOptions: &186
    - 138
    - $
    tie: &187
    - 139
    - $
    tieAttributes: &188
    - 15
    - '%'
    tieCheckLinuxNoPorts: &189
    - 33
    - $
    tieCoprocessor: &190
    - 16
    - '%'
    tieInPortIntfc: &191
    - 177
    - '@'
    tieInQueueIntfc: &192
    - 175
    - '@'
    tieModules: &193
    - 27
    - '%'
    tieModulesParams: &194
    - 28
    - '%'
    tieOutPortIntfc: &195
    - 176
    - '@'
    tieOutQueueIntfc: &196
    - 174
    - '@'
    tie_modules: &197
    - 140
    - '@'
    timers: &198
    - 125
    - $
    timersOption: &199
    - 35
    - $
    tmodeIntfc: &200
    - 179
    - $
    traceIntfc: &201
    - 178
    - $
    trax: &202
    - 129
    - $
    traxEnabled: &203
    - 98
    - $
    typeName: *13
    uarchName: &204
    - 32
    - $
    udmaBufferDepth: &205
    - 88
    - $
    udmaMaxOutstandingReq: &206
    - 94
    - $
    udmaNumChannels: &207
    - 93
    - $
    udmaOutstandingRows: &208
    - 89
    - $
    udmaReorderBufNumRamPorts: &209
    - 92
    - $
    udmaReorderBufOutstandingReq: &210
    - 91
    - $
    udmaReorderBuffer: &211
    - 90
    - $
    udmaTranspose: &212
    - 87
    - $
    unalignedLoadAction: &213
    - 73
    - $
    unalignedStoreAction: &214
    - 74
    - $
    unifiedRamIntfc: &215
    - 158
    - '@'
    usePRID: &216
    - 59
    - $
    userImplementsMul: &217
    - 39
    - $
    userMul16ReadStage: &218
    - 40
    - $
    userMul16WriteStage: &219
    - 41
    - $
    userMul32ReadStage: &220
    - 42
    - $
    userMul32WriteStage: &221
    - 43
    - $
    vectorPipe: &222
    - 118
    - $
    vectors: &223
    - 133
    - $
    vtmmu: &224
    - 137
    - $
    writeBufferEntries: &225
    - 84
    - $
    xocdmodeIntfc: &226
    - 184
    - $
    xocdmodepulseIntfc: &227
    - 186
    - $
  - Xtensa::Processor
  Xtensa::Processor::AXI:
  - Xtensa::Processor::AXI
  - *1
  - 23
  - 1
  - _init
  - Xtensa::SystemComponent,$axitype,$axiwidth,$slaveReqCntlDepth,$slaveReqDataDepth,$slaveRespDepth,$slaveIDwidth,$registerPIF,$aceLite,$fullAce,$axiSecInterface,$axiECC
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    aceLite:
    - 19
    - $
    altName: *8
    axiECC:
    - 22
    - $
    axiSecInterface:
    - 21
    - $
    axitype:
    - 12
    - $
    axiwidth:
    - 13
    - $
    fullAce:
    - 20
    - $
    id: *9
    moduleName: *10
    parent: *11
    properties: *12
    registerPIF:
    - 18
    - $
    slaveIDwidth:
    - 17
    - $
    slaveReqCntlDepth:
    - 14
    - $
    slaveReqDataDepth:
    - 15
    - $
    slaveRespDepth:
    - 16
    - $
    typeName: *13
  - Xtensa::Processor::AXI
  Xtensa::Processor::AccessModeCommon: &228
  - Xtensa::Processor::AccessModeCommon
  - ~
  - 1
  - 1
  - _init
  - ',@all'
  - all: &229
    - 0
    - '@'
  - Xtensa::Processor::AccessModeCommon
  Xtensa::Processor::AccessModeCommon::Single: &230
  - Xtensa::Processor::AccessModeCommon::Single
  - ~
  - 41
  - 1
  - new
  - ',:new,$interruptible,$guarded,$requested_l1_cacheable,$requested_l1_read_allocate,$requested_l1_write_allocate,$requested_l1_writeback,$requested_l1_writethru,$actually_ic_cacheable,$actually_ic_read_allocate,$actually_dc_cacheable,$actually_dc_read_allocate,$actually_dc_write_allocate,$actually_dc_writeback,$actually_dc_writethru,$l1_isolate,$defined,$executable,$readable,$writable,$coherent,$inward_shareable,$outward_shareable,$pif_cacheable,$pif_read_allocate,$pif_write_allocate,$pif_writeback,$pif_bufferable,$pif_domain1,$pif_domain0,$axi4_arcache3,$axi4_arcache2,$axi4_arcache1,$axi4_arcache0,$axi4_awcache3,$axi4_awcache2,$axi4_awcache1,$axi4_awcache0,$excl_lock,$excl_use_cache,$excl_exception_if_cache_disabled,$excl_exception_if_cache_enabled'
  - actually_dc_cacheable: &231
    - 9
    - $
    actually_dc_read_allocate: &232
    - 10
    - $
    actually_dc_write_allocate: &233
    - 11
    - $
    actually_dc_writeback: &234
    - 12
    - $
    actually_dc_writethru: &235
    - 13
    - $
    actually_ic_cacheable: &236
    - 7
    - $
    actually_ic_read_allocate: &237
    - 8
    - $
    axi4_arcache0: &238
    - 32
    - $
    axi4_arcache1: &239
    - 31
    - $
    axi4_arcache2: &240
    - 30
    - $
    axi4_arcache3: &241
    - 29
    - $
    axi4_awcache0: &242
    - 36
    - $
    axi4_awcache1: &243
    - 35
    - $
    axi4_awcache2: &244
    - 34
    - $
    axi4_awcache3: &245
    - 33
    - $
    coherent: &246
    - 19
    - $
    defined: &247
    - 15
    - $
    excl_exception_if_cache_disabled: &248
    - 39
    - $
    excl_exception_if_cache_enabled: &249
    - 40
    - $
    excl_lock: &250
    - 37
    - $
    excl_use_cache: &251
    - 38
    - $
    executable: &252
    - 16
    - $
    guarded: &253
    - 1
    - $
    interruptible: &254
    - 0
    - $
    inward_shareable: &255
    - 20
    - $
    l1_isolate: &256
    - 14
    - $
    outward_shareable: &257
    - 21
    - $
    pif_bufferable: &258
    - 26
    - $
    pif_cacheable: &259
    - 22
    - $
    pif_domain0: &260
    - 28
    - $
    pif_domain1: &261
    - 27
    - $
    pif_read_allocate: &262
    - 23
    - $
    pif_write_allocate: &263
    - 24
    - $
    pif_writeback: &264
    - 25
    - $
    readable: &265
    - 17
    - $
    requested_l1_cacheable: &266
    - 2
    - $
    requested_l1_read_allocate: &267
    - 3
    - $
    requested_l1_write_allocate: &268
    - 4
    - $
    requested_l1_writeback: &269
    - 5
    - $
    requested_l1_writethru: &270
    - 6
    - $
    writable: &271
    - 18
    - $
  - Xtensa::Processor::AccessModeCommon
  Xtensa::Processor::AccessModeWithManager: &272
  - Xtensa::Processor::AccessModeWithManager
  - *228
  - 2
  - 1
  - _init
  - Xtensa::Processor::AccessModeCommon,$mgr
  - all: *229
    mgr: &273
    - 1
    - $
  - Xtensa::Processor::AccessModeWithManager
  Xtensa::Processor::Cache: &274
  - Xtensa::Processor::Cache
  - *1
  - 50
  - 1
  - _init
  - Xtensa::SystemComponent,$tlb,$totalSize,$_tag,@_instances,$_dvConfig,$type,$size,$pipetype,$lineSize,$accessWidth,$assoc,$banks,$latency,$indexLock,$error,$errorWidth,$physicalSlices,$wayLock,$dynamicWayDisable,$indexType,$maxMissCount,$missStart,$linesPerTag,$tagType,$isWriteBack,$coherence,$testInstr,$busy,$initDataPattern,$initTagPattern,$resetTCMBasePAddr,$splitsIntoRAM,$numBytes,$global,$dataIntfc,@dataWayIntfc,$tagIntfc,@tagWayIntfc
  - __typeHierarchy: *2
    _componentsDB: *3
    _dvConfig: &275
    - 16
    - $
    _index: *4
    _instName: *5
    _instances: &276
    - 15
    - '@'
    _interfaces: *6
    _subcompsConnections: *7
    _tag: &277
    - 14
    - $
    accessWidth: &278
    - 21
    - $
    altName: *8
    assoc: &279
    - 22
    - $
    banks: &280
    - 23
    - $
    busy: &281
    - 39
    - $
    coherence: &282
    - 37
    - $
    dataIntfc: &283
    - 46
    - $
    dataWayIntfc: &284
    - 47
    - '@'
    dynamicWayDisable: &285
    - 30
    - $
    error: &286
    - 26
    - $
    errorWidth: &287
    - 27
    - $
    global: &288
    - 45
    - $
    id: *9
    indexLock: &289
    - 25
    - $
    indexType: &290
    - 31
    - $
    initDataPattern: &291
    - 40
    - $
    initTagPattern: &292
    - 41
    - $
    isWriteBack: &293
    - 36
    - $
    latency: &294
    - 24
    - $
    lineSize: &295
    - 20
    - $
    linesPerTag: &296
    - 34
    - $
    maxMissCount: &297
    - 32
    - $
    missStart: &298
    - 33
    - $
    moduleName: *10
    numBytes: &299
    - 44
    - $
    parent: *11
    physicalSlices: &300
    - 28
    - $
    pipetype: &301
    - 19
    - $
    properties: *12
    resetTCMBasePAddr: &302
    - 42
    - $
    size: &303
    - 18
    - $
    splitsIntoRAM: &304
    - 43
    - $
    tagIntfc: &305
    - 48
    - $
    tagType: &306
    - 35
    - $
    tagWayIntfc: &307
    - 49
    - '@'
    testInstr: &308
    - 38
    - $
    tlb: &309
    - 12
    - $
    totalSize: &310
    - 13
    - $
    type: &311
    - 17
    - $
    typeName: *13
    wayLock: &312
    - 29
    - $
  - Xtensa::Processor::Cache
  Xtensa::Processor::Cache::Config: &313
  - Xtensa::Processor::Cache::Config
  - ~
  - 4
  - 1
  - _init
  - ',:copy,$cache,@_legal_wayCounts,$_wayCount,$_frozen'
  - _frozen: &314
    - 3
    - $
    _legal_wayCounts: &315
    - 1
    - '@'
    _wayCount: &316
    - 2
    - $
    cache: &317
    - 0
    - $
  - Xtensa::Processor::Cache::Config
  Xtensa::Processor::Cache::Config::FixedWaySize: &318
  - Xtensa::Processor::Cache::Config::FixedWaySize
  - *313
  - 4
  - 1
  - _init
  - Xtensa::Processor::Cache::Config
  - _frozen: *314
    _legal_wayCounts: *315
    _wayCount: *316
    cache: *317
  - Xtensa::Processor::Cache::Config::FixedWaySize
  Xtensa::Processor::Cache::Config::FixedWaySize::AllDisable:
  - Xtensa::Processor::Cache::Config::FixedWaySize::AllDisable
  - *318
  - 4
  - 1
  - _init
  - Xtensa::Processor::Cache::Config::FixedWaySize
  - _frozen: *314
    _legal_wayCounts: *315
    _wayCount: *316
    cache: *317
  - Xtensa::Processor::Cache::Config::FixedWaySize::AllDisable
  Xtensa::Processor::Cache::Config::FixedWaySize::Fixed:
  - Xtensa::Processor::Cache::Config::FixedWaySize::Fixed
  - *318
  - 4
  - 1
  - _init
  - Xtensa::Processor::Cache::Config::FixedWaySize
  - _frozen: *314
    _legal_wayCounts: *315
    _wayCount: *316
    cache: *317
  - Xtensa::Processor::Cache::Config::FixedWaySize::Fixed
  Xtensa::Processor::Cache::Config::FixedWaySize::WayDisable:
  - Xtensa::Processor::Cache::Config::FixedWaySize::WayDisable
  - *318
  - 4
  - 1
  - _init
  - Xtensa::Processor::Cache::Config::FixedWaySize
  - _frozen: *314
    _legal_wayCounts: *315
    _wayCount: *316
    cache: *317
  - Xtensa::Processor::Cache::Config::FixedWaySize::WayDisable
  Xtensa::Processor::Cache::Config::VariableWaySize: &319
  - Xtensa::Processor::Cache::Config::VariableWaySize
  - *313
  - 10
  - 1
  - _init
  - Xtensa::Processor::Cache::Config,:copy,$_ramBase,$_ramSize,$_waySize,$_sizebits,$_sizerest,$_created_fake_mem
  - _created_fake_mem: &320
    - 9
    - $
    _frozen: *314
    _legal_wayCounts: *315
    _ramBase: &321
    - 4
    - $
    _ramSize: &322
    - 5
    - $
    _sizebits: &323
    - 7
    - $
    _sizerest: &324
    - 8
    - $
    _wayCount: *316
    _waySize: &325
    - 6
    - $
    cache: *317
  - Xtensa::Processor::Cache::Config::VariableWaySize
  Xtensa::Processor::Cache::Config::VariableWaySize::CairoL1V:
  - Xtensa::Processor::Cache::Config::VariableWaySize::CairoL1V
  - *319
  - 11
  - 1
  - _init
  - Xtensa::Processor::Cache::Config::VariableWaySize,:copy,$_memctl_sizebits
  - _created_fake_mem: *320
    _frozen: *314
    _legal_wayCounts: *315
    _memctl_sizebits:
    - 10
    - $
    _ramBase: *321
    _ramSize: *322
    _sizebits: *323
    _sizerest: *324
    _wayCount: *316
    _waySize: *325
    cache: *317
  - Xtensa::Processor::Cache::Config::VariableWaySize::CairoL1V
  Xtensa::Processor::Cache::Config::VariableWaySize::L2:
  - Xtensa::Processor::Cache::Config::VariableWaySize::L2
  - *319
  - 11
  - 1
  - _init
  - Xtensa::Processor::Cache::Config::VariableWaySize,:copy,$_cache_sizebits
  - _cache_sizebits:
    - 10
    - $
    _created_fake_mem: *320
    _frozen: *314
    _legal_wayCounts: *315
    _ramBase: *321
    _ramSize: *322
    _sizebits: *323
    _sizerest: *324
    _wayCount: *316
    _waySize: *325
    cache: *317
  - Xtensa::Processor::Cache::Config::VariableWaySize::L2
  Xtensa::Processor::CacheAttribute:
  - Xtensa::Processor::CacheAttribute
  - *1
  - 26
  - 1
  - _init
  - Xtensa::SystemComponent,%amBitsMap,%fetchAccessModes,%loadAccessModes,%storeAccessModes,%pifAttrBits,%pifAttrValids,@fetchAttrRawMap,@loadAttrRawMap,@storeAttrRawMap,$id,@fetchAttrMap,@loadAttrMap,@storeAttrMap,@pifAttrMap
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    amBitsMap:
    - 12
    - '%'
    fetchAccessModes:
    - 13
    - '%'
    fetchAttrMap:
    - 22
    - '@'
    fetchAttrRawMap:
    - 18
    - '@'
    id:
    - 21
    - $
    loadAccessModes:
    - 14
    - '%'
    loadAttrMap:
    - 23
    - '@'
    loadAttrRawMap:
    - 19
    - '@'
    moduleName: *10
    parent: *11
    pifAttrBits:
    - 16
    - '%'
    pifAttrMap:
    - 25
    - '@'
    pifAttrValids:
    - 17
    - '%'
    properties: *12
    storeAccessModes:
    - 15
    - '%'
    storeAttrMap:
    - 24
    - '@'
    storeAttrRawMap:
    - 20
    - '@'
    typeName: *13
  - Xtensa::Processor::CacheAttribute
  Xtensa::Processor::CacheHW: &326
  - Xtensa::Processor::CacheHW
  - *274
  - 53
  - 1
  - _init
  - Xtensa::Processor::Cache,$tagRamWidth,$dataAddrWidth,$tagAddrWidth
  - __typeHierarchy: *2
    _componentsDB: *3
    _dvConfig: *275
    _index: *4
    _instName: *5
    _instances: *276
    _interfaces: *6
    _subcompsConnections: *7
    _tag: *277
    accessWidth: *278
    altName: *8
    assoc: *279
    banks: *280
    busy: *281
    coherence: *282
    dataAddrWidth: &327
    - 51
    - $
    dataIntfc: *283
    dataWayIntfc: *284
    dynamicWayDisable: *285
    error: *286
    errorWidth: *287
    global: *288
    id: *9
    indexLock: *289
    indexType: *290
    initDataPattern: *291
    initTagPattern: *292
    isWriteBack: *293
    latency: *294
    lineSize: *295
    linesPerTag: *296
    maxMissCount: *297
    missStart: *298
    moduleName: *10
    numBytes: *299
    parent: *11
    physicalSlices: *300
    pipetype: *301
    properties: *12
    resetTCMBasePAddr: *302
    size: *303
    splitsIntoRAM: *304
    tagAddrWidth: &328
    - 52
    - $
    tagIntfc: *305
    tagRamWidth: &329
    - 50
    - $
    tagType: *306
    tagWayIntfc: *307
    testInstr: *308
    tlb: *309
    totalSize: *310
    type: *311
    typeName: *13
    wayLock: *312
  - Xtensa::Processor::CacheHW
  Xtensa::Processor::Core:
  - Xtensa::Processor::Core
  - *1
  - 100
  - 1
  - _init
  - Xtensa::SystemComponent,$pr,$dataWidth,$pifOutReqIdBits,$byteEnableWidth,$layout_statements,$memoryOrder,$addressWidth,$exceptionArch,$newExceptionArch,$externalExceptionArch,$haltArch,$exceptions,$exceptionDetails,$impreciseExceptions,$pageableStack,$pageableStackLimit,$kernelStackLimit,$interruptStackLimit,$Loops,$L0IBuffer,$L0IBufferSize,$maxInstructionSize,$wideInstHoldingBuffer,$tieUnrestrictedInstrWidths,$Synchronization,$ConditionalStore,$masterExclusiveAccess,$slaveExclusiveAccess,$numExternalExclusiveMasters,$earlyRestart,$virtualAddressWidth,$physicalAddressWidth,$pifReadDataBits,$pifWriteDataBits,$pifWriteResponse,$pifInboundWriteResponse,$dataUsePIF,$instUsePIF,$pifInReqRouteIdBits,$pifCriticalWordFirst,$pifArbitraryByteEnables,$numMaxPifWriteRequests,$writeBufferBypassAddrBits,$pifTracePort,$pifDataTracePort,$TIETracePort,$usePerformanceCounter,$usePerformanceCounterER,$perfCounterCount,$numOfMiscRegs,$threadptr,$tieUseStoreByteDisable,$tieUseWideStore,$ifetchLatency,$pipeAStage,$pipeBStage,$pipeEStage,$pipeMStage,$pipeWStage,$pipeDStage,$numContexts,@contextStateList,$BranchPredictedTaken,$DEPBITS,$L32R,$ExtL32R,$Const16replacesMac16,$Abs,$Addx,$Call4and12,$InterruptDistributor,$MPRunStall,$ExportCoreStatesToUserTIE,$SWExtL32R,$SW_ABI,$SW_CLibrary,$SW_UseFloatingPoint,$SW_FloatingPointABI,@SW_Erratum_Fix,$SW_Const32,$SW_memmap_cacheattr_reset,$Const16,$instructionWidth,$WideInstr,$pifReadDataBytes,$pifWriteDataBytes,$instfetchsize,$numExclusiveMonitors
  - Abs:
    - 79
    - $
    Addx:
    - 80
    - $
    BranchPredictedTaken:
    - 74
    - $
    Call4and12:
    - 81
    - $
    ConditionalStore:
    - 37
    - $
    Const16:
    - 93
    - $
    Const16replacesMac16:
    - 78
    - $
    DEPBITS:
    - 75
    - $
    ExportCoreStatesToUserTIE:
    - 84
    - $
    ExtL32R:
    - 77
    - $
    InterruptDistributor:
    - 82
    - $
    L0IBuffer:
    - 31
    - $
    L0IBufferSize:
    - 32
    - $
    L32R:
    - 76
    - $
    Loops:
    - 30
    - $
    MPRunStall:
    - 83
    - $
    SWExtL32R:
    - 85
    - $
    SW_ABI:
    - 86
    - $
    SW_CLibrary:
    - 87
    - $
    SW_Const32:
    - 91
    - $
    SW_Erratum_Fix:
    - 90
    - '@'
    SW_FloatingPointABI:
    - 89
    - $
    SW_UseFloatingPoint:
    - 88
    - $
    SW_memmap_cacheattr_reset:
    - 92
    - $
    Synchronization:
    - 36
    - $
    TIETracePort:
    - 57
    - $
    WideInstr:
    - 95
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    addressWidth:
    - 18
    - $
    altName: *8
    byteEnableWidth:
    - 15
    - $
    contextStateList:
    - 73
    - '@'
    dataUsePIF:
    - 48
    - $
    dataWidth:
    - 13
    - $
    earlyRestart:
    - 41
    - $
    exceptionArch:
    - 19
    - $
    exceptionDetails:
    - 24
    - $
    exceptions:
    - 23
    - $
    externalExceptionArch:
    - 21
    - $
    haltArch:
    - 22
    - $
    id: *9
    ifetchLatency:
    - 65
    - $
    impreciseExceptions:
    - 25
    - $
    instUsePIF:
    - 49
    - $
    instfetchsize:
    - 98
    - $
    instructionWidth:
    - 94
    - $
    interruptStackLimit:
    - 29
    - $
    kernelStackLimit:
    - 28
    - $
    layout_statements:
    - 16
    - $
    masterExclusiveAccess:
    - 38
    - $
    maxInstructionSize:
    - 33
    - $
    memoryOrder:
    - 17
    - $
    moduleName: *10
    newExceptionArch:
    - 20
    - $
    numContexts:
    - 72
    - $
    numExclusiveMonitors:
    - 99
    - $
    numExternalExclusiveMasters:
    - 40
    - $
    numMaxPifWriteRequests:
    - 53
    - $
    numOfMiscRegs:
    - 61
    - $
    pageableStack:
    - 26
    - $
    pageableStackLimit:
    - 27
    - $
    parent: *11
    perfCounterCount:
    - 60
    - $
    physicalAddressWidth:
    - 43
    - $
    pifArbitraryByteEnables:
    - 52
    - $
    pifCriticalWordFirst:
    - 51
    - $
    pifDataTracePort:
    - 56
    - $
    pifInReqRouteIdBits:
    - 50
    - $
    pifInboundWriteResponse:
    - 47
    - $
    pifOutReqIdBits:
    - 14
    - $
    pifReadDataBits:
    - 44
    - $
    pifReadDataBytes:
    - 96
    - $
    pifTracePort:
    - 55
    - $
    pifWriteDataBits:
    - 45
    - $
    pifWriteDataBytes:
    - 97
    - $
    pifWriteResponse:
    - 46
    - $
    pipeAStage:
    - 66
    - $
    pipeBStage:
    - 67
    - $
    pipeDStage:
    - 71
    - $
    pipeEStage:
    - 68
    - $
    pipeMStage:
    - 69
    - $
    pipeWStage:
    - 70
    - $
    pr:
    - 12
    - $
    properties: *12
    slaveExclusiveAccess:
    - 39
    - $
    threadptr:
    - 62
    - $
    tieUnrestrictedInstrWidths:
    - 35
    - $
    tieUseStoreByteDisable:
    - 63
    - $
    tieUseWideStore:
    - 64
    - $
    typeName: *13
    usePerformanceCounter:
    - 58
    - $
    usePerformanceCounterER:
    - 59
    - $
    virtualAddressWidth:
    - 42
    - $
    wideInstHoldingBuffer:
    - 34
    - $
    writeBufferBypassAddrBits:
    - 54
    - $
  - Xtensa::Processor::Core
  Xtensa::Processor::CoreConnect:
  - Xtensa::Processor::CoreConnect
  - *1
  - 34
  - 1
  - _init
  - Xtensa::SystemComponent,$numOfDedicatedIntPins,$numOfDemuxPRTAREntry,$numOfDemuxPRTAWEntry,$numOfDemuxIORARstm,$numOfDemuxIORAWstm,$numOfDemuxDECERRARstm,$numOfDemuxDECERRAWstm,$numOfDemuxGntAWdepth,$reorderBuffer,$inboundInterconnect,$outboundInterconnect,$idmaboundInterconnect,$inboundInterconnectAddrMapEntries,$apbAccessIsSynchronous,$numOfCores,$numOfBroadcastIntPins,$numOfSystemInterfaces,$setsOfIntercoreInterrupts,$dvCovSmallBufs,$l2cc,$inboundInterconnectAddrMap,@sysInterfaces
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    apbAccessIsSynchronous:
    - 25
    - $
    dvCovSmallBufs:
    - 30
    - $
    id: *9
    idmaboundInterconnect:
    - 23
    - $
    inboundInterconnect:
    - 21
    - $
    inboundInterconnectAddrMap:
    - 32
    - $
    inboundInterconnectAddrMapEntries:
    - 24
    - $
    l2cc:
    - 31
    - $
    moduleName: *10
    numOfBroadcastIntPins:
    - 27
    - $
    numOfCores:
    - 26
    - $
    numOfDedicatedIntPins:
    - 12
    - $
    numOfDemuxDECERRARstm:
    - 17
    - $
    numOfDemuxDECERRAWstm:
    - 18
    - $
    numOfDemuxGntAWdepth:
    - 19
    - $
    numOfDemuxIORARstm:
    - 15
    - $
    numOfDemuxIORAWstm:
    - 16
    - $
    numOfDemuxPRTAREntry:
    - 13
    - $
    numOfDemuxPRTAWEntry:
    - 14
    - $
    numOfSystemInterfaces:
    - 28
    - $
    outboundInterconnect:
    - 22
    - $
    parent: *11
    properties: *12
    reorderBuffer:
    - 20
    - $
    setsOfIntercoreInterrupts:
    - 29
    - $
    sysInterfaces:
    - 33
    - '@'
    typeName: *13
  - Xtensa::Processor::CoreConnect
  Xtensa::Processor::DCPortsQueues:
  - Xtensa::Processor::DCPortsQueues
  - &330
    - Xtensa::Processor::TIE
    - &331
      - Xtensa::Processor::TIECoprocessor
      - *1
      - 18
      - 1
      - _init
      - Xtensa::SystemComponent,$name,@_states,@regfiles,@tieports,@order,$_isa
      - __typeHierarchy: *2
        _componentsDB: *3
        _index: *4
        _instName: *5
        _interfaces: *6
        _isa: &332
        - 17
        - $
        _states: &333
        - 13
        - '@'
        _subcompsConnections: *7
        altName: *8
        id: *9
        moduleName: *10
        name: &334
        - 12
        - $
        order: &335
        - 16
        - '@'
        parent: *11
        properties: *12
        regfiles: &336
        - 14
        - '@'
        tieports: &337
        - 15
        - '@'
        typeName: *13
      - Xtensa::Processor::TIECoprocessor
    - 25
    - 1
    - _init
    - Xtensa::Processor::TIECoprocessor,@coprocessors,$sourceFile,$internal,$rename_tie,$renamerFile,$renameMapFile,$_implements
    - __typeHierarchy: *2
      _componentsDB: *3
      _implements: &338
      - 24
      - $
      _index: *4
      _instName: *5
      _interfaces: *6
      _isa: *332
      _states: *333
      _subcompsConnections: *7
      altName: *8
      coprocessors: &339
      - 18
      - '@'
      id: *9
      internal: &340
      - 20
      - $
      moduleName: *10
      name: *334
      order: *335
      parent: *11
      properties: *12
      regfiles: *336
      renameMapFile: &341
      - 23
      - $
      rename_tie: &342
      - 21
      - $
      renamerFile: &343
      - 22
      - $
      sourceFile: &344
      - 19
      - $
      tieports: *337
      typeName: *13
    - Xtensa::Processor::TIE
  - 27
  - 1
  - _init
  - Xtensa::Processor::TIE,$ports,$queues
  - __typeHierarchy: *2
    _componentsDB: *3
    _implements: *338
    _index: *4
    _instName: *5
    _interfaces: *6
    _isa: *332
    _states: *333
    _subcompsConnections: *7
    altName: *8
    coprocessors: *339
    id: *9
    internal: *340
    moduleName: *10
    name: *334
    order: *335
    parent: *11
    ports:
    - 25
    - $
    properties: *12
    queues:
    - 26
    - $
    regfiles: *336
    renameMapFile: *341
    rename_tie: *342
    renamerFile: *343
    sourceFile: *344
    tieports: *337
    typeName: *13
  - Xtensa::Processor::DCPortsQueues
  Xtensa::Processor::DataCache:
  - Xtensa::Processor::DataCache
  - *326
  - 56
  - 1
  - _init
  - Xtensa::Processor::CacheHW,$addrLatency,@dataBanks,@tagBanks
  - __typeHierarchy: *2
    _componentsDB: *3
    _dvConfig: *275
    _index: *4
    _instName: *5
    _instances: *276
    _interfaces: *6
    _subcompsConnections: *7
    _tag: *277
    accessWidth: *278
    addrLatency:
    - 53
    - $
    altName: *8
    assoc: *279
    banks: *280
    busy: *281
    coherence: *282
    dataAddrWidth: *327
    dataBanks:
    - 54
    - '@'
    dataIntfc: *283
    dataWayIntfc: *284
    dynamicWayDisable: *285
    error: *286
    errorWidth: *287
    global: *288
    id: *9
    indexLock: *289
    indexType: *290
    initDataPattern: *291
    initTagPattern: *292
    isWriteBack: *293
    latency: *294
    lineSize: *295
    linesPerTag: *296
    maxMissCount: *297
    missStart: *298
    moduleName: *10
    numBytes: *299
    parent: *11
    physicalSlices: *300
    pipetype: *301
    properties: *12
    resetTCMBasePAddr: *302
    size: *303
    splitsIntoRAM: *304
    tagAddrWidth: *328
    tagBanks:
    - 55
    - '@'
    tagIntfc: *305
    tagRamWidth: *329
    tagType: *306
    tagWayIntfc: *307
    testInstr: *308
    tlb: *309
    totalSize: *310
    type: *311
    typeName: *13
    wayLock: *312
  - Xtensa::Processor::DataCache
  Xtensa::Processor::Debug:
  - Xtensa::Processor::Debug
  - *1
  - 15
  - 1
  - _init
  - Xtensa::SystemComponent,$ivaTrapCount,$dvaTrapCount,$interruptLevel
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    dvaTrapCount:
    - 13
    - $
    id: *9
    interruptLevel:
    - 14
    - $
    ivaTrapCount:
    - 12
    - $
    moduleName: *10
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::Processor::Debug
  Xtensa::Processor::ExceptionCause:
  - Xtensa::Processor::ExceptionCause
  - ~
  - 6
  - 7
  - new
  - ',:newarg,$name,$cause,$xea3_cause,$xea3_type,$xea3_subtype,$xea3_lsfo'
  - cause:
    - 1
    - $
    name:
    - 0
    - $
    xea3_cause:
    - 2
    - $
    xea3_lsfo:
    - 5
    - $
    xea3_subtype:
    - 4
    - $
    xea3_type:
    - 3
    - $
  - Xtensa::Processor::ExceptionCause
  Xtensa::Processor::ExternalReg:
  - Xtensa::Processor::ExternalReg
  - ~
  - 6
  - 1
  - _init
  - ',$configured,$name,$eriSuperAddress,$eriUserAddress,$apbAddress,$nexusAddress'
  - apbAddress:
    - 4
    - $
    configured:
    - 0
    - $
    eriSuperAddress:
    - 2
    - $
    eriUserAddress:
    - 3
    - $
    name:
    - 1
    - $
    nexusAddress:
    - 5
    - $
  - Xtensa::Processor::ExternalReg
  Xtensa::Processor::FPU:
  - Xtensa::Processor::FPU
  - *330
  - 35
  - 1
  - _init
  - Xtensa::Processor::TIE,$div,$sqrt,$recip,$rsqrt,$spec,$fsr,$isDivAvailable,$isRecipAvailable,$isSqrtAvailable,$isRSqrtAvailable
  - __typeHierarchy: *2
    _componentsDB: *3
    _implements: *338
    _index: *4
    _instName: *5
    _interfaces: *6
    _isa: *332
    _states: *333
    _subcompsConnections: *7
    altName: *8
    coprocessors: *339
    div:
    - 25
    - $
    fsr:
    - 30
    - $
    id: *9
    internal: *340
    isDivAvailable:
    - 31
    - $
    isRSqrtAvailable:
    - 34
    - $
    isRecipAvailable:
    - 32
    - $
    isSqrtAvailable:
    - 33
    - $
    moduleName: *10
    name: *334
    order: *335
    parent: *11
    properties: *12
    recip:
    - 27
    - $
    regfiles: *336
    renameMapFile: *341
    rename_tie: *342
    renamerFile: *343
    rsqrt:
    - 28
    - $
    sourceFile: *344
    spec:
    - 29
    - $
    sqrt:
    - 26
    - $
    tieports: *337
    typeName: *13
  - Xtensa::Processor::FPU
  Xtensa::Processor::HiFi4:
  - Xtensa::Processor::HiFi4
  - *330
  - 27
  - 1
  - _init
  - Xtensa::Processor::TIE,$partialRegfileBypass,$fp
  - __typeHierarchy: *2
    _componentsDB: *3
    _implements: *338
    _index: *4
    _instName: *5
    _interfaces: *6
    _isa: *332
    _states: *333
    _subcompsConnections: *7
    altName: *8
    coprocessors: *339
    fp:
    - 26
    - $
    id: *9
    internal: *340
    moduleName: *10
    name: *334
    order: *335
    parent: *11
    partialRegfileBypass:
    - 25
    - $
    properties: *12
    regfiles: *336
    renameMapFile: *341
    rename_tie: *342
    renamerFile: *343
    sourceFile: *344
    tieports: *337
    typeName: *13
  - Xtensa::Processor::HiFi4
  Xtensa::Processor::IDMA:
  - Xtensa::Processor::IDMA
  - *1
  - 21
  - 1
  - _init
  - Xtensa::SystemComponent,$transpose,$bufferDepth,$outstandingRows,$reorderBuffer,$reorderBufOutstandingReq,$reorderBufNumRamPorts,$AXIDataBits,$maxOutstandingReq,$numChannels
  - AXIDataBits:
    - 18
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    bufferDepth:
    - 13
    - $
    id: *9
    maxOutstandingReq:
    - 19
    - $
    moduleName: *10
    numChannels:
    - 20
    - $
    outstandingRows:
    - 14
    - $
    parent: *11
    properties: *12
    reorderBufNumRamPorts:
    - 17
    - $
    reorderBufOutstandingReq:
    - 16
    - $
    reorderBuffer:
    - 15
    - $
    transpose:
    - 12
    - $
    typeName: *13
  - Xtensa::Processor::IDMA
  Xtensa::Processor::IMMU: &345
  - Xtensa::Processor::IMMU
  - *1
  - 19
  - 1
  - _init
  - Xtensa::SystemComponent,$pr,$memory_type_mgr,$numOfMPUbgMapEntries,$numOfMPUEntries,$MPUvasLsb,$numOfMTUEntries,@MPUbgMapList
  - MPUbgMapList: &346
    - 18
    - '@'
    MPUvasLsb: &347
    - 16
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    memory_type_mgr: &348
    - 13
    - $
    moduleName: *10
    numOfMPUEntries: &349
    - 15
    - $
    numOfMPUbgMapEntries: &350
    - 14
    - $
    numOfMTUEntries: &351
    - 17
    - $
    parent: *11
    pr: &352
    - 12
    - $
    properties: *12
    typeName: *13
  - Xtensa::Processor::IMMU
  Xtensa::Processor::IMMU::AccessMode:
  - Xtensa::Processor::IMMU::AccessMode
  - ~
  - 2
  - 1
  - _init
  - ',$ar,$mt'
  - ar:
    - 0
    - $
    mt:
    - 1
    - $
  - Xtensa::Processor::IMMU::AccessMode
  Xtensa::Processor::IMMU::AccessRights:
  - Xtensa::Processor::IMMU::AccessRights
  - *228
  - 1
  - 1
  - _init
  - Xtensa::Processor::AccessModeCommon
  - all: *229
  - Xtensa::Processor::IMMU::AccessRights
  Xtensa::Processor::IMMU::CacheAttribute:
  - Xtensa::Processor::IMMU::CacheAttribute
  - ~
  - 2
  - 1
  - _init
  - ',$pr,$old_cacheAttr'
  - old_cacheAttr:
    - 1
    - $
    pr:
    - 0
    - $
  - Xtensa::Processor::IMMU::CacheAttribute
  Xtensa::Processor::IMMU::Lookup:
  - Xtensa::Processor::IMMU::Lookup
  - ~
  - 4
  - 1
  - _init
  - ',$address,$_bgmap,$_fgmap,$remaining_bytes'
  - _bgmap:
    - 1
    - $
    _fgmap:
    - 2
    - $
    address:
    - 0
    - $
    remaining_bytes:
    - 3
    - $
  - Xtensa::Processor::IMMU::Lookup
  Xtensa::Processor::IMMU::MPUEntry:
  - Xtensa::Processor::IMMU::MPUEntry
  - ~
  - 6
  - 1
  - _init
  - ',$index,$address,$sizem1,$valid,$_accessModeObj,$frozen'
  - _accessModeObj:
    - 4
    - $
    address:
    - 1
    - $
    frozen:
    - 5
    - $
    index:
    - 0
    - $
    sizem1:
    - 2
    - $
    valid:
    - 3
    - $
  - Xtensa::Processor::IMMU::MPUEntry
  Xtensa::Processor::IMMU::Map:
  - Xtensa::Processor::IMMU::Map
  - ~
  - 4
  - 1
  - _init
  - ',$immu,@entries,@mpu_entries,$frozen'
  - entries:
    - 1
    - '@'
    frozen:
    - 3
    - $
    immu:
    - 0
    - $
    mpu_entries:
    - 2
    - '@'
  - Xtensa::Processor::IMMU::Map
  Xtensa::Processor::IMMU::MemoryType:
  - Xtensa::Processor::IMMU::MemoryType
  - *272
  - 2
  - 1
  - _init
  - Xtensa::Processor::AccessModeWithManager
  - all: *229
    mgr: *273
  - Xtensa::Processor::IMMU::MemoryType
  Xtensa::Processor::IMMU::MemoryType::Manager:
  - Xtensa::Processor::IMMU::MemoryType::Manager
  - ~
  - 2
  - 1
  - _init
  - ',@singles,$pr'
  - pr:
    - 1
    - $
    singles:
    - 0
    - '@'
  - Xtensa::Processor::IMMU::MemoryType
  Xtensa::Processor::IMMU::MemoryType::Single:
  - Xtensa::Processor::IMMU::MemoryType::Single
  - *230
  - 41
  - 1
  - _init
  - Xtensa::Processor::AccessModeCommon::Single
  - actually_dc_cacheable: *231
    actually_dc_read_allocate: *232
    actually_dc_write_allocate: *233
    actually_dc_writeback: *234
    actually_dc_writethru: *235
    actually_ic_cacheable: *236
    actually_ic_read_allocate: *237
    axi4_arcache0: *238
    axi4_arcache1: *239
    axi4_arcache2: *240
    axi4_arcache3: *241
    axi4_awcache0: *242
    axi4_awcache1: *243
    axi4_awcache2: *244
    axi4_awcache3: *245
    coherent: *246
    defined: *247
    excl_exception_if_cache_disabled: *248
    excl_exception_if_cache_enabled: *249
    excl_lock: *250
    excl_use_cache: *251
    executable: *252
    guarded: *253
    interruptible: *254
    inward_shareable: *255
    l1_isolate: *256
    outward_shareable: *257
    pif_bufferable: *258
    pif_cacheable: *259
    pif_domain0: *260
    pif_domain1: *261
    pif_read_allocate: *262
    pif_write_allocate: *263
    pif_writeback: *264
    readable: *265
    requested_l1_cacheable: *266
    requested_l1_read_allocate: *267
    requested_l1_write_allocate: *268
    requested_l1_writeback: *269
    requested_l1_writethru: *270
    writable: *271
  - Xtensa::Processor::IMMU::MemoryType
  Xtensa::Processor::IMMU::MemoryType::TableRow:
  - Xtensa::Processor::IMMU::MemoryType::TableRow
  - ~
  - 16
  - 1
  - _init
  - ',$encoding,$encoding_regex,$systype,$shr,$processor,$pif_write_allocate,$pif_read_allocate,$pif_writeback,$pif_cacheable,$pif_bufferable,$arcache,$awcache,$pif_domain,$snoop,$exclusive_if_cdis,$exclusive_if_cen'
  - arcache:
    - 10
    - $
    awcache:
    - 11
    - $
    encoding:
    - 0
    - $
    encoding_regex:
    - 1
    - $
    exclusive_if_cdis:
    - 14
    - $
    exclusive_if_cen:
    - 15
    - $
    pif_bufferable:
    - 9
    - $
    pif_cacheable:
    - 8
    - $
    pif_domain:
    - 12
    - $
    pif_read_allocate:
    - 6
    - $
    pif_write_allocate:
    - 5
    - $
    pif_writeback:
    - 7
    - $
    processor:
    - 4
    - $
    shr:
    - 3
    - $
    snoop:
    - 13
    - $
    systype:
    - 2
    - $
  - Xtensa::Processor::IMMU::MemoryType
  Xtensa::Processor::InstCache:
  - Xtensa::Processor::InstCache
  - *326
  - 55
  - 1
  - _init
  - Xtensa::Processor::CacheHW,@dataBanks,@tagBanks
  - __typeHierarchy: *2
    _componentsDB: *3
    _dvConfig: *275
    _index: *4
    _instName: *5
    _instances: *276
    _interfaces: *6
    _subcompsConnections: *7
    _tag: *277
    accessWidth: *278
    altName: *8
    assoc: *279
    banks: *280
    busy: *281
    coherence: *282
    dataAddrWidth: *327
    dataBanks:
    - 53
    - '@'
    dataIntfc: *283
    dataWayIntfc: *284
    dynamicWayDisable: *285
    error: *286
    errorWidth: *287
    global: *288
    id: *9
    indexLock: *289
    indexType: *290
    initDataPattern: *291
    initTagPattern: *292
    isWriteBack: *293
    latency: *294
    lineSize: *295
    linesPerTag: *296
    maxMissCount: *297
    missStart: *298
    moduleName: *10
    numBytes: *299
    parent: *11
    physicalSlices: *300
    pipetype: *301
    properties: *12
    resetTCMBasePAddr: *302
    size: *303
    splitsIntoRAM: *304
    tagAddrWidth: *328
    tagBanks:
    - 54
    - '@'
    tagIntfc: *305
    tagRamWidth: *329
    tagType: *306
    tagWayIntfc: *307
    testInstr: *308
    tlb: *309
    totalSize: *310
    type: *311
    typeName: *13
    wayLock: *312
  - Xtensa::Processor::InstCache
  Xtensa::Processor::Interrupt:
  - Xtensa::Processor::Interrupt
  - *1
  - 16
  - 1
  - _init
  - Xtensa::SystemComponent,$type,$level,$number,$mask
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    level:
    - 13
    - $
    mask:
    - 15
    - $
    moduleName: *10
    number:
    - 14
    - $
    parent: *11
    properties: *12
    type:
    - 12
    - $
    typeName: *13
  - Xtensa::Processor::Interrupt
  Xtensa::Processor::Interrupts:
  - Xtensa::Processor::Interrupts
  - *1
  - 25
  - 1
  - _init
  - Xtensa::SystemComponent,$count,$levelmax,$highLevel,$excmLevel,$swModifiable,$numOfSWInt,$numOfExtInt,$interruptStackEnd,$relocatableISB,$interruptStackBase,$relocatableITB,$interruptTableBase,@interrupt
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    count:
    - 12
    - $
    excmLevel:
    - 15
    - $
    highLevel:
    - 14
    - $
    id: *9
    interrupt:
    - 24
    - '@'
    interruptStackBase:
    - 21
    - $
    interruptStackEnd:
    - 19
    - $
    interruptTableBase:
    - 23
    - $
    levelmax:
    - 13
    - $
    moduleName: *10
    numOfExtInt:
    - 18
    - $
    numOfSWInt:
    - 17
    - $
    parent: *11
    properties: *12
    relocatableISB:
    - 20
    - $
    relocatableITB:
    - 22
    - $
    swModifiable:
    - 16
    - $
    typeName: *13
  - Xtensa::Processor::Interrupts
  Xtensa::Processor::LoadStore:
  - Xtensa::Processor::LoadStore
  - *1
  - 28
  - 1
  - _init
  - Xtensa::SystemComponent,$cache,$memAccessLatency,$cacheAccessWidth,$cacheSize,@rams,@roms,@ports,@interfaces,%connected,$id,$type,$vaddrBits,$paddrBits,$numOfStoreBuffers,$numOfStoreTagBuffers,@lsInterfaces
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    cache:
    - 12
    - $
    cacheAccessWidth:
    - 14
    - $
    cacheSize:
    - 15
    - $
    connected:
    - 20
    - '%'
    id:
    - 21
    - $
    interfaces:
    - 19
    - '@'
    lsInterfaces:
    - 27
    - '@'
    memAccessLatency:
    - 13
    - $
    moduleName: *10
    numOfStoreBuffers:
    - 25
    - $
    numOfStoreTagBuffers:
    - 26
    - $
    paddrBits:
    - 24
    - $
    parent: *11
    ports:
    - 18
    - '@'
    properties: *12
    rams:
    - 16
    - '@'
    roms:
    - 17
    - '@'
    type:
    - 22
    - $
    typeName: *13
    vaddrBits:
    - 23
    - $
  - Xtensa::Processor::LoadStore
  Xtensa::Processor::MMU:
  - Xtensa::Processor::MMU
  - *1
  - 37
  - 1
  - _init
  - Xtensa::SystemComponent,$minPTEPageSize,$maxPTEPageSize,%_pageSizeEncodings,%encodePageSize,$resetRASID,$rasidMask,$isRasidConstant,$_current_tlbmap_state_is_reset,$_current_vector_state_is_reset,%_config_map_state,$access_mode_mgr,%magicInstrOpcodes,$id,$asidBits,$ringCount,@pageSizes,$pteEntrySize,$sizeRestrictionBits,$noMatchAction,$_invalidAsid,$_kernelAsid,$kernelAsid,$invalidAsid,$itlb,$dtlb
  - __typeHierarchy: *2
    _componentsDB: *3
    _config_map_state:
    - 21
    - '%'
    _current_tlbmap_state_is_reset:
    - 19
    - $
    _current_vector_state_is_reset:
    - 20
    - $
    _index: *4
    _instName: *5
    _interfaces: *6
    _invalidAsid:
    - 31
    - $
    _kernelAsid:
    - 32
    - $
    _pageSizeEncodings:
    - 14
    - '%'
    _subcompsConnections: *7
    access_mode_mgr:
    - 22
    - $
    altName: *8
    asidBits:
    - 25
    - $
    dtlb:
    - 36
    - $
    encodePageSize:
    - 15
    - '%'
    id:
    - 24
    - $
    invalidAsid:
    - 34
    - $
    isRasidConstant:
    - 18
    - $
    itlb:
    - 35
    - $
    kernelAsid:
    - 33
    - $
    magicInstrOpcodes:
    - 23
    - '%'
    maxPTEPageSize:
    - 13
    - $
    minPTEPageSize:
    - 12
    - $
    moduleName: *10
    noMatchAction:
    - 30
    - $
    pageSizes:
    - 27
    - '@'
    parent: *11
    properties: *12
    pteEntrySize:
    - 28
    - $
    rasidMask:
    - 17
    - $
    resetRASID:
    - 16
    - $
    ringCount:
    - 26
    - $
    sizeRestrictionBits:
    - 29
    - $
    typeName: *13
  - Xtensa::Processor::MMU
  Xtensa::Processor::MMU::AccessMode:
  - Xtensa::Processor::MMU::AccessMode
  - *272
  - 2
  - 1
  - _init
  - Xtensa::Processor::AccessModeWithManager
  - all: *229
    mgr: *273
  - Xtensa::Processor::MMU::AccessMode
  Xtensa::Processor::MMU::AccessMode::Manager:
  - Xtensa::Processor::MMU::AccessMode::Manager
  - ~
  - 3
  - 1
  - _init
  - ',@singles,$pr,@all_valid'
  - all_valid:
    - 2
    - '@'
    pr:
    - 1
    - $
    singles:
    - 0
    - '@'
  - Xtensa::Processor::MMU::AccessMode
  Xtensa::Processor::MPU_stubs::mpu_ca_4kpg:
  - Xtensa::Processor::MPU_stubs::mpu_ca_4kpg
  - *345
  - 19
  - 1
  - _init
  - Xtensa::Processor::IMMU
  - MPUbgMapList: *346
    MPUvasLsb: *347
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    memory_type_mgr: *348
    moduleName: *10
    numOfMPUEntries: *349
    numOfMPUbgMapEntries: *350
    numOfMTUEntries: *351
    parent: *11
    pr: *352
    properties: *12
    typeName: *13
  - Xtensa::Processor::MPU_stubs::mpu_ca_4kpg
  Xtensa::Processor::MPUbgMap:
  - Xtensa::Processor::MPUbgMap
  - *1
  - 16
  - 1
  - _init
  - Xtensa::SystemComponent,$address,$size,$accessRights,$memoryType
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    accessRights:
    - 14
    - $
    address:
    - 12
    - $
    altName: *8
    id: *9
    memoryType:
    - 15
    - $
    moduleName: *10
    parent: *11
    properties: *12
    size:
    - 13
    - $
    typeName: *13
  - Xtensa::Processor::MPUbgMap
  Xtensa::Processor::MUL32:
  - Xtensa::Processor::MUL32
  - *330
  - 28
  - 1
  - _init
  - Xtensa::Processor::TIE,$mulh,$mul16,$iterativeMul32
  - __typeHierarchy: *2
    _componentsDB: *3
    _implements: *338
    _index: *4
    _instName: *5
    _interfaces: *6
    _isa: *332
    _states: *333
    _subcompsConnections: *7
    altName: *8
    coprocessors: *339
    id: *9
    internal: *340
    iterativeMul32:
    - 27
    - $
    moduleName: *10
    mul16:
    - 26
    - $
    mulh:
    - 25
    - $
    name: *334
    order: *335
    parent: *11
    properties: *12
    regfiles: *336
    renameMapFile: *341
    rename_tie: *342
    renamerFile: *343
    sourceFile: *344
    tieports: *337
    typeName: *13
  - Xtensa::Processor::MUL32
  Xtensa::Processor::MemoryMap:
  - Xtensa::Processor::MemoryMap
  - ~
  - 1
  - 1
  - _init
  - ',@mapping'
  - mapping:
    - 0
    - '@'
  - Xtensa::Processor::MemoryMap
  Xtensa::Processor::MemoryMappedReg:
  - Xtensa::Processor::MemoryMappedReg
  - ~
  - 3
  - 4
  - new
  - ',:newarg,$name,$vaddr,$paddr'
  - name:
    - 0
    - $
    paddr:
    - 2
    - $
    vaddr:
    - 1
    - $
  - Xtensa::Processor::MemoryMappedReg
  Xtensa::Processor::MiscOperations:
  - Xtensa::Processor::MiscOperations
  - *1
  - 18
  - 1
  - _init
  - Xtensa::SystemComponent,$NormShiftAmount,$MinMax,$SignExtend,$Clamps,$CRC,$PopCount
  - CRC:
    - 16
    - $
    Clamps:
    - 15
    - $
    MinMax:
    - 13
    - $
    NormShiftAmount:
    - 12
    - $
    PopCount:
    - 17
    - $
    SignExtend:
    - 14
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    moduleName: *10
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::Processor::MiscOperations
  Xtensa::Processor::OCD:
  - Xtensa::Processor::OCD
  - *1
  - 15
  - 1
  - _init
  - Xtensa::SystemComponent,$DebugExternalInterrupt,$DebugUseDIRArray,$DebugLoadStoreDDR
  - DebugExternalInterrupt:
    - 12
    - $
    DebugLoadStoreDDR:
    - 14
    - $
    DebugUseDIRArray:
    - 13
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    moduleName: *10
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::Processor::OCD
  Xtensa::Processor::Prefetch:
  - Xtensa::Processor::Prefetch
  - *1
  - 20
  - 1
  - _init
  - Xtensa::SystemComponent,$prefetchEntries,$prefetchCastoutCacheLines,$prefetch2L1,$prefetchBlock,$prefetchBlockEntries,$error,$fixPbufRAM,$CMEDowngrades
  - CMEDowngrades:
    - 19
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    error:
    - 17
    - $
    fixPbufRAM:
    - 18
    - $
    id: *9
    moduleName: *10
    parent: *11
    prefetch2L1:
    - 14
    - $
    prefetchBlock:
    - 15
    - $
    prefetchBlockEntries:
    - 16
    - $
    prefetchCastoutCacheLines:
    - 13
    - $
    prefetchEntries:
    - 12
    - $
    properties: *12
    typeName: *13
  - Xtensa::Processor::Prefetch
  Xtensa::Processor::RegisterFile:
  - Xtensa::Processor::RegisterFile
  - *1
  - 14
  - 1
  - _init
  - Xtensa::SystemComponent,$nareg,$windowsConfigured
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    moduleName: *10
    nareg:
    - 12
    - $
    parent: *11
    properties: *12
    typeName: *13
    windowsConfigured:
    - 13
    - $
  - Xtensa::Processor::RegisterFile
  Xtensa::Processor::SpecialReg:
  - Xtensa::Processor::SpecialReg
  - ~
  - 11
  - 1
  - _init
  - ',%fields,$indexed,$index,$name,$number,$privileged,$resetValue,$size,$validMask,$syncInstr,@altNames'
  - altNames:
    - 10
    - '@'
    fields:
    - 0
    - '%'
    index:
    - 2
    - $
    indexed:
    - 1
    - $
    name:
    - 3
    - $
    number:
    - 4
    - $
    privileged:
    - 5
    - $
    resetValue:
    - 6
    - $
    size:
    - 7
    - $
    syncInstr:
    - 9
    - $
    validMask:
    - 8
    - $
  - Xtensa::Processor::SpecialReg
  Xtensa::Processor::TIE: *330
  Xtensa::Processor::TIECoprocessor: *331
  Xtensa::Processor::TLB:
  - Xtensa::Processor::TLB
  - *1
  - 24
  - 1
  - _init
  - Xtensa::SystemComponent,$minPageSize,$maxPageSize,$vaddrMask,$paddrMask,$wayCountMask,@associativities,$id,$type,$wayCount,$vaddrBits,$paddrBits,@ways
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    associativities:
    - 17
    - '@'
    id:
    - 18
    - $
    maxPageSize:
    - 13
    - $
    minPageSize:
    - 12
    - $
    moduleName: *10
    paddrBits:
    - 22
    - $
    paddrMask:
    - 15
    - $
    parent: *11
    properties: *12
    type:
    - 19
    - $
    typeName: *13
    vaddrBits:
    - 21
    - $
    vaddrMask:
    - 14
    - $
    wayCount:
    - 20
    - $
    wayCountMask:
    - 16
    - $
    ways:
    - 23
    - '@'
  - Xtensa::Processor::TLB
  Xtensa::Processor::TLBAssoc:
  - Xtensa::Processor::TLBAssoc
  - *1
  - 38
  - 1
  - _init
  - Xtensa::SystemComponent,$tlb,$minPageSize,$maxPageSize,$minPageMask,%_pageSizeEncodings,%encodePageSize,@storedVpns,@storedPpns,$pageSizeEncodingBits,$id,$numOfEntries,$autoRefill,$sizeRestrictionBits,@pageSizes,@ASIDConstValues,@VPNConstValues,$VPNMsb,$VPNLsb,@PPNConstValues,$PPNMsb,$PPNLsb,@CAConstValues,@ASIDResetValues,@VPNResetValues,@PPNResetValues,@CAResetValues
  - ASIDConstValues:
    - 26
    - '@'
    ASIDResetValues:
    - 34
    - '@'
    CAConstValues:
    - 33
    - '@'
    CAResetValues:
    - 37
    - '@'
    PPNConstValues:
    - 30
    - '@'
    PPNLsb:
    - 32
    - $
    PPNMsb:
    - 31
    - $
    PPNResetValues:
    - 36
    - '@'
    VPNConstValues:
    - 27
    - '@'
    VPNLsb:
    - 29
    - $
    VPNMsb:
    - 28
    - $
    VPNResetValues:
    - 35
    - '@'
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _pageSizeEncodings:
    - 16
    - '%'
    _subcompsConnections: *7
    altName: *8
    autoRefill:
    - 23
    - $
    encodePageSize:
    - 17
    - '%'
    id:
    - 21
    - $
    maxPageSize:
    - 14
    - $
    minPageMask:
    - 15
    - $
    minPageSize:
    - 13
    - $
    moduleName: *10
    numOfEntries:
    - 22
    - $
    pageSizeEncodingBits:
    - 20
    - $
    pageSizes:
    - 25
    - '@'
    parent: *11
    properties: *12
    sizeRestrictionBits:
    - 24
    - $
    storedPpns:
    - 19
    - '@'
    storedVpns:
    - 18
    - '@'
    tlb:
    - 12
    - $
    typeName: *13
  - Xtensa::Processor::TLBAssoc
  Xtensa::Processor::TLBWay:
  - Xtensa::Processor::TLBWay
  - *1
  - 15
  - 1
  - _init
  - Xtensa::SystemComponent,$tlb,$id,$assoc
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    assoc:
    - 14
    - $
    id:
    - 13
    - $
    moduleName: *10
    parent: *11
    properties: *12
    tlb:
    - 12
    - $
    typeName: *13
  - Xtensa::Processor::TLBWay
  Xtensa::Processor::TestOptions:
  - Xtensa::Processor::TestOptions
  - *1
  - 14
  - 1
  - _init
  - Xtensa::SystemComponent,$fullScan,$latchesTransparent
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    fullScan:
    - 12
    - $
    id: *9
    latchesTransparent:
    - 13
    - $
    moduleName: *10
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::Processor::TestOptions
  Xtensa::Processor::Timer:
  - Xtensa::Processor::Timer
  - *1
  - 14
  - 1
  - _init
  - Xtensa::SystemComponent,$interrupt,$number
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    interrupt:
    - 12
    - $
    moduleName: *10
    number:
    - 13
    - $
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::Processor::Timer
  Xtensa::Processor::Timers:
  - Xtensa::Processor::Timers
  - *1
  - 14
  - 1
  - _init
  - Xtensa::SystemComponent,$count,@timer
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    count:
    - 12
    - $
    id: *9
    moduleName: *10
    parent: *11
    properties: *12
    timer:
    - 13
    - '@'
    typeName: *13
  - Xtensa::Processor::Timers
  Xtensa::Processor::Vector:
  - Xtensa::Processor::Vector
  - *1
  - 20
  - 1
  - _init
  - Xtensa::SystemComponent,$name,$baseAddress,$size,$alignment,$level,$hasHandler,$group,$offset
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    alignment:
    - 15
    - $
    altName: *8
    baseAddress:
    - 13
    - $
    group:
    - 18
    - $
    hasHandler:
    - 17
    - $
    id: *9
    level:
    - 16
    - $
    moduleName: *10
    name:
    - 12
    - $
    offset:
    - 19
    - $
    parent: *11
    properties: *12
    size:
    - 14
    - $
    typeName: *13
  - Xtensa::Processor::Vector
  Xtensa::Processor::Vectors:
  - Xtensa::Processor::Vectors
  - *1
  - 27
  - 1
  - _init
  - Xtensa::SystemComponent,$swInitialized,@swvecs,$vecbase_align,$min_offset,$max_offset,$max_size,$total_size,$numOfVectors,$relocatableVectorOption,$relocatableVectorBaseResetVal,$stationaryVectorBase0,$stationaryVectorBase1,$SW_stationaryVectorBaseSelect,$vecBase1FromPins,@vectorList
  - SW_stationaryVectorBaseSelect:
    - 24
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    max_offset:
    - 16
    - $
    max_size:
    - 17
    - $
    min_offset:
    - 15
    - $
    moduleName: *10
    numOfVectors:
    - 19
    - $
    parent: *11
    properties: *12
    relocatableVectorBaseResetVal:
    - 21
    - $
    relocatableVectorOption:
    - 20
    - $
    stationaryVectorBase0:
    - 22
    - $
    stationaryVectorBase1:
    - 23
    - $
    swInitialized:
    - 12
    - $
    swvecs:
    - 13
    - '@'
    total_size:
    - 18
    - $
    typeName: *13
    vecBase1FromPins:
    - 25
    - $
    vecbase_align:
    - 14
    - $
    vectorList:
    - 26
    - '@'
  - Xtensa::Processor::Vectors
  Xtensa::ProcessorModule: &353
  - Xtensa::ProcessorModule
  - *1
  - 42
  - 1
  - _init
  - Xtensa::SystemComponent,$system,$memoryMap,$realMemoryMap,$tie_full_filename,$tie_module_full_filenames,$tie_module_renamers,$tie_module_rename_maps,$tie_module_rename_tie,$dcacheOption,$icacheOption,$numOfUnifiedRams,$numOfDataRams,$numOfDataRoms,$numOfDataPorts,$numOfInstRams,$numOfInstRoms,$l2cc,$coreconnect,$xnne,$xt,$dcache,$icache,$dcacheS,$dcacheV,@unifiedRams,@dataRams,@dataRoms,@dataPorts,@instRams,@instRoms
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    coreconnect: &354
    - 29
    - $
    dataPorts: &355
    - 39
    - '@'
    dataRams: &356
    - 37
    - '@'
    dataRoms: &357
    - 38
    - '@'
    dcache: &358
    - 32
    - $
    dcacheOption: &359
    - 20
    - $
    dcacheS: &360
    - 34
    - $
    dcacheV: &361
    - 35
    - $
    icache: &362
    - 33
    - $
    icacheOption: &363
    - 21
    - $
    id: *9
    instRams: &364
    - 40
    - '@'
    instRoms: &365
    - 41
    - '@'
    l2cc: &366
    - 28
    - $
    memoryMap: &367
    - 13
    - $
    moduleName: *10
    numOfDataPorts: &368
    - 25
    - $
    numOfDataRams: &369
    - 23
    - $
    numOfDataRoms: &370
    - 24
    - $
    numOfInstRams: &371
    - 26
    - $
    numOfInstRoms: &372
    - 27
    - $
    numOfUnifiedRams: &373
    - 22
    - $
    parent: *11
    properties: *12
    realMemoryMap: &374
    - 14
    - $
    system: &375
    - 12
    - $
    tie_full_filename: &376
    - 15
    - $
    tie_module_full_filenames: &377
    - 16
    - $
    tie_module_rename_maps: &378
    - 18
    - $
    tie_module_rename_tie: &379
    - 19
    - $
    tie_module_renamers: &380
    - 17
    - $
    typeName: *13
    unifiedRams: &381
    - 36
    - '@'
    xnne: &382
    - 30
    - $
    xt: &383
    - 31
    - $
  - Xtensa::ProcessorModule
  Xtensa::Region:
  - Xtensa::Region
  - ~
  - 2
  - 1
  - _init
  - ',$base,$size'
  - base:
    - 0
    - $
    size:
    - 1
    - $
  - Xtensa::Region
  Xtensa::Signal:
  - Xtensa::Signal
  - ~
  - 10
  - 1
  - _init
  - ',$name,$interface,$vera_name,$name_at_memory,$index_low,$index_high,$word_index_low,$word_index_high,$dir,$base_cif_name'
  - base_cif_name:
    - 9
    - $
    dir:
    - 8
    - $
    index_high:
    - 5
    - $
    index_low:
    - 4
    - $
    interface:
    - 1
    - $
    name:
    - 0
    - $
    name_at_memory:
    - 3
    - $
    vera_name:
    - 2
    - $
    word_index_high:
    - 7
    - $
    word_index_low:
    - 6
    - $
  - Xtensa::Signal
  Xtensa::SignalValue:
  - Xtensa::SignalValue
  - ~
  - 3
  - 4
  - new
  - ',:newarg,$width,$int,$_desc'
  - _desc:
    - 2
    - $
    int:
    - 1
    - $
    width:
    - 0
    - $
  - Xtensa::SignalValue
  Xtensa::Software::Section:
  - Xtensa::Software::Section
  - ~
  - 3
  - 1
  - _init
  - ',$name,$order,$segment'
  - name:
    - 0
    - $
    order:
    - 1
    - $
    segment:
    - 2
    - $
  - Xtensa::Software::Section
  Xtensa::Software::Segment:
  - Xtensa::Software::Segment
  - ~
  - 8
  - 1
  - _init
  - ',$name,$baseAddress,$size,$stack,$heap,$fixed,$memory,@sections'
  - baseAddress:
    - 1
    - $
    fixed:
    - 5
    - $
    heap:
    - 4
    - $
    memory:
    - 6
    - $
    name:
    - 0
    - $
    sections:
    - 7
    - '@'
    size:
    - 2
    - $
    stack:
    - 3
    - $
  - Xtensa::Software::Segment
  Xtensa::System:
  - Xtensa::System
  - *1
  - 25
  - 1
  - _init
  - Xtensa::SystemComponent,%_processors,$env,$addrLayout,$all_segments,$topComponent,%interfaceTypes,%interfaceInstances,%componentTypes,%componentInstances,%_modulesMap,%_compToModuleMap,$_db,$sari_full_filename
  - __typeHierarchy: *2
    _compToModuleMap:
    - 22
    - '%'
    _componentsDB: *3
    _db:
    - 23
    - $
    _index: *4
    _instName: *5
    _interfaces: *6
    _modulesMap:
    - 21
    - '%'
    _processors:
    - 12
    - '%'
    _subcompsConnections: *7
    addrLayout:
    - 14
    - $
    all_segments:
    - 15
    - $
    altName: *8
    componentInstances:
    - 20
    - '%'
    componentTypes:
    - 19
    - '%'
    env:
    - 13
    - $
    id: *9
    interfaceInstances:
    - 18
    - '%'
    interfaceTypes:
    - 17
    - '%'
    moduleName: *10
    parent: *11
    properties: *12
    sari_full_filename:
    - 24
    - $
    topComponent:
    - 16
    - $
    typeName: *13
  - Xtensa::System
  Xtensa::System::DataPort:
  - Xtensa::System::DataPort
  - &384
    - Xtensa::System::Memory
    - *1
    - 53
    - 1
    - _init
    - Xtensa::SystemComponent,@segments,@_instances,$pipetype,$type,$psize,$basePAddr,$accessWidth,$extraBits,@attributes,$name,$id,$assoc,$banks,$highOrderBanking,$latency,$busy,$dma,$udma,$tieLS,$error,$errorWidth,$rcw,$cbox,$fake,$subbanks,$physicalSlices,$sramWidth,$sramWords,$sramName,$lsAccess,$splitReadWritePort,$attributeWidth,$initPattern,$dynamicBaseAddr,$softwareModel,$size,$addressWidth,$numbytes,$numwords,$vsize,$baseVAddr
    - __typeHierarchy: *2
      _componentsDB: *3
      _index: *4
      _instName: *5
      _instances: &385
      - 13
      - '@'
      _interfaces: *6
      _subcompsConnections: *7
      accessWidth: &386
      - 18
      - $
      addressWidth: &387
      - 48
      - $
      altName: *8
      assoc: &388
      - 23
      - $
      attributeWidth: &389
      - 43
      - $
      attributes: &390
      - 20
      - '@'
      banks: &391
      - 24
      - $
      basePAddr: &392
      - 17
      - $
      baseVAddr: &393
      - 52
      - $
      busy: &394
      - 27
      - $
      cbox: &395
      - 34
      - $
      dma: &396
      - 28
      - $
      dynamicBaseAddr: &397
      - 45
      - $
      error: &398
      - 31
      - $
      errorWidth: &399
      - 32
      - $
      extraBits: &400
      - 19
      - $
      fake: &401
      - 35
      - $
      highOrderBanking: &402
      - 25
      - $
      id: &403
      - 22
      - $
      initPattern: &404
      - 44
      - $
      latency: &405
      - 26
      - $
      lsAccess: &406
      - 41
      - $
      moduleName: *10
      name: &407
      - 21
      - $
      numbytes: &408
      - 49
      - $
      numwords: &409
      - 50
      - $
      parent: *11
      physicalSlices: &410
      - 37
      - $
      pipetype: &411
      - 14
      - $
      properties: *12
      psize: &412
      - 16
      - $
      rcw: &413
      - 33
      - $
      segments: &414
      - 12
      - '@'
      size: &415
      - 47
      - $
      softwareModel: &416
      - 46
      - $
      splitReadWritePort: &417
      - 42
      - $
      sramName: &418
      - 40
      - $
      sramWidth: &419
      - 38
      - $
      sramWords: &420
      - 39
      - $
      subbanks: &421
      - 36
      - $
      tieLS: &422
      - 30
      - $
      type: &423
      - 15
      - $
      typeName: *13
      udma: &424
      - 29
      - $
      vsize: &425
      - 51
      - $
    - Xtensa::System::Memory
  - 57
  - 1
  - _init
  - Xtensa::System::Memory,$destructive,$global,$dataIntfc,$loadIntfc
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _instances: *385
    _interfaces: *6
    _subcompsConnections: *7
    accessWidth: *386
    addressWidth: *387
    altName: *8
    assoc: *388
    attributeWidth: *389
    attributes: *390
    banks: *391
    basePAddr: *392
    baseVAddr: *393
    busy: *394
    cbox: *395
    dataIntfc:
    - 55
    - $
    destructive:
    - 53
    - $
    dma: *396
    dynamicBaseAddr: *397
    error: *398
    errorWidth: *399
    extraBits: *400
    fake: *401
    global:
    - 54
    - $
    highOrderBanking: *402
    id: *403
    initPattern: *404
    latency: *405
    loadIntfc:
    - 56
    - $
    lsAccess: *406
    moduleName: *10
    name: *407
    numbytes: *408
    numwords: *409
    parent: *11
    physicalSlices: *410
    pipetype: *411
    properties: *12
    psize: *412
    rcw: *413
    segments: *414
    size: *415
    softwareModel: *416
    splitReadWritePort: *417
    sramName: *418
    sramWidth: *419
    sramWords: *420
    subbanks: *421
    tieLS: *422
    type: *423
    typeName: *13
    udma: *424
    vsize: *425
  - Xtensa::System::DataPort
  Xtensa::System::DataRam:
  - Xtensa::System::DataRam
  - *384
  - 57
  - 1
  - _init
  - Xtensa::System::Memory,$dram,$global,$dataIntfc,$loadIntfc
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _instances: *385
    _interfaces: *6
    _subcompsConnections: *7
    accessWidth: *386
    addressWidth: *387
    altName: *8
    assoc: *388
    attributeWidth: *389
    attributes: *390
    banks: *391
    basePAddr: *392
    baseVAddr: *393
    busy: *394
    cbox: *395
    dataIntfc:
    - 55
    - $
    dma: *396
    dram:
    - 53
    - $
    dynamicBaseAddr: *397
    error: *398
    errorWidth: *399
    extraBits: *400
    fake: *401
    global:
    - 54
    - $
    highOrderBanking: *402
    id: *403
    initPattern: *404
    latency: *405
    loadIntfc:
    - 56
    - $
    lsAccess: *406
    moduleName: *10
    name: *407
    numbytes: *408
    numwords: *409
    parent: *11
    physicalSlices: *410
    pipetype: *411
    properties: *12
    psize: *412
    rcw: *413
    segments: *414
    size: *415
    softwareModel: *416
    splitReadWritePort: *417
    sramName: *418
    sramWidth: *419
    sramWords: *420
    subbanks: *421
    tieLS: *422
    type: *423
    typeName: *13
    udma: *424
    vsize: *425
  - Xtensa::System::DataRam
  Xtensa::System::DataRom:
  - Xtensa::System::DataRom
  - *384
  - 57
  - 1
  - _init
  - Xtensa::System::Memory,$drom,$global,$dataIntfc,$loadIntfc
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _instances: *385
    _interfaces: *6
    _subcompsConnections: *7
    accessWidth: *386
    addressWidth: *387
    altName: *8
    assoc: *388
    attributeWidth: *389
    attributes: *390
    banks: *391
    basePAddr: *392
    baseVAddr: *393
    busy: *394
    cbox: *395
    dataIntfc:
    - 55
    - $
    dma: *396
    drom:
    - 53
    - $
    dynamicBaseAddr: *397
    error: *398
    errorWidth: *399
    extraBits: *400
    fake: *401
    global:
    - 54
    - $
    highOrderBanking: *402
    id: *403
    initPattern: *404
    latency: *405
    loadIntfc:
    - 56
    - $
    lsAccess: *406
    moduleName: *10
    name: *407
    numbytes: *408
    numwords: *409
    parent: *11
    physicalSlices: *410
    pipetype: *411
    properties: *12
    psize: *412
    rcw: *413
    segments: *414
    size: *415
    softwareModel: *416
    splitReadWritePort: *417
    sramName: *418
    sramWidth: *419
    sramWords: *420
    subbanks: *421
    tieLS: *422
    type: *423
    typeName: *13
    udma: *424
    vsize: *425
  - Xtensa::System::DataRom
  Xtensa::System::FPGABoard:
  - Xtensa::System::FPGABoard
  - *1
  - 16
  - 1
  - _init
  - Xtensa::SystemComponent,$ioCachedPAddr,$ioCachedBytes,$ioNonCachedPAddr,$ioNonCachedBytes
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    ioCachedBytes:
    - 13
    - $
    ioCachedPAddr:
    - 12
    - $
    ioNonCachedBytes:
    - 15
    - $
    ioNonCachedPAddr:
    - 14
    - $
    moduleName: *10
    parent: *11
    properties: *12
    typeName: *13
  - Xtensa::System::FPGABoard
  Xtensa::System::InstRam:
  - Xtensa::System::InstRam
  - *384
  - 58
  - 1
  - _init
  - Xtensa::System::Memory,$iram,$global,$dataIntfc,$loadIntfc,$busyIntfc
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _instances: *385
    _interfaces: *6
    _subcompsConnections: *7
    accessWidth: *386
    addressWidth: *387
    altName: *8
    assoc: *388
    attributeWidth: *389
    attributes: *390
    banks: *391
    basePAddr: *392
    baseVAddr: *393
    busy: *394
    busyIntfc:
    - 57
    - $
    cbox: *395
    dataIntfc:
    - 55
    - $
    dma: *396
    dynamicBaseAddr: *397
    error: *398
    errorWidth: *399
    extraBits: *400
    fake: *401
    global:
    - 54
    - $
    highOrderBanking: *402
    id: *403
    initPattern: *404
    iram:
    - 53
    - $
    latency: *405
    loadIntfc:
    - 56
    - $
    lsAccess: *406
    moduleName: *10
    name: *407
    numbytes: *408
    numwords: *409
    parent: *11
    physicalSlices: *410
    pipetype: *411
    properties: *12
    psize: *412
    rcw: *413
    segments: *414
    size: *415
    softwareModel: *416
    splitReadWritePort: *417
    sramName: *418
    sramWidth: *419
    sramWords: *420
    subbanks: *421
    tieLS: *422
    type: *423
    typeName: *13
    udma: *424
    vsize: *425
  - Xtensa::System::InstRam
  Xtensa::System::InstRom:
  - Xtensa::System::InstRom
  - *384
  - 58
  - 1
  - _init
  - Xtensa::System::Memory,$irom,$global,$dataIntfc,$loadIntfc,$busyIntfc
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _instances: *385
    _interfaces: *6
    _subcompsConnections: *7
    accessWidth: *386
    addressWidth: *387
    altName: *8
    assoc: *388
    attributeWidth: *389
    attributes: *390
    banks: *391
    basePAddr: *392
    baseVAddr: *393
    busy: *394
    busyIntfc:
    - 57
    - $
    cbox: *395
    dataIntfc:
    - 55
    - $
    dma: *396
    dynamicBaseAddr: *397
    error: *398
    errorWidth: *399
    extraBits: *400
    fake: *401
    global:
    - 54
    - $
    highOrderBanking: *402
    id: *403
    initPattern: *404
    irom:
    - 53
    - $
    latency: *405
    loadIntfc:
    - 56
    - $
    lsAccess: *406
    moduleName: *10
    name: *407
    numbytes: *408
    numwords: *409
    parent: *11
    physicalSlices: *410
    pipetype: *411
    properties: *12
    psize: *412
    rcw: *413
    segments: *414
    size: *415
    softwareModel: *416
    splitReadWritePort: *417
    sramName: *418
    sramWidth: *419
    sramWords: *420
    subbanks: *421
    tieLS: *422
    type: *423
    typeName: *13
    udma: *424
    vsize: *425
  - Xtensa::System::InstRom
  Xtensa::System::Memory: *384
  Xtensa::System::Memory::Array:
  - Xtensa::System::Memory::Array
  - ~
  - 6
  - 1
  - _init
  - ',$instance,$way,$bank,$subbank,$precbox,@interfaces'
  - bank:
    - 2
    - $
    instance:
    - 0
    - $
    interfaces:
    - 5
    - '@'
    precbox:
    - 4
    - $
    subbank:
    - 3
    - $
    way:
    - 1
    - $
  - Xtensa::System::Memory::Array
  Xtensa::System::Memory::Instance:
  - Xtensa::System::Memory::Instance
  - ~
  - 3
  - 1
  - _init
  - ',$signal_suffix,$mem,%_arrays'
  - _arrays:
    - 2
    - '%'
    mem:
    - 1
    - $
    signal_suffix:
    - 0
    - $
  - Xtensa::System::Memory::Instance
  Xtensa::System::Memory::Interface:
  - Xtensa::System::Memory::Interface
  - ~
  - 3
  - 1
  - _init
  - ',$array,$lsunit,$split'
  - array:
    - 0
    - $
    lsunit:
    - 1
    - $
    split:
    - 2
    - $
  - Xtensa::System::Memory::Interface
  Xtensa::System::Module: &426
  - Xtensa::System::Module
  - *1
  - 21
  - 1
  - _init
  - Xtensa::SystemComponent,$type,$name,$size,$baseVAddr,$basePAddr,$accessWidth,$cmodel,$psize,$vsize
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    accessWidth: &427
    - 17
    - $
    altName: *8
    basePAddr: &428
    - 16
    - $
    baseVAddr: &429
    - 15
    - $
    cmodel: &430
    - 18
    - $
    id: *9
    moduleName: *10
    name: &431
    - 13
    - $
    parent: *11
    properties: *12
    psize: &432
    - 19
    - $
    size: &433
    - 14
    - $
    type: &434
    - 12
    - $
    typeName: *13
    vsize: &435
    - 20
    - $
  - Xtensa::System::Module
  Xtensa::System::Uart:
  - Xtensa::System::Uart
  - *426
  - 21
  - 1
  - _init
  - Xtensa::System::Module
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    accessWidth: *427
    altName: *8
    basePAddr: *428
    baseVAddr: *429
    cmodel: *430
    id: *9
    moduleName: *10
    name: *431
    parent: *11
    properties: *12
    psize: *432
    size: *433
    type: *434
    typeName: *13
    vsize: *435
  - Xtensa::System::Uart
  Xtensa::System::UnifiedRam:
  - Xtensa::System::UnifiedRam
  - *384
  - 57
  - 1
  - _init
  - Xtensa::System::Memory,$uram,$global,$dataIntfc,$loadIntfc
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _instances: *385
    _interfaces: *6
    _subcompsConnections: *7
    accessWidth: *386
    addressWidth: *387
    altName: *8
    assoc: *388
    attributeWidth: *389
    attributes: *390
    banks: *391
    basePAddr: *392
    baseVAddr: *393
    busy: *394
    cbox: *395
    dataIntfc:
    - 55
    - $
    dma: *396
    dynamicBaseAddr: *397
    error: *398
    errorWidth: *399
    extraBits: *400
    fake: *401
    global:
    - 54
    - $
    highOrderBanking: *402
    id: *403
    initPattern: *404
    latency: *405
    loadIntfc:
    - 56
    - $
    lsAccess: *406
    moduleName: *10
    name: *407
    numbytes: *408
    numwords: *409
    parent: *11
    physicalSlices: *410
    pipetype: *411
    properties: *12
    psize: *412
    rcw: *413
    segments: *414
    size: *415
    softwareModel: *416
    splitReadWritePort: *417
    sramName: *418
    sramWidth: *419
    sramWords: *420
    subbanks: *421
    tieLS: *422
    type: *423
    typeName: *13
    udma: *424
    uram:
    - 53
    - $
    vsize: *425
  - Xtensa::System::UnifiedRam
  Xtensa::System::Xtbench: &436
  - Xtensa::System::Xtbench
  - *1
  - 20
  - 1
  - _init
  - Xtensa::SystemComponent,$sysRomCount,$sysRamCount,$uartAccessWidth,$SysIONonCachedPAddr,$pr,@sysrom,@sysram,$Uart
  - SysIONonCachedPAddr: &437
    - 15
    - $
    Uart: &438
    - 19
    - $
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    moduleName: *10
    parent: *11
    pr: &439
    - 16
    - $
    properties: *12
    sysRamCount: &440
    - 13
    - $
    sysRomCount: &441
    - 12
    - $
    sysram: &442
    - 18
    - '@'
    sysrom: &443
    - 17
    - '@'
    typeName: *13
    uartAccessWidth: &444
    - 14
    - $
  - Xtensa::System::Xtbench
  Xtensa::SystemComponent: *1
  Xtensa::TargetISA::Field:
  - Xtensa::TargetISA::Field
  - ~
  - 4
  - 1
  - _init
  - ',:copy,$name,@bitmap,@bitfields,%valueName'
  - bitfields:
    - 2
    - '@'
    bitmap:
    - 1
    - '@'
    name:
    - 0
    - $
    valueName:
    - 3
    - '%'
  - Xtensa::TargetISA::Field
  Xtensa::Version:
  - Xtensa::Version
  - ~
  - 5
  - 1
  - _init
  - ',$version_tags_ref,$release_tags_ref,%current_versions,$current_release,$current_sw_version'
  - current_release:
    - 3
    - $
    current_sw_version:
    - 4
    - $
    current_versions:
    - 2
    - '%'
    release_tags_ref:
    - 1
    - $
    version_tags_ref:
    - 0
    - $
  - Xtensa::Version
  hifi4_MockingBird_PROD_Environment:
  - hifi4_MockingBird_PROD_Environment
  - *30
  - 18
  - 1
  - _init
  - Xtensa::Environment
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    build: *31
    cadTools: *32
    fpga: *33
    id: *9
    implementation: *34
    moduleName: *10
    parent: *11
    properties: *12
    testbench: *35
    typeName: *13
    verification: *36
  - ~
  hifi4_MockingBird_PROD_XT:
  - hifi4_MockingBird_PROD_XT
  - *353
  - 42
  - 1
  - _init
  - Xtensa::ProcessorModule
  - __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    coreconnect: *354
    dataPorts: *355
    dataRams: *356
    dataRoms: *357
    dcache: *358
    dcacheOption: *359
    dcacheS: *360
    dcacheV: *361
    icache: *362
    icacheOption: *363
    id: *9
    instRams: *364
    instRoms: *365
    l2cc: *366
    memoryMap: *367
    moduleName: *10
    numOfDataPorts: *368
    numOfDataRams: *369
    numOfDataRoms: *370
    numOfInstRams: *371
    numOfInstRoms: *372
    numOfUnifiedRams: *373
    parent: *11
    properties: *12
    realMemoryMap: *374
    system: *375
    tie_full_filename: *376
    tie_module_full_filenames: *377
    tie_module_rename_maps: *378
    tie_module_rename_tie: *379
    tie_module_renamers: *380
    typeName: *13
    unifiedRams: *381
    xnne: *382
    xt: *383
  - ~
  hifi4_MockingBird_PROD_Xtbench:
  - hifi4_MockingBird_PROD_Xtbench
  - *436
  - 20
  - 1
  - _init
  - Xtensa::System::Xtbench
  - SysIONonCachedPAddr: *437
    Uart: *438
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _subcompsConnections: *7
    altName: *8
    id: *9
    moduleName: *10
    parent: *11
    pr: *439
    properties: *12
    sysRamCount: *440
    sysRomCount: *441
    sysram: *442
    sysrom: *443
    typeName: *13
    uartAccessWidth: *444
  - ~
  xpg_hifi4_MockingBird_PROD:
  - xpg_hifi4_MockingBird_PROD
  - *50
  - 189
  - 1
  - _init
  - Xtensa::Processor
  - ArithmeticExceptionInterface: *51
    ClkGateFuncUnit: *52
    ClkGateGlobal: *53
    ConfigKey0: *54
    ConfigKey1: *55
    Div32: *56
    IRdropPort: *57
    MAC16ImplementsMul16: *58
    MPCoherencySupport: *59
    Mul16: *60
    Mul32: *61
    Mulh: *62
    OCD: *63
    PSOCoreRetention: *64
    PSODomains: *65
    SW_Assumes_DPFPU: *66
    SW_Assumes_SPFPU: *67
    SW_FunctionalSafety: *68
    TargetHWConfigID0: *69
    TargetHWConfigID1: *70
    TargetHWEarliestVersion: *71
    TargetHWUniqueID: *72
    TargetHWVersion: *73
    TargetHW_EarliestMajor: *74
    TargetHW_EarliestMicro: *75
    TargetHW_EarliestMinor: *76
    TargetHW_Major: *77
    TargetHW_Micro: *78
    TargetHW_Minor: *79
    VectorFPU2005: *80
    _TargetISA: *81
    __typeHierarchy: *2
    _componentsDB: *3
    _index: *4
    _instName: *5
    _interfaces: *6
    _loadStoreUnits: *82
    _subcompsConnections: *7
    ahb: *83
    altName: *8
    apbAccess: *84
    apbAccessIsSynchronous: *85
    arch: *86
    asyncPif: *87
    axi: *88
    booleans: *89
    bootLoader: *90
    btb: *91
    cacheAttribute: *92
    coprocessorCount: *93
    core: *94
    coresightDAP: *95
    dataPortIntfc: *96
    dataPortLoad: *97
    dataPortLoadRetired: *98
    dataPortRetireFlush: *99
    dataRamBusy: *100
    dataRamIntfc: *101
    dataRomBusy: *102
    dataRomIntfc: *103
    dataortBusy: *104
    dcacheCommonIntfc: *105
    dcacheWayIntfc: *106
    debug: *107
    debugOption: *108
    density: *109
    dtagCommonIntfc: *110
    dtagWayIntfc: *111
    env: *112
    erDebugAccess: *113
    externalRegs_real: *114
    fp: *115
    functionalSafetyLicensed: *116
    global: *117
    icacheCommonIntfc: *118
    icacheWayIntfc: *119
    id: *9
    idma: *120
    immu: *121
    inboundRequestBufferDepth: *122
    instRamBusy: *123
    instRamIntfc: *124
    instRamLoadStore: *125
    instRomBusy: *126
    instRomIntfc: *127
    instRomLoad: *128
    interrupts: *129
    interruptsIntfc: *130
    interruptsOption: *131
    itagCommonIntfc: *132
    itagWayIntfc: *133
    jtagAccess: *134
    jtckIntfc: *135
    jtdiIntfc: *136
    loadStoreUnitsCount: *137
    lowPower: *138
    mac16Option: *139
    memDataGating: *140
    miscOperations: *141
    mmu: *142
    mmuOption: *143
    moduleName: *10
    name: *144
    numOfDCacheIntfs: *145
    numOfDataPortsIntfs: *146
    numOfDataRamsIntfs: *147
    numOfDataRomsIntfs: *148
    numOfICacheIntfs: *149
    numOfInstRamIntfs: *150
    numOfInstRomIntfs: *151
    numOfSysInterfaces: *152
    numOfTieInPortIntfs: *153
    numOfTieInQueueIntfs: *154
    numOfTieModules: *155
    numOfTieOutPortIntfs: *156
    numOfTieOutQueueIntfs: *157
    numOfUnifiedRamsIntfs: *158
    numROMPatchRegs: *159
    ocdOption: *160
    optionNames: *161
    parent: *11
    pifAsync: *162
    pifBridgeType: *163
    pifMasterIntfc: *164
    pifSlaveIntfc: *165
    prefetch: *166
    prefetchI: *167
    prid: *168
    properties: *12
    pwaitmodeIntfc: *169
    regFile: *170
    registerFile: *171
    scattergather: *172
    semDataGating: *173
    smallCore: *174
    snoop: *175
    specialRegs_real: *176
    speculation: *177
    srHash: *178
    stallIntfc: *179
    state: *180
    sysInterfaces: *181
    system: *182
    tapocdIntfc: *183
    taskEngine: *184
    tdebuginterruptIntfc: *185
    testOptions: *186
    tie: *187
    tieAttributes: *188
    tieCheckLinuxNoPorts: *189
    tieCoprocessor: *190
    tieInPortIntfc: *191
    tieInQueueIntfc: *192
    tieModules: *193
    tieModulesParams: *194
    tieOutPortIntfc: *195
    tieOutQueueIntfc: *196
    tie_modules: *197
    timers: *198
    timersOption: *199
    tmodeIntfc: *200
    traceIntfc: *201
    trax: *202
    traxEnabled: *203
    typeName: *13
    uarchName: *204
    udmaBufferDepth: *205
    udmaMaxOutstandingReq: *206
    udmaNumChannels: *207
    udmaOutstandingRows: *208
    udmaReorderBufNumRamPorts: *209
    udmaReorderBufOutstandingReq: *210
    udmaReorderBuffer: *211
    udmaTranspose: *212
    unalignedLoadAction: *213
    unalignedStoreAction: *214
    unifiedRamIntfc: *215
    usePRID: *216
    userImplementsMul: *217
    userMul16ReadStage: *218
    userMul16WriteStage: *219
    userMul32ReadStage: *220
    userMul32WriteStage: *221
    vectorPipe: *222
    vectors: *223
    vtmmu: *224
    writeBufferEntries: *225
    xocdmodeIntfc: *226
    xocdmodepulseIntfc: *227
  - ~
_class_fields:
- - Xtensa::SystemComponent
  - ~
  - - $id
    - $_instName
    - $moduleName
    - $typeName
    - '%_interfaces'
    - '%properties'
    - '%_componentsDB'
    - $parent
    - $altName
    - $_index
    - $__typeHierarchy
    - $_subcompsConnections
- - Xtensa::System::Memory
  - *1
  - - '@segments'
    - '@_instances'
    - $pipetype
    - $type
    - $psize
    - $basePAddr
    - $accessWidth
    - $extraBits
    - '@attributes'
    - $name
    - $id
    - $assoc
    - $banks
    - $highOrderBanking
    - $latency
    - $busy
    - $dma
    - $udma
    - $tieLS
    - $error
    - $errorWidth
    - $rcw
    - $cbox
    - $fake
    - $subbanks
    - $physicalSlices
    - $sramWidth
    - $sramWords
    - $sramName
    - $lsAccess
    - $splitReadWritePort
    - $attributeWidth
    - $initPattern
    - $dynamicBaseAddr
    - $softwareModel
    - $size
    - $addressWidth
    - $numbytes
    - $numwords
    - $vsize
    - $baseVAddr
- - Xtensa::Signal
  - ~
  - - $name
    - $interface
    - $vera_name
    - $name_at_memory
    - $index_low
    - $index_high
    - $word_index_low
    - $word_index_high
    - $dir
    - $base_cif_name
- - Xtensa::System::Memory::Interface
  - ~
  - - $array
    - $lsunit
    - $split
- - Xtensa::System::Memory::Array
  - ~
  - - $instance
    - $way
    - $bank
    - $subbank
    - $precbox
    - '@interfaces'
- - Xtensa::System::Memory::Instance
  - ~
  - - $signal_suffix
    - $mem
    - '%_arrays'
- - Component
  - *14
  - []
- - Xtensa::AddressLayout
  - *14
  - []
- - Xtensa::Region
  - ~
  - - $base
    - $size
- - Xtensa::TargetISA::Field
  - ~
  - - :copy
    - $name
    - '@bitmap'
    - '@bitfields'
    - '%valueName'
- - Xtensa::Processor::SpecialReg
  - ~
  - - '%fields'
    - $indexed
    - $index
    - $name
    - $number
    - $privileged
    - $resetValue
    - $size
    - $validMask
    - $syncInstr
    - '@altNames'
- - Xtensa::Processor::ExternalReg
  - ~
  - - $configured
    - $name
    - $eriSuperAddress
    - $eriUserAddress
    - $apbAddress
    - $nexusAddress
- - Xtensa::Processor::TIECoprocessor
  - *1
  - - $name
    - '@_states'
    - '@regfiles'
    - '@tieports'
    - '@order'
    - $_isa
- - Xtensa::Processor::TIE
  - *331
  - - '@coprocessors'
    - $sourceFile
    - $internal
    - $rename_tie
    - $renamerFile
    - $renameMapFile
    - $_implements
- - Xtensa::Processor::FPU
  - *330
  - - $div
    - $sqrt
    - $recip
    - $rsqrt
    - $spec
    - $fsr
    - $isDivAvailable
    - $isRecipAvailable
    - $isSqrtAvailable
    - $isRSqrtAvailable
- - Xtensa::Processor
  - *1
  - - $system
    - '%state'
    - '%regFile'
    - '%tieAttributes'
    - '%tieCoprocessor'
    - '%optionNames'
    - '@specialRegs_real'
    - '@externalRegs_real'
    - '%srHash'
    - $TargetHW_Major
    - $TargetHW_Minor
    - $TargetHW_Micro
    - $TargetHW_EarliestMajor
    - $TargetHW_EarliestMinor
    - $TargetHW_EarliestMicro
    - '%tieModules'
    - '%tieModulesParams'
    - $_TargetISA
    - $fp
    - $arch
    - $uarchName
    - $tieCheckLinuxNoPorts
    - $debugOption
    - $timersOption
    - $interruptsOption
    - $mac16Option
    - $MAC16ImplementsMul16
    - $userImplementsMul
    - $userMul16ReadStage
    - $userMul16WriteStage
    - $userMul32ReadStage
    - $userMul32WriteStage
    - $ocdOption
    - $mmuOption
    - $density
    - $TargetHWVersion
    - $TargetHWEarliestVersion
    - $TargetHWConfigID0
    - $TargetHWConfigID1
    - $TargetHWUniqueID
    - $ConfigKey0
    - $ConfigKey1
    - $taskEngine
    - $smallCore
    - $bootLoader
    - $MPCoherencySupport
    - $name
    - $usePRID
    - $prid
    - $loadStoreUnitsCount
    - $speculation
    - $coprocessorCount
    - $booleans
    - $Mul16
    - $Mul32
    - $Mulh
    - $VectorFPU2005
    - $SW_Assumes_SPFPU
    - $SW_Assumes_DPFPU
    - $functionalSafetyLicensed
    - $SW_FunctionalSafety
    - $unalignedLoadAction
    - $unalignedStoreAction
    - $ClkGateFuncUnit
    - $ClkGateGlobal
    - $lowPower
    - $PSODomains
    - $PSOCoreRetention
    - $semDataGating
    - $memDataGating
    - $IRdropPort
    - $Div32
    - $writeBufferEntries
    - $numOfTieModules
    - $numROMPatchRegs
    - $udmaTranspose
    - $udmaBufferDepth
    - $udmaOutstandingRows
    - $udmaReorderBuffer
    - $udmaReorderBufOutstandingReq
    - $udmaReorderBufNumRamPorts
    - $udmaNumChannels
    - $udmaMaxOutstandingReq
    - $inboundRequestBufferDepth
    - $pifBridgeType
    - $pifAsync
    - $traxEnabled
    - $apbAccess
    - $apbAccessIsSynchronous
    - $jtagAccess
    - $erDebugAccess
    - $coresightDAP
    - $ArithmeticExceptionInterface
    - $numOfDCacheIntfs
    - $numOfUnifiedRamsIntfs
    - $numOfDataRamsIntfs
    - $numOfDataRomsIntfs
    - $numOfDataPortsIntfs
    - $numOfICacheIntfs
    - $numOfInstRamIntfs
    - $numOfInstRomIntfs
    - $numOfTieOutQueueIntfs
    - $numOfTieInQueueIntfs
    - $numOfTieOutPortIntfs
    - $numOfTieInPortIntfs
    - $numOfSysInterfaces
    - $vectorPipe
    - $env
    - $core
    - $registerFile
    - $cacheAttribute
    - $interrupts
    - $debug
    - $timers
    - $OCD
    - $btb
    - $snoop
    - $trax
    - $prefetch
    - $prefetchI
    - $miscOperations
    - $vectors
    - '@_loadStoreUnits'
    - $mmu
    - $immu
    - $vtmmu
    - $testOptions
    - $tie
    - '@tie_modules'
    - $axi
    - $ahb
    - $asyncPif
    - $scattergather
    - $idma
    - '@sysInterfaces'
    - $global
    - $pifMasterIntfc
    - $pifSlaveIntfc
    - $icacheCommonIntfc
    - '@icacheWayIntfc'
    - $itagCommonIntfc
    - '@itagWayIntfc'
    - $dcacheCommonIntfc
    - '@dcacheWayIntfc'
    - $dtagCommonIntfc
    - '@dtagWayIntfc'
    - '@unifiedRamIntfc'
    - '@dataRamIntfc'
    - '@dataRamBusy'
    - '@dataRomIntfc'
    - '@dataRomBusy'
    - '@dataPortIntfc'
    - '@dataPortLoad'
    - '@dataPortLoadRetired'
    - '@dataPortRetireFlush'
    - '@dataortBusy'
    - '@instRamIntfc'
    - '@instRamLoadStore'
    - '@instRamBusy'
    - '@instRomIntfc'
    - '@instRomLoad'
    - '@instRomBusy'
    - '@tieOutQueueIntfc'
    - '@tieInQueueIntfc'
    - '@tieOutPortIntfc'
    - '@tieInPortIntfc'
    - $traceIntfc
    - $tmodeIntfc
    - $pwaitmodeIntfc
    - $tapocdIntfc
    - $jtdiIntfc
    - $jtckIntfc
    - $xocdmodeIntfc
    - $tdebuginterruptIntfc
    - $xocdmodepulseIntfc
    - $interruptsIntfc
    - $stallIntfc
- - CompLib::TRAX
  - *1
  - - $internalFifoSize
    - $outputMemory
    - $memorySize
    - $memoryWidth
    - $memoryShared
    - $outputATB
    - $atbDataWidth
    - $atbIdWidth
    - $timestamps
    - $timeWidth
    - $intTimeWidth
    - $grayTimeBus
    - $asynchTimeBus
    - $numILAentries
- - Xtensa::ProcessorModule
  - *1
  - - $system
    - $memoryMap
    - $realMemoryMap
    - $tie_full_filename
    - $tie_module_full_filenames
    - $tie_module_renamers
    - $tie_module_rename_maps
    - $tie_module_rename_tie
    - $dcacheOption
    - $icacheOption
    - $numOfUnifiedRams
    - $numOfDataRams
    - $numOfDataRoms
    - $numOfDataPorts
    - $numOfInstRams
    - $numOfInstRoms
    - $l2cc
    - $coreconnect
    - $xnne
    - $xt
    - $dcache
    - $icache
    - $dcacheS
    - $dcacheV
    - '@unifiedRams'
    - '@dataRams'
    - '@dataRoms'
    - '@dataPorts'
    - '@instRams'
    - '@instRoms'
- - Xtensa::System::DataPort
  - *384
  - - $destructive
    - $global
    - $dataIntfc
    - $loadIntfc
- - Xtensa::System::DataRam
  - *384
  - - $dram
    - $global
    - $dataIntfc
    - $loadIntfc
- - Xtensa::System::UnifiedRam
  - *384
  - - $uram
    - $global
    - $dataIntfc
    - $loadIntfc
- - Xtensa::System::DataRom
  - *384
  - - $drom
    - $global
    - $dataIntfc
    - $loadIntfc
- - Xtensa::System::InstRam
  - *384
  - - $iram
    - $global
    - $dataIntfc
    - $loadIntfc
    - $busyIntfc
- - Xtensa::System::InstRom
  - *384
  - - $irom
    - $global
    - $dataIntfc
    - $loadIntfc
    - $busyIntfc
- - Xtensa::Processor::CoreConnect
  - *1
  - - $numOfDedicatedIntPins
    - $numOfDemuxPRTAREntry
    - $numOfDemuxPRTAWEntry
    - $numOfDemuxIORARstm
    - $numOfDemuxIORAWstm
    - $numOfDemuxDECERRARstm
    - $numOfDemuxDECERRAWstm
    - $numOfDemuxGntAWdepth
    - $reorderBuffer
    - $inboundInterconnect
    - $outboundInterconnect
    - $idmaboundInterconnect
    - $inboundInterconnectAddrMapEntries
    - $apbAccessIsSynchronous
    - $numOfCores
    - $numOfBroadcastIntPins
    - $numOfSystemInterfaces
    - $setsOfIntercoreInterrupts
    - $dvCovSmallBufs
    - $l2cc
    - $inboundInterconnectAddrMap
    - '@sysInterfaces'
- - Xtensa::Processor::MemoryMappedReg
  - ~
  - - :newarg
    - $name
    - $vaddr
    - $paddr
- - Xtensa::ConfigDB
  - ~
  - - '%value'
    - $errors
    - $nodie
    - $configversion
    - $cffilename
- - Xtensa::Software::Segment
  - ~
  - - $name
    - $baseAddress
    - $size
    - $stack
    - $heap
    - $fixed
    - $memory
    - '@sections'
- - Xtensa::Software::Section
  - ~
  - - $name
    - $order
    - $segment
- - Xtensa::Processor::MemoryMap
  - ~
  - - '@mapping'
- - Xtensa::System::Module
  - *1
  - - $type
    - $name
    - $size
    - $baseVAddr
    - $basePAddr
    - $accessWidth
    - $cmodel
    - $psize
    - $vsize
- - Xtensa::Environment
  - *1
  - - $testbench
    - $build
    - $implementation
    - $cadTools
    - $verification
    - $fpga
- - Xtensa::Environment::Testbench::PortInstance
  - ~
  - - :newarg
    - $pr
    - $port
    - $coreNum
- - Xtensa::Environment::Testbench
  - ~
  - - :newarg
    - $pr
- - Xtensa::Version
  - ~
  - - $version_tags_ref
    - $release_tags_ref
    - '%current_versions'
    - $current_release
    - $current_sw_version
- - Xtensa::Environment::Build
  - *1
  - - $version
    - $configReg0
    - $configReg1
    - $configReg2
    - $buildXTBoard
    - $buildEmul
    - $buildXTBoardFreq
    - $buildHW
    - $buildDiags
    - $useCoware
    - $useSeamless
    - $useXTOS
    - $useVxworks
    - $useLinux
    - $useNucleus
    - $useRedboot
    - $uniqueID
    - $userCID
    - $expirationDate
    - $licenseID
    - $mode
    - $compatSeamless
    - $compatCoware
    - $compatVxworks
    - $compatNucleus
    - $compatRedboot
    - $compatLinux
    - $compatXTOS
    - $compatCustomer
- - Xtensa::Environment::CadTools
  - *1
  - - $CadHDL
    - $CadParUseAstro
    - $CadSimUseVCS
    - $CadSimUseVerilogXL
    - $CadSimUseVerilogNC
    - $CadSimUseVantage
    - $CadSimUseMTI
    - $CadStvUseMotive
    - $CadStvUsePrimeTime
    - $CadSiUseCeltic
    - $CadSynUseDesignCompiler
    - $CadPsynUsePhysicalCompiler
    - $CadExtractUseQX
- - Xtensa::Environment::DVMemory
  - ~
  - - $pr
    - $virtualAddr
    - $physicalAddr
    - $isDynamic
    - $isCAConstant
    - $bytes
    - $creation_order
    - $actual_access_mode
- - Xtensa::Environment::DVMemory::Cached
  - *37
  - []
- - Xtensa::Environment::DVMemory::Shared
  - *37
  - []
- - Xtensa::Environment::DVMemory::NonCached
  - *47
  - []
- - Xtensa::Environment::DVMemory::OSData
  - *37
  - []
- - Xtensa::Environment::DVMemory::FullMmuOnly
  - *37
  - []
- - Xtensa::Environment::DVMemory::Attrib
  - *46
  - []
- - Xtensa::Environment::DVMemory::PageXings
  - *46
  - []
- - Xtensa::Environment::DVMemory::ResetVec
  - *46
  - - $vecbase
- - Xtensa::Environment::DVMemory::Dynamic
  - *37
  - []
- - Xtensa::Environment::DVMemory::Magic
  - *37
  - []
- - Xtensa::Environment::DVMemory::AltVec
  - *37
  - []
- - Xtensa::Environment::DVMemory::RandomRAM
  - *37
  - - $cache
    - $is_data
- - Xtensa::Environment::DVMemory::InterfaceMem
  - *37
  - - $intf
    - $_realmem
- - Xtensa::Environment::DesignVerification
  - *1
  - - '%_real_memories'
    - $_derived_performed
    - '%magic'
    - $magicSize
    - $myproc
    - $_real_memRange_data
    - $_real_memRange_inst
    - '@_real_alternate_vecbases'
    - $dvarch
    - $pageTableVAddr
    - $pageTableBytes
    - $pageTableLinkVAddr
    - $pageTableLinkBytes
    - $clockPeriod
    - $clockDutyCycle
- - Xtensa::Environment::DesignImplementation
  - *1
  - - $ImplTargetSpeed
    - $ImplTargetSize
    - $ImplTargetPower
    - $ImplSpeedPriority
    - $ImplPowerPriority
    - $ImplSizePriority
    - $ImplTargetTechnology
    - $ImplTargetLibraryType
    - $ImplOperatingCondition
    - $ImplVoltageCondition
    - $ImplRegFileBuildingBlock
    - $ImplFloorplan
    - $ImplResetFlops
    - $ImplAsyncReset
    - $ImplCDCSyncStages
    - $ImplDecoder
    - $ImplTimingExperiment
- - Xtensa::System::FPGABoard
  - *1
  - - $ioCachedPAddr
    - $ioCachedBytes
    - $ioNonCachedPAddr
    - $ioNonCachedBytes
- - Xtensa::System
  - *1
  - - '%_processors'
    - $env
    - $addrLayout
    - $all_segments
    - $topComponent
    - '%interfaceTypes'
    - '%interfaceInstances'
    - '%componentTypes'
    - '%componentInstances'
    - '%_modulesMap'
    - '%_compToModuleMap'
    - $_db
    - $sari_full_filename
- - Xtensa::System::Xtbench
  - *1
  - - $sysRomCount
    - $sysRamCount
    - $uartAccessWidth
    - $SysIONonCachedPAddr
    - $pr
    - '@sysrom'
    - '@sysram'
    - $Uart
- - Xtensa::System::Uart
  - *426
  - []
- - Xtensa::Processor::Cache
  - *1
  - - $tlb
    - $totalSize
    - $_tag
    - '@_instances'
    - $_dvConfig
    - $type
    - $size
    - $pipetype
    - $lineSize
    - $accessWidth
    - $assoc
    - $banks
    - $latency
    - $indexLock
    - $error
    - $errorWidth
    - $physicalSlices
    - $wayLock
    - $dynamicWayDisable
    - $indexType
    - $maxMissCount
    - $missStart
    - $linesPerTag
    - $tagType
    - $isWriteBack
    - $coherence
    - $testInstr
    - $busy
    - $initDataPattern
    - $initTagPattern
    - $resetTCMBasePAddr
    - $splitsIntoRAM
    - $numBytes
    - $global
    - $dataIntfc
    - '@dataWayIntfc'
    - $tagIntfc
    - '@tagWayIntfc'
- - Xtensa::Processor::Cache::Config
  - ~
  - - :copy
    - $cache
    - '@_legal_wayCounts'
    - $_wayCount
    - $_frozen
- - Xtensa::Processor::Cache::Config::VariableWaySize
  - *313
  - - :copy
    - $_ramBase
    - $_ramSize
    - $_waySize
    - $_sizebits
    - $_sizerest
    - $_created_fake_mem
- - Xtensa::Processor::Cache::Config::VariableWaySize::CairoL1V
  - *319
  - - :copy
    - $_memctl_sizebits
- - Xtensa::Processor::Cache::Config::VariableWaySize::L2
  - *319
  - - :copy
    - $_cache_sizebits
- - Xtensa::Processor::Cache::Config::FixedWaySize
  - *313
  - []
- - Xtensa::Processor::Cache::Config::FixedWaySize::WayDisable
  - *318
  - []
- - Xtensa::Processor::Cache::Config::FixedWaySize::AllDisable
  - *318
  - []
- - Xtensa::Processor::Cache::Config::FixedWaySize::Fixed
  - *318
  - []
- - Xtensa::Processor::CacheHW
  - *274
  - - $tagRamWidth
    - $dataAddrWidth
    - $tagAddrWidth
- - Xtensa::Processor::DataCache
  - *326
  - - $addrLatency
    - '@dataBanks'
    - '@tagBanks'
- - Xtensa::Processor::InstCache
  - *326
  - - '@dataBanks'
    - '@tagBanks'
- - Xtensa::Processor::Core
  - *1
  - - $pr
    - $dataWidth
    - $pifOutReqIdBits
    - $byteEnableWidth
    - $layout_statements
    - $memoryOrder
    - $addressWidth
    - $exceptionArch
    - $newExceptionArch
    - $externalExceptionArch
    - $haltArch
    - $exceptions
    - $exceptionDetails
    - $impreciseExceptions
    - $pageableStack
    - $pageableStackLimit
    - $kernelStackLimit
    - $interruptStackLimit
    - $Loops
    - $L0IBuffer
    - $L0IBufferSize
    - $maxInstructionSize
    - $wideInstHoldingBuffer
    - $tieUnrestrictedInstrWidths
    - $Synchronization
    - $ConditionalStore
    - $masterExclusiveAccess
    - $slaveExclusiveAccess
    - $numExternalExclusiveMasters
    - $earlyRestart
    - $virtualAddressWidth
    - $physicalAddressWidth
    - $pifReadDataBits
    - $pifWriteDataBits
    - $pifWriteResponse
    - $pifInboundWriteResponse
    - $dataUsePIF
    - $instUsePIF
    - $pifInReqRouteIdBits
    - $pifCriticalWordFirst
    - $pifArbitraryByteEnables
    - $numMaxPifWriteRequests
    - $writeBufferBypassAddrBits
    - $pifTracePort
    - $pifDataTracePort
    - $TIETracePort
    - $usePerformanceCounter
    - $usePerformanceCounterER
    - $perfCounterCount
    - $numOfMiscRegs
    - $threadptr
    - $tieUseStoreByteDisable
    - $tieUseWideStore
    - $ifetchLatency
    - $pipeAStage
    - $pipeBStage
    - $pipeEStage
    - $pipeMStage
    - $pipeWStage
    - $pipeDStage
    - $numContexts
    - '@contextStateList'
    - $BranchPredictedTaken
    - $DEPBITS
    - $L32R
    - $ExtL32R
    - $Const16replacesMac16
    - $Abs
    - $Addx
    - $Call4and12
    - $InterruptDistributor
    - $MPRunStall
    - $ExportCoreStatesToUserTIE
    - $SWExtL32R
    - $SW_ABI
    - $SW_CLibrary
    - $SW_UseFloatingPoint
    - $SW_FloatingPointABI
    - '@SW_Erratum_Fix'
    - $SW_Const32
    - $SW_memmap_cacheattr_reset
    - $Const16
    - $instructionWidth
    - $WideInstr
    - $pifReadDataBytes
    - $pifWriteDataBytes
    - $instfetchsize
    - $numExclusiveMonitors
- - Xtensa::Processor::RegisterFile
  - *1
  - - $nareg
    - $windowsConfigured
- - Xtensa::Processor::CacheAttribute
  - *1
  - - '%amBitsMap'
    - '%fetchAccessModes'
    - '%loadAccessModes'
    - '%storeAccessModes'
    - '%pifAttrBits'
    - '%pifAttrValids'
    - '@fetchAttrRawMap'
    - '@loadAttrRawMap'
    - '@storeAttrRawMap'
    - $id
    - '@fetchAttrMap'
    - '@loadAttrMap'
    - '@storeAttrMap'
    - '@pifAttrMap'
- - Xtensa::Processor::Interrupts
  - *1
  - - $count
    - $levelmax
    - $highLevel
    - $excmLevel
    - $swModifiable
    - $numOfSWInt
    - $numOfExtInt
    - $interruptStackEnd
    - $relocatableISB
    - $interruptStackBase
    - $relocatableITB
    - $interruptTableBase
    - '@interrupt'
- - Xtensa::Processor::Debug
  - *1
  - - $ivaTrapCount
    - $dvaTrapCount
    - $interruptLevel
- - Xtensa::Processor::Timers
  - *1
  - - $count
    - '@timer'
- - Xtensa::Processor::OCD
  - *1
  - - $DebugExternalInterrupt
    - $DebugUseDIRArray
    - $DebugLoadStoreDDR
- - Xtensa::Processor::Prefetch
  - *1
  - - $prefetchEntries
    - $prefetchCastoutCacheLines
    - $prefetch2L1
    - $prefetchBlock
    - $prefetchBlockEntries
    - $error
    - $fixPbufRAM
    - $CMEDowngrades
- - Xtensa::Processor::MiscOperations
  - *1
  - - $NormShiftAmount
    - $MinMax
    - $SignExtend
    - $Clamps
    - $CRC
    - $PopCount
- - Xtensa::Processor::Vector
  - *1
  - - $name
    - $baseAddress
    - $size
    - $alignment
    - $level
    - $hasHandler
    - $group
    - $offset
- - Xtensa::Processor::Vectors
  - *1
  - - $swInitialized
    - '@swvecs'
    - $vecbase_align
    - $min_offset
    - $max_offset
    - $max_size
    - $total_size
    - $numOfVectors
    - $relocatableVectorOption
    - $relocatableVectorBaseResetVal
    - $stationaryVectorBase0
    - $stationaryVectorBase1
    - $SW_stationaryVectorBaseSelect
    - $vecBase1FromPins
    - '@vectorList'
- - Xtensa::Processor::LoadStore
  - *1
  - - $cache
    - $memAccessLatency
    - $cacheAccessWidth
    - $cacheSize
    - '@rams'
    - '@roms'
    - '@ports'
    - '@interfaces'
    - '%connected'
    - $id
    - $type
    - $vaddrBits
    - $paddrBits
    - $numOfStoreBuffers
    - $numOfStoreTagBuffers
    - '@lsInterfaces'
- - Xtensa::Processor::MMU
  - *1
  - - $minPTEPageSize
    - $maxPTEPageSize
    - '%_pageSizeEncodings'
    - '%encodePageSize'
    - $resetRASID
    - $rasidMask
    - $isRasidConstant
    - $_current_tlbmap_state_is_reset
    - $_current_vector_state_is_reset
    - '%_config_map_state'
    - $access_mode_mgr
    - '%magicInstrOpcodes'
    - $id
    - $asidBits
    - $ringCount
    - '@pageSizes'
    - $pteEntrySize
    - $sizeRestrictionBits
    - $noMatchAction
    - $_invalidAsid
    - $_kernelAsid
    - $kernelAsid
    - $invalidAsid
    - $itlb
    - $dtlb
- - Xtensa::Processor::AccessModeCommon::Single
  - ~
  - - :new
    - $interruptible
    - $guarded
    - $requested_l1_cacheable
    - $requested_l1_read_allocate
    - $requested_l1_write_allocate
    - $requested_l1_writeback
    - $requested_l1_writethru
    - $actually_ic_cacheable
    - $actually_ic_read_allocate
    - $actually_dc_cacheable
    - $actually_dc_read_allocate
    - $actually_dc_write_allocate
    - $actually_dc_writeback
    - $actually_dc_writethru
    - $l1_isolate
    - $defined
    - $executable
    - $readable
    - $writable
    - $coherent
    - $inward_shareable
    - $outward_shareable
    - $pif_cacheable
    - $pif_read_allocate
    - $pif_write_allocate
    - $pif_writeback
    - $pif_bufferable
    - $pif_domain1
    - $pif_domain0
    - $axi4_arcache3
    - $axi4_arcache2
    - $axi4_arcache1
    - $axi4_arcache0
    - $axi4_awcache3
    - $axi4_awcache2
    - $axi4_awcache1
    - $axi4_awcache0
    - $excl_lock
    - $excl_use_cache
    - $excl_exception_if_cache_disabled
    - $excl_exception_if_cache_enabled
- - Xtensa::Processor::AccessModeCommon
  - ~
  - - '@all'
- - Xtensa::Processor::AccessModeWithManager
  - *228
  - - $mgr
- - Xtensa::Processor::MMU::AccessMode::Manager
  - ~
  - - '@singles'
    - $pr
    - '@all_valid'
- - Xtensa::Processor::MMU::AccessMode
  - *272
  - []
- - Xtensa::Processor::IMMU
  - *1
  - - $pr
    - $memory_type_mgr
    - $numOfMPUbgMapEntries
    - $numOfMPUEntries
    - $MPUvasLsb
    - $numOfMTUEntries
    - '@MPUbgMapList'
- - Xtensa::Processor::IMMU::AccessRights
  - *228
  - []
- - Xtensa::SignalValue
  - ~
  - - :newarg
    - $width
    - $int
    - $_desc
- - Xtensa::Processor::IMMU::MemoryType::Single
  - *230
  - []
- - Xtensa::Processor::IMMU::MemoryType::TableRow
  - ~
  - - $encoding
    - $encoding_regex
    - $systype
    - $shr
    - $processor
    - $pif_write_allocate
    - $pif_read_allocate
    - $pif_writeback
    - $pif_cacheable
    - $pif_bufferable
    - $arcache
    - $awcache
    - $pif_domain
    - $snoop
    - $exclusive_if_cdis
    - $exclusive_if_cen
- - Xtensa::Processor::IMMU::MemoryType::Manager
  - ~
  - - '@singles'
    - $pr
- - Xtensa::Processor::IMMU::MemoryType
  - *272
  - []
- - Xtensa::Processor::IMMU::AccessMode
  - ~
  - - $ar
    - $mt
- - Xtensa::Processor::IMMU::MPUEntry
  - ~
  - - $index
    - $address
    - $sizem1
    - $valid
    - $_accessModeObj
    - $frozen
- - Xtensa::Processor::IMMU::Lookup
  - ~
  - - $address
    - $_bgmap
    - $_fgmap
    - $remaining_bytes
- - Xtensa::Processor::IMMU::Map
  - ~
  - - $immu
    - '@entries'
    - '@mpu_entries'
    - $frozen
- - Xtensa::Processor::MPU_stubs::mpu_ca_4kpg
  - *345
  - []
- - Xtensa::Processor::TestOptions
  - *1
  - - $fullScan
    - $latchesTransparent
- - Xtensa::Processor::HiFi4
  - *330
  - - $partialRegfileBypass
    - $fp
- - Xtensa::Processor::MUL32
  - *330
  - - $mulh
    - $mul16
    - $iterativeMul32
- - Xtensa::Processor::DCPortsQueues
  - *330
  - - $ports
    - $queues
- - Xtensa::Processor::AXI
  - *1
  - - $axitype
    - $axiwidth
    - $slaveReqCntlDepth
    - $slaveReqDataDepth
    - $slaveRespDepth
    - $slaveIDwidth
    - $registerPIF
    - $aceLite
    - $fullAce
    - $axiSecInterface
    - $axiECC
- - CompLib::SRam
  - *1
  - - $addrWidth
    - $ramWidth
    - $numBytes
    - $numWords
    - $hardwareModel
    - $sramPort
    - $global
- - Xtensa::Processor::Interrupt
  - *1
  - - $type
    - $level
    - $number
    - $mask
- - Xtensa::Processor::Timer
  - *1
  - - $interrupt
    - $number
- - Xtensa::Processor::TLB
  - *1
  - - $minPageSize
    - $maxPageSize
    - $vaddrMask
    - $paddrMask
    - $wayCountMask
    - '@associativities'
    - $id
    - $type
    - $wayCount
    - $vaddrBits
    - $paddrBits
    - '@ways'
- - Xtensa::Processor::MPUbgMap
  - *1
  - - $address
    - $size
    - $accessRights
    - $memoryType
- - Xtensa::Processor::TLBWay
  - *1
  - - $tlb
    - $id
    - $assoc
- - Xtensa::Processor::TLBAssoc
  - *1
  - - $tlb
    - $minPageSize
    - $maxPageSize
    - $minPageMask
    - '%_pageSizeEncodings'
    - '%encodePageSize'
    - '@storedVpns'
    - '@storedPpns'
    - $pageSizeEncodingBits
    - $id
    - $numOfEntries
    - $autoRefill
    - $sizeRestrictionBits
    - '@pageSizes'
    - '@ASIDConstValues'
    - '@VPNConstValues'
    - $VPNMsb
    - $VPNLsb
    - '@PPNConstValues'
    - $PPNMsb
    - $PPNLsb
    - '@CAConstValues'
    - '@ASIDResetValues'
    - '@VPNResetValues'
    - '@PPNResetValues'
    - '@CAResetValues'
- - Xtensa::PIFware::Interface
  - ~
  - - $typeName
    - $_instName
    - $parent
    - $component
    - '%connectedTo'
    - '%signals'
    - '%_interfaces'
    - $connectMethodsRef
    - '%properties'
    - $altName
    - $_index
    - $__typeHierarchy
    - $connectionName
    - $modport
- - Xtensa::PIFware::Wire
  - ~
  - - $instName
    - $width
    - $msb
    - $lsb
    - $_direction
    - '@connectedTo'
    - $parent
    - $isConstant
    - '@constValues'
    - $altName
- - IntfcLib::PifCommon
  - *15
  - - $id
    - $master
    - $slave
    - $burst
    - $reqAttribute
    - $poData
    - $piData
    - $testComp
    - $insertTestComp
    - $testCompLevel
- - IntfcLib::PifMaster
  - *15
  - - $id
    - $master
    - $slave
    - $burst
    - $reqAttribute
    - $poData
    - $piData
    - $testComp
    - $insertTestComp
    - $testCompLevel
    - $poAddr
    - $poId
    - $piId
    - $poRouteId
    - $piRouteId
    - $poCohCntl
    - $poCohVAdrsIndex
    - $byteEnable
    - $s_POReqValid
    - $s_POReqCntl
    - $s_POReqCohCntl
    - $s_POReqCohVAdrsIndex
    - $s_POReqAdrs
    - $s_POReqData
    - $s_POReqDataBE
    - $s_POReqId
    - $s_POReqPriority
    - $s_POReqRouteId
    - $s_PIReqRdy
    - $s_PIRespValid
    - $s_PIRespCntl
    - $s_PIRespCohCntl
    - $s_PIRespId
    - $s_PIRespData
    - $s_PIRespPriority
    - $s_PIRespRouteId
    - $s_PORespRdy
- - IntfcLib::ClkIntfc
  - *15
  - - $dir
    - $s_CLK
- - IntfcLib::CacheCommonIntfcIn
  - *15
  - - $addrWidth
    - $ramWidth
    - $numBytes
    - $testComp
    - $insertTestComp
    - $testCompLevel
    - $s_Addr
    - $s_ByteEn
    - $s_WrData
- - IntfcLib::SRamIntfcIn
  - *15
  - - $addrWidth
    - $ramWidth
    - $numBytes
    - $numWords
    - $testComp
    - $insertTestComp
    - $testCompLevel
    - $s_Addr
    - $s_En
    - $s_Wr
    - $s_ByteEn
    - $s_WordEn
    - $s_WrData
    - $s_Data
- - hifi4_MockingBird_PROD_Environment
  - *30
  - []
- - hifi4_MockingBird_PROD_Xtbench
  - *436
  - []
- - hifi4_MockingBird_PROD_XT
  - *353
  - []
- - xpg_hifi4_MockingBird_PROD
  - *50
  - []
- - Xtensa::Processor::IDMA
  - *1
  - - $transpose
    - $bufferDepth
    - $outstandingRows
    - $reorderBuffer
    - $reorderBufOutstandingReq
    - $reorderBufNumRamPorts
    - $AXIDataBits
    - $maxOutstandingReq
    - $numChannels
- - Xtensa::Processor::IMMU::CacheAttribute
  - ~
  - - $pr
    - $old_cacheAttr
- - Xtensa::Environment::DesignVerification::MemoryPlacer
  - ~
  - - :newarg
    - $dv
- - Xtensa::Environment::DesignVerification::MemoryPlacer::MMU
  - *48
  - - $var
    - $par
- - Xtensa::Environment::DesignVerification::MemoryPlacer::IMMU
  - *48
  - - $mrd
    - $mri
    - $real_oob_memrange
- - Xtensa::Environment::DesignVerification::MemoryPlacer::VTMMU
  - *48
  - - $var
    - $par
- - Xtensa::Processor::ExceptionCause
  - ~
  - - :newarg
    - $name
    - $cause
    - $xea3_cause
    - $xea3_type
    - $xea3_subtype
    - $xea3_lsfo
_skipped_packages:
- hifi4_MockingBird_PROD_Environment
- hifi4_MockingBird_PROD_Xtbench
- hifi4_MockingBird_PROD_XT
- xpg_hifi4_MockingBird_PROD
_use_hash: 1
sys: &445 !!perl/hash:Xtensa::System
  _compToModuleMap:
    xtb: hifi4_MockingBird_PROD_Xtbench
    xtb.Uart: Uart
    xtb.pr: hifi4_MockingBird_PROD_XT
    xtb.pr.dcache: DataCache
    xtb.pr.dcache.dataBanks[0]: SRam
    xtb.pr.dcache.dataBanks[1]: SRam
    xtb.pr.dcache.dataBanks[2]: SRam
    xtb.pr.dcache.dataBanks[3]: SRam
    xtb.pr.dcache.tagBanks[0]: SRam_1
    xtb.pr.dcache.tagBanks[1]: SRam_1
    xtb.pr.dcache.tagBanks[2]: SRam_1
    xtb.pr.dcache.tagBanks[3]: SRam_1
    xtb.pr.icache: InstCache
    xtb.pr.icache.dataBanks[0]: SRam_2
    xtb.pr.icache.dataBanks[1]: SRam_2
    xtb.pr.icache.dataBanks[2]: SRam_2
    xtb.pr.icache.dataBanks[3]: SRam_2
    xtb.pr.icache.tagBanks[0]: SRam_3
    xtb.pr.icache.tagBanks[1]: SRam_3
    xtb.pr.icache.tagBanks[2]: SRam_3
    xtb.pr.icache.tagBanks[3]: SRam_3
    xtb.pr.xt: xpg_hifi4_MockingBird_PROD
    xtb.pr.xt.OCD: OCD
    xtb.pr.xt._loadStoreUnits[0]: LoadStore
    xtb.pr.xt._loadStoreUnits[1]: LoadStore_1
    xtb.pr.xt.axi: AXI
    xtb.pr.xt.cacheAttribute: CacheAttribute
    xtb.pr.xt.core: Core
    xtb.pr.xt.debug: Debug
    xtb.pr.xt.env: hifi4_MockingBird_PROD_Environment
    xtb.pr.xt.env.build: Build
    xtb.pr.xt.env.cadTools: CadTools
    xtb.pr.xt.env.fpga: FPGABoard
    xtb.pr.xt.env.implementation: DesignImplementation
    xtb.pr.xt.env.verification: DesignVerification
    xtb.pr.xt.immu: mpu_ca_4kpg
    xtb.pr.xt.immu.MPUbgMapList[0]: MPUbgMap
    xtb.pr.xt.immu.MPUbgMapList[1]: MPUbgMap_1
    xtb.pr.xt.interrupts: Interrupts
    xtb.pr.xt.interrupts.interrupt[0]: Interrupt
    xtb.pr.xt.interrupts.interrupt[10]: Interrupt_10
    xtb.pr.xt.interrupts.interrupt[11]: Interrupt_11
    xtb.pr.xt.interrupts.interrupt[12]: Interrupt_12
    xtb.pr.xt.interrupts.interrupt[13]: Interrupt_13
    xtb.pr.xt.interrupts.interrupt[14]: Interrupt_14
    xtb.pr.xt.interrupts.interrupt[15]: Interrupt_15
    xtb.pr.xt.interrupts.interrupt[16]: Interrupt_16
    xtb.pr.xt.interrupts.interrupt[17]: Interrupt_17
    xtb.pr.xt.interrupts.interrupt[18]: Interrupt_18
    xtb.pr.xt.interrupts.interrupt[19]: Interrupt_19
    xtb.pr.xt.interrupts.interrupt[1]: Interrupt_1
    xtb.pr.xt.interrupts.interrupt[20]: Interrupt_20
    xtb.pr.xt.interrupts.interrupt[21]: Interrupt_21
    xtb.pr.xt.interrupts.interrupt[22]: Interrupt_22
    xtb.pr.xt.interrupts.interrupt[23]: Interrupt_23
    xtb.pr.xt.interrupts.interrupt[24]: Interrupt_24
    xtb.pr.xt.interrupts.interrupt[2]: Interrupt_2
    xtb.pr.xt.interrupts.interrupt[3]: Interrupt_3
    xtb.pr.xt.interrupts.interrupt[4]: Interrupt_4
    xtb.pr.xt.interrupts.interrupt[5]: Interrupt_5
    xtb.pr.xt.interrupts.interrupt[6]: Interrupt_6
    xtb.pr.xt.interrupts.interrupt[7]: Interrupt_7
    xtb.pr.xt.interrupts.interrupt[8]: Interrupt_8
    xtb.pr.xt.interrupts.interrupt[9]: Interrupt_9
    xtb.pr.xt.miscOperations: MiscOperations
    xtb.pr.xt.mmu: MMU
    xtb.pr.xt.mmu.dtlb: TLB_1
    xtb.pr.xt.mmu.dtlb.ways[0]: TLBWay
    xtb.pr.xt.mmu.dtlb.ways[0].assoc: TLBAssoc
    xtb.pr.xt.mmu.itlb: TLB
    xtb.pr.xt.mmu.itlb.ways[0]: TLBWay
    xtb.pr.xt.mmu.itlb.ways[0].assoc: TLBAssoc
    xtb.pr.xt.prefetch: Prefetch
    xtb.pr.xt.registerFile: RegisterFile
    xtb.pr.xt.testOptions: TestOptions
    xtb.pr.xt.tie: TIE
    xtb.pr.xt.tie_modules[0]: HiFi4
    xtb.pr.xt.tie_modules[1]: MUL32
    xtb.pr.xt.tie_modules[2]: DCPortsQueues
    xtb.pr.xt.timers: Timers
    xtb.pr.xt.timers.timer[0]: Timer
    xtb.pr.xt.timers.timer[1]: Timer_1
    xtb.pr.xt.timers.timer[2]: Timer_2
    xtb.pr.xt.trax: TRAX
    xtb.pr.xt.vectors: Vectors
    xtb.pr.xt.vectors.vectorList[0]: Vector
    xtb.pr.xt.vectors.vectorList[1]: Vector_1
    xtb.pr.xt.vectors.vectorList[2]: Vector_2
    xtb.pr.xt.vectors.vectorList[3]: Vector_3
    xtb.pr.xt.vectors.vectorList[4]: Vector_4
    xtb.pr.xt.vectors.vectorList[5]: Vector_5
    xtb.pr.xt.vectors.vectorList[6]: Vector_6
    xtb.pr.xt.vectors.vectorList[7]: Vector_7
    xtb.sysram[0]: Memory
  _componentsDB:
    xtb: &446 !!perl/hash:hifi4_MockingBird_PROD_Xtbench
      SysIONonCachedPAddr: 0
      Uart: &447 !!perl/hash:Xtensa::System::Uart
        __typeHierarchy: ' Module Uart '
        _componentsDB: {}
        _instName: Uart
        _interfaces: {}
        accessWidth: 32
        basePAddr: ~
        baseVAddr: ~
        cmodel: ~
        moduleName: Uart
        name: UART_BASE
        parent: *446
        portName: Uart
        properties: {}
        psize: 32
        size: 32
        type: Uart
        typeName: Uart
        verifyConstraints: 1
        vsize: 32
      __typeHierarchy: ' Xtbench hifi4_MockingBird_PROD_Xtbench '
      _componentsDB:
        Uart: *447
        pr: &448 !!perl/hash:hifi4_MockingBird_PROD_XT
          APBMaster: ~
          __typeHierarchy: ' ProcessorModule hifi4_MockingBird_PROD_XT '
          _componentsDB:
            dcache: &449 !!perl/hash:Xtensa::Processor::DataCache
              __typeHierarchy: ' Cache CacheHW DataCache '
              _componentsDB:
                dataBanks.0: &450 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 0
                  _instName: dataBanks
                  _interfaces:
                    global: &451 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *450
                      connectMethodsRef: &452
                        ClkIntfc: &id0
                          _noname: '{ "DUMMY" }'
                        GlobalIntfc: &id1
                          _noname: '{ "DUMMY" }'
                      connectedTo: {}
                      dir: in
                      parent: *450
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &453 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *451
                        width: 1
                      signals:
                        CLK: *453
                      typeName: ClkIntfc
                    sramPort: &454 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 11
                      component: *450
                      connectMethodsRef: &455
                        CacheCommonIntfcIn: &id2
                          _noname: '{ "DUMMY" }'
                        CacheCommonIntfcOut: &id3
                          _noname: '{ "DUMMY" }'
                        CacheWayIntfcIn: &id4
                          _noname: '{ "DUMMY" }'
                        CacheWayIntfcOut: &id5
                          _noname: '{ "DUMMY" }'
                        RomIntfcIn: &id6
                          _noname: '{ "DUMMY" }'
                        RomIntfcOut: &id7
                          _noname: '{ "DUMMY" }'
                        SRamIntfcIn: &id8
                          _noname: '{ "DUMMY" }'
                        SRamIntfcOut: &id9
                          _noname: '{ "DUMMY" }'
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 8
                      numWords: 0
                      parent: *450
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 64
                      s_Addr: &456 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 10
                        parent: *454
                        width: 11
                      s_ByteEn: &457 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: ByteEn
                        isConstant: 0
                        lsb: 0
                        msb: 7
                        parent: *454
                        width: 8
                      s_Data: &458 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 2
                        connectedTo: []
                        constValues: []
                        instName: Data
                        isConstant: 0
                        lsb: 0
                        msb: 63
                        parent: *454
                        width: 64
                      s_En: &459 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *454
                        width: 1
                      s_WordEn: ~
                      s_Wr: &460 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *454
                        width: 1
                      s_WrData: &461 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: WrData
                        isConstant: 0
                        lsb: 0
                        msb: 63
                        parent: *454
                        width: 64
                      signals:
                        Addr: *456
                        ByteEn: *457
                        Data: *458
                        En: *459
                        Wr: *460
                        WrData: *461
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 11
                  global: *451
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam
                  numBytes: 8
                  numWords: 0
                  parent: *449
                  portName: dataBanks0
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 64
                  sramPort: *454
                  typeName: SRam
                  verifyConstraints: 1
                dataBanks.1: &462 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 1
                  _instName: dataBanks
                  _interfaces:
                    global: &463 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *462
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *462
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &464 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *463
                        width: 1
                      signals:
                        CLK: *464
                      typeName: ClkIntfc
                    sramPort: &465 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 11
                      component: *462
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 8
                      numWords: 0
                      parent: *462
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 64
                      s_Addr: &466 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 10
                        parent: *465
                        width: 11
                      s_ByteEn: &467 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: ByteEn
                        isConstant: 0
                        lsb: 0
                        msb: 7
                        parent: *465
                        width: 8
                      s_Data: &468 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 2
                        connectedTo: []
                        constValues: []
                        instName: Data
                        isConstant: 0
                        lsb: 0
                        msb: 63
                        parent: *465
                        width: 64
                      s_En: &469 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *465
                        width: 1
                      s_WordEn: ~
                      s_Wr: &470 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *465
                        width: 1
                      s_WrData: &471 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: WrData
                        isConstant: 0
                        lsb: 0
                        msb: 63
                        parent: *465
                        width: 64
                      signals:
                        Addr: *466
                        ByteEn: *467
                        Data: *468
                        En: *469
                        Wr: *470
                        WrData: *471
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 11
                  global: *463
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam
                  numBytes: 8
                  numWords: 0
                  parent: *449
                  portName: dataBanks1
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 64
                  sramPort: *465
                  typeName: SRam
                  verifyConstraints: 1
                dataBanks.2: &472 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 2
                  _instName: dataBanks
                  _interfaces:
                    global: &473 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *472
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *472
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &474 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *473
                        width: 1
                      signals:
                        CLK: *474
                      typeName: ClkIntfc
                    sramPort: &475 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 11
                      component: *472
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 8
                      numWords: 0
                      parent: *472
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 64
                      s_Addr: &476 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 10
                        parent: *475
                        width: 11
                      s_ByteEn: &477 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: ByteEn
                        isConstant: 0
                        lsb: 0
                        msb: 7
                        parent: *475
                        width: 8
                      s_Data: &478 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 2
                        connectedTo: []
                        constValues: []
                        instName: Data
                        isConstant: 0
                        lsb: 0
                        msb: 63
                        parent: *475
                        width: 64
                      s_En: &479 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *475
                        width: 1
                      s_WordEn: ~
                      s_Wr: &480 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *475
                        width: 1
                      s_WrData: &481 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: WrData
                        isConstant: 0
                        lsb: 0
                        msb: 63
                        parent: *475
                        width: 64
                      signals:
                        Addr: *476
                        ByteEn: *477
                        Data: *478
                        En: *479
                        Wr: *480
                        WrData: *481
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 11
                  global: *473
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam
                  numBytes: 8
                  numWords: 0
                  parent: *449
                  portName: dataBanks2
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 64
                  sramPort: *475
                  typeName: SRam
                  verifyConstraints: 1
                dataBanks.3: &482 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 3
                  _instName: dataBanks
                  _interfaces:
                    global: &483 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *482
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *482
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &484 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *483
                        width: 1
                      signals:
                        CLK: *484
                      typeName: ClkIntfc
                    sramPort: &485 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 11
                      component: *482
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 8
                      numWords: 0
                      parent: *482
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 64
                      s_Addr: &486 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 10
                        parent: *485
                        width: 11
                      s_ByteEn: &487 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: ByteEn
                        isConstant: 0
                        lsb: 0
                        msb: 7
                        parent: *485
                        width: 8
                      s_Data: &488 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 2
                        connectedTo: []
                        constValues: []
                        instName: Data
                        isConstant: 0
                        lsb: 0
                        msb: 63
                        parent: *485
                        width: 64
                      s_En: &489 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *485
                        width: 1
                      s_WordEn: ~
                      s_Wr: &490 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *485
                        width: 1
                      s_WrData: &491 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: WrData
                        isConstant: 0
                        lsb: 0
                        msb: 63
                        parent: *485
                        width: 64
                      signals:
                        Addr: *486
                        ByteEn: *487
                        Data: *488
                        En: *489
                        Wr: *490
                        WrData: *491
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 11
                  global: *483
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam
                  numBytes: 8
                  numWords: 0
                  parent: *449
                  portName: dataBanks3
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 64
                  sramPort: *485
                  typeName: SRam
                  verifyConstraints: 1
                tagBanks.0: &492 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 0
                  _instName: tagBanks
                  _interfaces:
                    global: &493 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *492
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *492
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &494 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *493
                        width: 1
                      signals:
                        CLK: *494
                      typeName: ClkIntfc
                    sramPort: &495 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 7
                      component: *492
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *492
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 0
                      s_Addr: &496 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 6
                        parent: *495
                        width: 7
                      s_ByteEn: ~
                      s_Data: ~
                      s_En: &497 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *495
                        width: 1
                      s_WordEn: ~
                      s_Wr: &498 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *495
                        width: 1
                      s_WrData: ~
                      signals:
                        Addr: *496
                        En: *497
                        Wr: *498
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 7
                  global: *493
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_1
                  numBytes: 0
                  numWords: 0
                  parent: *449
                  portName: tagBanks0
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 0
                  sramPort: *495
                  typeName: SRam
                  verifyConstraints: 1
                tagBanks.1: &499 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 1
                  _instName: tagBanks
                  _interfaces:
                    global: &500 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *499
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *499
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &501 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *500
                        width: 1
                      signals:
                        CLK: *501
                      typeName: ClkIntfc
                    sramPort: &502 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 7
                      component: *499
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *499
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 0
                      s_Addr: &503 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 6
                        parent: *502
                        width: 7
                      s_ByteEn: ~
                      s_Data: ~
                      s_En: &504 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *502
                        width: 1
                      s_WordEn: ~
                      s_Wr: &505 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *502
                        width: 1
                      s_WrData: ~
                      signals:
                        Addr: *503
                        En: *504
                        Wr: *505
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 7
                  global: *500
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_1
                  numBytes: 0
                  numWords: 0
                  parent: *449
                  portName: tagBanks1
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 0
                  sramPort: *502
                  typeName: SRam
                  verifyConstraints: 1
                tagBanks.2: &506 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 2
                  _instName: tagBanks
                  _interfaces:
                    global: &507 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *506
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *506
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &508 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *507
                        width: 1
                      signals:
                        CLK: *508
                      typeName: ClkIntfc
                    sramPort: &509 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 7
                      component: *506
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *506
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 0
                      s_Addr: &510 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 6
                        parent: *509
                        width: 7
                      s_ByteEn: ~
                      s_Data: ~
                      s_En: &511 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *509
                        width: 1
                      s_WordEn: ~
                      s_Wr: &512 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *509
                        width: 1
                      s_WrData: ~
                      signals:
                        Addr: *510
                        En: *511
                        Wr: *512
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 7
                  global: *507
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_1
                  numBytes: 0
                  numWords: 0
                  parent: *449
                  portName: tagBanks2
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 0
                  sramPort: *509
                  typeName: SRam
                  verifyConstraints: 1
                tagBanks.3: &513 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 3
                  _instName: tagBanks
                  _interfaces:
                    global: &514 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *513
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *513
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &515 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *514
                        width: 1
                      signals:
                        CLK: *515
                      typeName: ClkIntfc
                    sramPort: &516 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 7
                      component: *513
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *513
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 0
                      s_Addr: &517 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 6
                        parent: *516
                        width: 7
                      s_ByteEn: ~
                      s_Data: ~
                      s_En: &518 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *516
                        width: 1
                      s_WordEn: ~
                      s_Wr: &519 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *516
                        width: 1
                      s_WrData: ~
                      signals:
                        Addr: *517
                        En: *518
                        Wr: *519
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 7
                  global: *514
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_1
                  numBytes: 0
                  numWords: 0
                  parent: *449
                  portName: tagBanks3
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 0
                  sramPort: *516
                  typeName: SRam
                  verifyConstraints: 1
              _instName: dcache
              _instances: []
              _interfaces:
                dataIntfc: &520 !!perl/hash:IntfcLib::CacheCommonIntfcIn
                  __typeHierarchy: ' CacheCommonIntfcIn '
                  _instName: dataIntfc
                  _interfaces: {}
                  addrWidth: 11
                  component: *449
                  connectMethodsRef: &521
                    CacheCommonIntfcOut: &id10
                      _noname: '{ "DUMMY" }'
                    SRamIntfcIn: &id11
                      _noname: '{ "DUMMY" }'
                  connectedTo: {}
                  insertTestComp: ifNotPresent
                  numBytes: 8
                  parent: *449
                  properties:
                    PIFGUI:parameters:insertTestComp:visible:no: ~
                    PIFGUI:parameters:testComp:visible:no: ~
                    PIFGUI:parameters:testCompLevel:visible:no: ~
                    version: '0.001'
                  ramWidth: 64
                  s_Addr: &522 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    altName: DataCommonAddr
                    connectedTo: []
                    constValues: []
                    instName: Addr
                    isConstant: 0
                    lsb: 0
                    msb: 10
                    parent: *520
                    width: 11
                  s_ByteEn: &523 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    altName: DataCommonByteEn
                    connectedTo: []
                    constValues: []
                    instName: ByteEn
                    isConstant: 0
                    lsb: 0
                    msb: 7
                    parent: *520
                    width: 8
                  s_WrData: &524 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    altName: DataCommonWrData
                    connectedTo: []
                    constValues: []
                    instName: WrData
                    isConstant: 0
                    lsb: 0
                    msb: 63
                    parent: *520
                    width: 64
                  signals:
                    Addr: *522
                    ByteEn: *523
                    WrData: *524
                  testComp: none
                  testCompLevel: top
                  typeName: CacheCommonIntfcIn
                global: &525 !!perl/hash:IntfcLib::ClkIntfc
                  __typeHierarchy: ' ClkIntfc '
                  _instName: global
                  _interfaces: {}
                  component: *449
                  connectMethodsRef: *452
                  connectedTo: {}
                  dir: in
                  parent: *449
                  properties:
                    PIFGUI:parameters:dir:visible:no: ~
                  s_CLK: &526 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    connectedTo: []
                    constValues: []
                    instName: CLK
                    isConstant: 0
                    lsb: 0
                    msb: 0
                    parent: *525
                    width: 1
                  signals:
                    CLK: *526
                  typeName: ClkIntfc
                tagIntfc: &527 !!perl/hash:IntfcLib::CacheCommonIntfcIn
                  __typeHierarchy: ' CacheCommonIntfcIn '
                  _instName: tagIntfc
                  _interfaces: {}
                  addrWidth: 7
                  component: *449
                  connectMethodsRef: *521
                  connectedTo: {}
                  insertTestComp: ifNotPresent
                  numBytes: 0
                  parent: *449
                  properties:
                    PIFGUI:parameters:insertTestComp:visible:no: ~
                    PIFGUI:parameters:testComp:visible:no: ~
                    PIFGUI:parameters:testCompLevel:visible:no: ~
                    version: '0.001'
                  ramWidth: 0
                  s_Addr: &528 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    altName: DataTagAddr
                    connectedTo: []
                    constValues: []
                    instName: Addr
                    isConstant: 0
                    lsb: 0
                    msb: 6
                    parent: *527
                    width: 7
                  s_ByteEn: ~
                  s_WrData: ~
                  signals:
                    Addr: *528
                  testComp: none
                  testCompLevel: top
                  typeName: CacheCommonIntfcIn
              _tag: &529 !!perl/hash:Xtensa::System::Memory
                __typeHierarchy: ' Memory '
                _componentsDB: {}
                _instName: Datatag
                _instances: []
                _interfaces: {}
                accessWidth: 22
                assoc: 4
                attributes:
                - writable
                banks: 1
                busy: 0
                error: none
                errorWidth: 4
                extraBits: 4
                id: 0
                initPattern: 3200965120
                latency: 2
                name: dtag
                parent: *449
                physicalSlices: 1
                pipetype: both
                portName: Datatag
                properties: {}
                psize: 128
                segments: []
                size: 128
                subbanks: 1
                tieLS: 0
                type: DataTag
                typeName: Memory
                verifyConstraints: 1
                vsize: 128
              accessWidth: 64
              addrLatency: 1
              assoc: 4
              banks: 2
              busy: 0
              coherence: 0
              dataAddrWidth: 11
              dataBanks:
              - *450
              - *462
              - *472
              - *482
              dataIntfc: *520
              dataWayIntfc: []
              dynamicWayDisable: 1
              error: none
              errorWidth: 1
              global: *525
              indexLock: 1
              indexType: physical
              initDataPattern: 439041101
              initTagPattern: 3200965120
              isWriteBack: 1
              latency: 2
              lineSize: 128
              linesPerTag: 1
              maxMissCount: 1
              missStart: 32
              moduleName: DataCache
              numBytes: 8
              parent: *448
              physicalSlices: 1
              pipetype: both
              portName: dcache
              properties:
                netlistGenerateModule: ~
                netlistVisible: ~
              resetTCMBasePAddr: 0
              size: 65536
              splitsIntoRAM: 0
              tagAddrWidth: 7
              tagBanks:
              - *492
              - *499
              - *506
              - *513
              tagIntfc: *527
              tagRamWidth: 0
              tagType: physical
              tagWayIntfc: []
              testInstr: 1
              totalSize: 65536
              type: Data
              typeName: DataCache
              verifyConstraints: 1
              wayLock: 0
            icache: &530 !!perl/hash:Xtensa::Processor::InstCache
              __typeHierarchy: ' Cache CacheHW InstCache '
              _componentsDB:
                dataBanks.0: &531 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 0
                  _instName: dataBanks
                  _interfaces:
                    global: &532 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *531
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *531
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &533 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *532
                        width: 1
                      signals:
                        CLK: *533
                      typeName: ClkIntfc
                    sramPort: &534 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 9
                      component: *531
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *531
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 128
                      s_Addr: &535 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 8
                        parent: *534
                        width: 9
                      s_ByteEn: ~
                      s_Data: &536 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 2
                        connectedTo: []
                        constValues: []
                        instName: Data
                        isConstant: 0
                        lsb: 0
                        msb: 127
                        parent: *534
                        width: 128
                      s_En: &537 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *534
                        width: 1
                      s_WordEn: ~
                      s_Wr: &538 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *534
                        width: 1
                      s_WrData: &539 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: WrData
                        isConstant: 0
                        lsb: 0
                        msb: 127
                        parent: *534
                        width: 128
                      signals:
                        Addr: *535
                        Data: *536
                        En: *537
                        Wr: *538
                        WrData: *539
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 9
                  global: *532
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_2
                  numBytes: 0
                  numWords: 0
                  parent: *530
                  portName: dataBanks0
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 128
                  sramPort: *534
                  typeName: SRam
                  verifyConstraints: 1
                dataBanks.1: &540 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 1
                  _instName: dataBanks
                  _interfaces:
                    global: &541 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *540
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *540
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &542 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *541
                        width: 1
                      signals:
                        CLK: *542
                      typeName: ClkIntfc
                    sramPort: &543 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 9
                      component: *540
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *540
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 128
                      s_Addr: &544 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 8
                        parent: *543
                        width: 9
                      s_ByteEn: ~
                      s_Data: &545 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 2
                        connectedTo: []
                        constValues: []
                        instName: Data
                        isConstant: 0
                        lsb: 0
                        msb: 127
                        parent: *543
                        width: 128
                      s_En: &546 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *543
                        width: 1
                      s_WordEn: ~
                      s_Wr: &547 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *543
                        width: 1
                      s_WrData: &548 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: WrData
                        isConstant: 0
                        lsb: 0
                        msb: 127
                        parent: *543
                        width: 128
                      signals:
                        Addr: *544
                        Data: *545
                        En: *546
                        Wr: *547
                        WrData: *548
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 9
                  global: *541
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_2
                  numBytes: 0
                  numWords: 0
                  parent: *530
                  portName: dataBanks1
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 128
                  sramPort: *543
                  typeName: SRam
                  verifyConstraints: 1
                dataBanks.2: &549 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 2
                  _instName: dataBanks
                  _interfaces:
                    global: &550 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *549
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *549
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &551 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *550
                        width: 1
                      signals:
                        CLK: *551
                      typeName: ClkIntfc
                    sramPort: &552 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 9
                      component: *549
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *549
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 128
                      s_Addr: &553 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 8
                        parent: *552
                        width: 9
                      s_ByteEn: ~
                      s_Data: &554 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 2
                        connectedTo: []
                        constValues: []
                        instName: Data
                        isConstant: 0
                        lsb: 0
                        msb: 127
                        parent: *552
                        width: 128
                      s_En: &555 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *552
                        width: 1
                      s_WordEn: ~
                      s_Wr: &556 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *552
                        width: 1
                      s_WrData: &557 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: WrData
                        isConstant: 0
                        lsb: 0
                        msb: 127
                        parent: *552
                        width: 128
                      signals:
                        Addr: *553
                        Data: *554
                        En: *555
                        Wr: *556
                        WrData: *557
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 9
                  global: *550
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_2
                  numBytes: 0
                  numWords: 0
                  parent: *530
                  portName: dataBanks2
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 128
                  sramPort: *552
                  typeName: SRam
                  verifyConstraints: 1
                dataBanks.3: &558 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 3
                  _instName: dataBanks
                  _interfaces:
                    global: &559 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *558
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *558
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &560 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *559
                        width: 1
                      signals:
                        CLK: *560
                      typeName: ClkIntfc
                    sramPort: &561 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 9
                      component: *558
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *558
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 128
                      s_Addr: &562 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 8
                        parent: *561
                        width: 9
                      s_ByteEn: ~
                      s_Data: &563 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 2
                        connectedTo: []
                        constValues: []
                        instName: Data
                        isConstant: 0
                        lsb: 0
                        msb: 127
                        parent: *561
                        width: 128
                      s_En: &564 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *561
                        width: 1
                      s_WordEn: ~
                      s_Wr: &565 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *561
                        width: 1
                      s_WrData: &566 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: WrData
                        isConstant: 0
                        lsb: 0
                        msb: 127
                        parent: *561
                        width: 128
                      signals:
                        Addr: *562
                        Data: *563
                        En: *564
                        Wr: *565
                        WrData: *566
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 9
                  global: *559
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_2
                  numBytes: 0
                  numWords: 0
                  parent: *530
                  portName: dataBanks3
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 128
                  sramPort: *561
                  typeName: SRam
                  verifyConstraints: 1
                tagBanks.0: &567 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 0
                  _instName: tagBanks
                  _interfaces:
                    global: &568 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *567
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *567
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &569 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *568
                        width: 1
                      signals:
                        CLK: *569
                      typeName: ClkIntfc
                    sramPort: &570 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 6
                      component: *567
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *567
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 0
                      s_Addr: &571 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 5
                        parent: *570
                        width: 6
                      s_ByteEn: ~
                      s_Data: ~
                      s_En: &572 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *570
                        width: 1
                      s_WordEn: ~
                      s_Wr: &573 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *570
                        width: 1
                      s_WrData: ~
                      signals:
                        Addr: *571
                        En: *572
                        Wr: *573
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 6
                  global: *568
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_3
                  numBytes: 0
                  numWords: 0
                  parent: *530
                  portName: tagBanks0
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 0
                  sramPort: *570
                  typeName: SRam
                  verifyConstraints: 1
                tagBanks.1: &574 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 1
                  _instName: tagBanks
                  _interfaces:
                    global: &575 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *574
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *574
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &576 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *575
                        width: 1
                      signals:
                        CLK: *576
                      typeName: ClkIntfc
                    sramPort: &577 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 6
                      component: *574
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *574
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 0
                      s_Addr: &578 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 5
                        parent: *577
                        width: 6
                      s_ByteEn: ~
                      s_Data: ~
                      s_En: &579 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *577
                        width: 1
                      s_WordEn: ~
                      s_Wr: &580 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *577
                        width: 1
                      s_WrData: ~
                      signals:
                        Addr: *578
                        En: *579
                        Wr: *580
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 6
                  global: *575
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_3
                  numBytes: 0
                  numWords: 0
                  parent: *530
                  portName: tagBanks1
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 0
                  sramPort: *577
                  typeName: SRam
                  verifyConstraints: 1
                tagBanks.2: &581 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 2
                  _instName: tagBanks
                  _interfaces:
                    global: &582 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *581
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *581
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &583 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *582
                        width: 1
                      signals:
                        CLK: *583
                      typeName: ClkIntfc
                    sramPort: &584 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 6
                      component: *581
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *581
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 0
                      s_Addr: &585 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 5
                        parent: *584
                        width: 6
                      s_ByteEn: ~
                      s_Data: ~
                      s_En: &586 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *584
                        width: 1
                      s_WordEn: ~
                      s_Wr: &587 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *584
                        width: 1
                      s_WrData: ~
                      signals:
                        Addr: *585
                        En: *586
                        Wr: *587
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 6
                  global: *582
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_3
                  numBytes: 0
                  numWords: 0
                  parent: *530
                  portName: tagBanks2
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 0
                  sramPort: *584
                  typeName: SRam
                  verifyConstraints: 1
                tagBanks.3: &588 !!perl/hash:CompLib::SRam
                  __typeHierarchy: ' SRam '
                  _componentsDB: {}
                  _index: 3
                  _instName: tagBanks
                  _interfaces:
                    global: &589 !!perl/hash:IntfcLib::ClkIntfc
                      __typeHierarchy: ' ClkIntfc '
                      _instName: global
                      _interfaces: {}
                      component: *588
                      connectMethodsRef: *452
                      connectedTo: {}
                      dir: in
                      parent: *588
                      properties:
                        PIFGUI:parameters:dir:visible:no: ~
                      s_CLK: &590 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: CLK
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *589
                        width: 1
                      signals:
                        CLK: *590
                      typeName: ClkIntfc
                    sramPort: &591 !!perl/hash:IntfcLib::SRamIntfcIn
                      __typeHierarchy: ' SRamIntfcIn '
                      _instName: sramPort
                      _interfaces: {}
                      addrWidth: 6
                      component: *588
                      connectMethodsRef: *455
                      connectedTo: {}
                      insertTestComp: ifNotPresent
                      numBytes: 0
                      numWords: 0
                      parent: *588
                      properties:
                        PIFGUI:parameters:insertTestComp:visible:no: ~
                        PIFGUI:parameters:testComp:visible:no: ~
                        PIFGUI:parameters:testCompLevel:visible:no: ~
                        version: '0.001'
                      ramWidth: 0
                      s_Addr: &592 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Addr
                        isConstant: 0
                        lsb: 0
                        msb: 5
                        parent: *591
                        width: 6
                      s_ByteEn: ~
                      s_Data: ~
                      s_En: &593 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: En
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *591
                        width: 1
                      s_WordEn: ~
                      s_Wr: &594 !!perl/hash:Xtensa::PIFware::Wire
                        _direction: 1
                        connectedTo: []
                        constValues: []
                        instName: Wr
                        isConstant: 0
                        lsb: 0
                        msb: 0
                        parent: *591
                        width: 1
                      s_WrData: ~
                      signals:
                        Addr: *592
                        En: *593
                        Wr: *594
                      testComp: none
                      testCompLevel: top
                      typeName: SRamIntfcIn
                  addrWidth: 6
                  global: *589
                  hardwareModel: Xtensa/Hardware/common/verilog/SRam.v.tpp
                  moduleName: SRam_3
                  numBytes: 0
                  numWords: 0
                  parent: *530
                  portName: tagBanks3
                  properties:
                    PIFGUI:abrev:SRam: ~
                    netlistVisible: ~
                    simulationHardware: ~
                    version: '0.001'
                  ramWidth: 0
                  sramPort: *591
                  typeName: SRam
                  verifyConstraints: 1
              _instName: icache
              _instances: []
              _interfaces:
                dataIntfc: &595 !!perl/hash:IntfcLib::CacheCommonIntfcIn
                  __typeHierarchy: ' CacheCommonIntfcIn '
                  _instName: dataIntfc
                  _interfaces: {}
                  addrWidth: 9
                  component: *530
                  connectMethodsRef: *521
                  connectedTo: {}
                  insertTestComp: ifNotPresent
                  numBytes: 0
                  parent: *530
                  properties:
                    PIFGUI:parameters:insertTestComp:visible:no: ~
                    PIFGUI:parameters:testComp:visible:no: ~
                    PIFGUI:parameters:testCompLevel:visible:no: ~
                    version: '0.001'
                  ramWidth: 128
                  s_Addr: &596 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    altName: DataCommonAddr
                    connectedTo: []
                    constValues: []
                    instName: Addr
                    isConstant: 0
                    lsb: 0
                    msb: 8
                    parent: *595
                    width: 9
                  s_ByteEn: ~
                  s_WrData: &597 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    altName: DataCommonWrData
                    connectedTo: []
                    constValues: []
                    instName: WrData
                    isConstant: 0
                    lsb: 0
                    msb: 127
                    parent: *595
                    width: 128
                  signals:
                    Addr: *596
                    WrData: *597
                  testComp: none
                  testCompLevel: top
                  typeName: CacheCommonIntfcIn
                global: &598 !!perl/hash:IntfcLib::ClkIntfc
                  __typeHierarchy: ' ClkIntfc '
                  _instName: global
                  _interfaces: {}
                  component: *530
                  connectMethodsRef: *452
                  connectedTo: {}
                  dir: in
                  parent: *530
                  properties:
                    PIFGUI:parameters:dir:visible:no: ~
                  s_CLK: &599 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    connectedTo: []
                    constValues: []
                    instName: CLK
                    isConstant: 0
                    lsb: 0
                    msb: 0
                    parent: *598
                    width: 1
                  signals:
                    CLK: *599
                  typeName: ClkIntfc
                tagIntfc: &600 !!perl/hash:IntfcLib::CacheCommonIntfcIn
                  __typeHierarchy: ' CacheCommonIntfcIn '
                  _instName: tagIntfc
                  _interfaces: {}
                  addrWidth: 6
                  component: *530
                  connectMethodsRef: *521
                  connectedTo: {}
                  insertTestComp: ifNotPresent
                  numBytes: 0
                  parent: *530
                  properties:
                    PIFGUI:parameters:insertTestComp:visible:no: ~
                    PIFGUI:parameters:testComp:visible:no: ~
                    PIFGUI:parameters:testCompLevel:visible:no: ~
                    version: '0.001'
                  ramWidth: 0
                  s_Addr: &601 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    altName: DataTagAddr
                    connectedTo: []
                    constValues: []
                    instName: Addr
                    isConstant: 0
                    lsb: 0
                    msb: 5
                    parent: *600
                    width: 6
                  s_ByteEn: ~
                  s_WrData: ~
                  signals:
                    Addr: *601
                  testComp: none
                  testCompLevel: top
                  typeName: CacheCommonIntfcIn
              _tag: &602 !!perl/hash:Xtensa::System::Memory
                __typeHierarchy: ' Memory '
                _componentsDB: {}
                _instName: Insttag
                _instances: []
                _interfaces: {}
                accessWidth: 22
                assoc: 4
                attributes:
                - writable
                banks: 1
                busy: 0
                error: none
                errorWidth: 4
                extraBits: 3
                id: 0
                initPattern: 2882400000
                latency: 2
                name: itag
                parent: *530
                physicalSlices: 1
                pipetype: both
                portName: Insttag
                properties: {}
                psize: 64
                segments: []
                size: 64
                subbanks: 1
                tieLS: 0
                type: InstTag
                typeName: Memory
                verifyConstraints: 1
                vsize: 64
              accessWidth: 128
              assoc: 4
              banks: 1
              busy: 0
              coherence: 0
              dataAddrWidth: 9
              dataBanks:
              - *531
              - *540
              - *549
              - *558
              dataIntfc: *595
              dataWayIntfc: []
              dynamicWayDisable: 1
              error: none
              errorWidth: 4
              global: *598
              indexLock: 1
              indexType: physical
              initDataPattern: 2779096485
              initTagPattern: 2882400000
              isWriteBack: 0
              latency: 2
              lineSize: 128
              linesPerTag: 1
              maxMissCount: 1
              missStart: 32
              moduleName: InstCache
              numBytes: 16
              parent: *448
              physicalSlices: 1
              pipetype: both
              portName: icache
              properties:
                netlistGenerateModule: ~
                netlistVisible: ~
              resetTCMBasePAddr: 0
              size: 32768
              splitsIntoRAM: 0
              tagAddrWidth: 6
              tagBanks:
              - *567
              - *574
              - *581
              - *588
              tagIntfc: *600
              tagRamWidth: 0
              tagType: physical
              tagWayIntfc: []
              testInstr: 1
              totalSize: 32768
              type: Inst
              typeName: InstCache
              verifyConstraints: 1
              wayLock: 0
            xt: &603 !!perl/hash:xpg_hifi4_MockingBird_PROD
              ArithmeticExceptionInterface: 0
              ClkGateFuncUnit: 1
              ClkGateGlobal: 1
              ConfigKey0: 2243592081
              ConfigKey1: 1844557611
              Div32: 1
              ILAentries: 0
              IRdropPort: 0
              IsaUseDEPC: 1
              MAC16ImplementsMul16: 0
              MPCoherencySupport: 0
              Mul16: 1
              Mul32: 1
              Mulh: 0
              OCD: &604 !!perl/hash:Xtensa::Processor::OCD
                DebugExternalInterrupt: 1
                DebugLoadStoreDDR: 1
                DebugUseDIRArray: 0
                __typeHierarchy: ' OCD '
                _componentsDB: {}
                _instName: OCD
                _interfaces: {}
                moduleName: OCD
                parent: *603
                portName: OCD
                properties: {}
                typeName: OCD
                verifyConstraints: 1
              PSOCoreRetention: none
              PSODomains: none
              SW_Assumes_DPFPU: 0
              SW_Assumes_SPFPU: 1
              SW_FunctionalSafety: 0
              TIEFilename: MATHFUN_V4.tie
              TargetHWConfigID0: 3221467782
              TargetHWConfigID1: 675838524
              TargetHWEarliestVersion: LX7.1.1
              TargetHWUniqueID: 0
              TargetHWVersion: LX7.1.1
              TargetHW_EarliestMajor: '2810'
              TargetHW_EarliestMicro: 0
              TargetHW_EarliestMinor: '1'
              TargetHW_EarliestVNum: 281010
              TargetHW_Major: '2810'
              TargetHW_Micro: 0
              TargetHW_Minor: '1'
              TargetHW_VNum: 281010
              VectorFPU2005: 0
              __typeHierarchy: ' Processor xpg_hifi4_MockingBird_PROD '
              _componentsDB:
                OCD: *604
                _loadStoreUnits.0: &605 !!perl/hash:Xtensa::Processor::LoadStore
                  __typeHierarchy: ' LoadStore '
                  _componentsDB: {}
                  _index: 0
                  _instName: _loadStoreUnits
                  _interfaces: {}
                  cache: *449
                  cacheAccessWidth: 64
                  cacheSize: 65536
                  connected:
                    Cache0: 1
                    PIF: 1
                  id: 0
                  interfaces:
                  - *449
                  lsInterfaces:
                  - DataCache
                  - DataPIF
                  - DataPort0
                  - DataRAM0
                  - DataRAM1
                  - DataROM0
                  - UnifiedRAM0
                  memAccessLatency: 2
                  moduleName: LoadStore
                  numOfStoreBuffers: ~
                  numOfStoreTagBuffers: 4
                  paddrBits: 32
                  parent: *603
                  portName: _loadStoreUnits0
                  ports: []
                  properties: {}
                  rams: []
                  roms: []
                  type: LoadStore
                  typeName: LoadStore
                  vaddrBits: 32
                  verifyConstraints: 1
                _loadStoreUnits.1: &606 !!perl/hash:Xtensa::Processor::LoadStore
                  __typeHierarchy: ' LoadStore '
                  _componentsDB: {}
                  _index: 1
                  _instName: _loadStoreUnits
                  _interfaces: {}
                  cache: *449
                  cacheAccessWidth: 64
                  cacheSize: 65536
                  connected:
                    Cache0: 1
                    PIF: 1
                  id: 1
                  interfaces:
                  - *449
                  lsInterfaces:
                  - DataCache
                  - DataPIF
                  - DataPort0
                  - DataRAM0
                  - DataRAM1
                  - DataROM0
                  - UnifiedRAM0
                  memAccessLatency: 2
                  moduleName: LoadStore_1
                  numOfStoreBuffers: ~
                  numOfStoreTagBuffers: 4
                  paddrBits: 32
                  parent: *603
                  portName: _loadStoreUnits1
                  ports: []
                  properties: {}
                  rams: []
                  roms: []
                  type: LoadStore
                  typeName: LoadStore
                  vaddrBits: 32
                  verifyConstraints: 1
                axi: &607 !!perl/hash:Xtensa::Processor::AXI
                  __typeHierarchy: ' AXI '
                  _componentsDB: {}
                  _instName: axi
                  _interfaces: {}
                  aceLite: 0
                  axiECC: none
                  axiSecInterface: 0
                  axitype: AXI4
                  axiwidth: 32
                  fullAce: 0
                  moduleName: AXI
                  parent: *603
                  portName: axi
                  properties: {}
                  registerPIF: 0
                  slaveIDwidth: 16
                  slaveReqCntlDepth: 4
                  slaveReqDataDepth: 8
                  slaveRespDepth: 8
                  typeName: AXI
                  verifyConstraints: 1
                cacheAttribute: &608 !!perl/hash:Xtensa::Processor::CacheAttribute
                  __typeHierarchy: ' CacheAttribute '
                  _componentsDB: {}
                  _instName: cacheAttribute
                  _interfaces: {}
                  amBitsMap:
                    Allocate: 2
                    Coherent: 6
                    Exception: 0
                    Guard: 5
                    HitCache: 1
                    Isolate: 4
                    WriteThru: 3
                  fetchAccessModes:
                    Bypass: 0
                    Cached: 6
                    Exception: 1
                    Isolate: 18
                    NACached: 2
                  fetchAttrMap:
                  - 1
                  - 6
                  - 0
                  - 6
                  - 6
                  - 6
                  - 0
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  fetchAttrRawMap:
                  - 1
                  - 6
                  - 0
                  - 6
                  - 6
                  - 6
                  - 0
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 1
                  id: 0
                  loadAccessModes:
                    Bypass: 0
                    BypassG: 32
                    Cached: 6
                    CachedG: 38
                    CohCached: 70
                    Exception: 1
                    Isolate: 18
                    NACached: 2
                    NACachedG: 34
                  loadAttrMap:
                  - 2
                  - 6
                  - 32
                  - 1
                  - 6
                  - 6
                  - 32
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  loadAttrRawMap:
                  - 2
                  - 6
                  - 32
                  - 1
                  - 70
                  - 6
                  - 32
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 1
                  moduleName: CacheAttribute
                  parent: *603
                  pifAttrBits:
                    Bufferable: 16
                    Cacheable: 32
                    Instruction: 512
                    Privilege: 1024
                    ReadAlloc: 128
                    User: 15
                    WriteAlloc: 256
                    Writeback: 64
                    reserved: 2048
                  pifAttrMap:
                  - 48
                  - 176
                  - 0
                  - 176
                  - 496
                  - 240
                  - 16
                  - 0
                  - 0
                  - 0
                  - 0
                  - 0
                  - 0
                  - 0
                  - 0
                  - 0
                  pifAttrValids:
                    Bypass: 0
                    BypassBuf: 16
                    CachedNA: 48
                    WriteBack: 496
                    WriteBackNA: 240
                    WriteThru: 176
                  portName: cacheAttribute
                  properties:
                    hardware: ~
                    version: '0.001'
                  storeAccessModes:
                    Bypass: 40
                    CohWriteBack: 102
                    Exception: 1
                    Isolate: 50
                    WriteAlloc: 46
                    WriteBack: 38
                    WriteBackNoAlloc: 34
                    WriteThru: 42
                  storeAttrMap:
                  - 42
                  - 42
                  - 40
                  - 1
                  - 38
                  - 34
                  - 40
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  - 1
                  storeAttrRawMap:
                  - 42
                  - 42
                  - 40
                  - 1
                  - 102
                  - 34
                  - 40
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 255
                  - 1
                  typeName: CacheAttribute
                  verifyConstraints: 1
                core: &609 !!perl/hash:Xtensa::Processor::Core
                  Abs: 1
                  Addx: 1
                  BranchPredictedTaken: 0
                  Call4and12: 1
                  ConditionalStore: 0
                  Const16: 0
                  Const16replacesMac16: 0
                  DEPBITS: 0
                  ExportCoreStatesToUserTIE: 0
                  ExtL32R: 0
                  InterruptDistributor: 0
                  L0IBuffer: 1
                  L0IBufferSize: 256
                  L32R: 1
                  L32RnoReplay: 1
                  LS2Imem: 0
                  Loops: 1
                  MPRunStall: 0
                  SWExtL32R: 0
                  SW_ABI: windowed
                  SW_CLibrary: xclib
                  SW_Const32: 0
                  SW_Erratum_Fix:
                  - 0
                  SW_FloatingPointABI: 1
                  SW_UseFloatingPoint: 1
                  SW_memmap_cacheattr_reset: default
                  Synchronization: 1
                  TIETracePort: 0
                  WideInstr: 1
                  __typeHierarchy: ' Core '
                  _componentsDB: {}
                  _instName: core
                  _interfaces: {}
                  addressWidth: 32
                  byteEnableWidth: 8
                  contextStateList:
                  - AR
                  - WINDOWSTART
                  - WINDOWBASE
                  dataUsePIF: 1
                  dataWidth: 32
                  earlyRestart: 1
                  exceptionArch: XEA_UNKNOWN
                  exceptionDetails: 1
                  exceptions: 1
                  exclusiveContaminationWindowBytes: 8
                  exclusiveMaxBytes: 0
                  externalExceptionArch: 0
                  haltArch: 0
                  ifetchLatency: 2
                  impreciseExceptions: 0
                  instUsePIF: 1
                  instfetchsize: 16
                  instructionWidth: 88
                  interruptStackLimit: 0
                  isBigEndian: 0
                  isLittleEndian: 1
                  kernelStackLimit: 0
                  masterExclusiveAccess: 1
                  maxInstructionSize: 11
                  memoryOrder: LittleEndian
                  moduleName: Core
                  newExceptionArch: 1
                  numContexts: 1
                  numExclusiveMonitors: 1
                  numExternalExclusiveMasters: 0
                  numMaxPifWriteRequests: 16
                  numOfMiscRegs: 4
                  pageableStack: 0
                  pageableStackLimit: 0
                  parent: *603
                  perfCounterCount: 8
                  physicalAddressWidth: 32
                  pifArbitraryByteEnables: 1
                  pifCriticalWordFirst: 1
                  pifDataTracePort: 1
                  pifInReqRouteIdBits: 0
                  pifInboundWriteResponse: 0
                  pifOutReqIdBits: 6
                  pifReadDataAddressBits: 3
                  pifReadDataBits: 64
                  pifReadDataBytes: 8
                  pifTracePort: 1
                  pifWriteDataAddressBits: 3
                  pifWriteDataBits: 64
                  pifWriteDataBytes: 8
                  pifWriteResponse: 1
                  pipeAStage: 1
                  pipeBStage: 1
                  pipeDStage: 9
                  pipeEStage: 1
                  pipeMStage: 3
                  pipeWStage: 4
                  portName: core
                  pr: *603
                  properties:
                    PIFGUI:abrev:XT: ~
                  slaveExclusiveAccess: 0
                  threadptr: 1
                  tieUnrestrictedInstrWidths: 0
                  tieUseStoreByteDisable: 1
                  tieUseWideStore: 1
                  typeName: Core
                  usePerformanceCounter: 0
                  usePerformanceCounterER: 1
                  verifyConstraints: 1
                  virtualAddressWidth: 32
                  wideInstHoldingBuffer: 1
                  writeBufferBypassAddrBits: 8
                debug: &610 !!perl/hash:Xtensa::Processor::Debug
                  __typeHierarchy: ' Debug '
                  _componentsDB: {}
                  _instName: debug
                  _interfaces: {}
                  dvaTrapCount: 2
                  interruptLevel: 4
                  ivaTrapCount: 2
                  moduleName: Debug
                  parent: *603
                  portName: debug
                  properties: {}
                  typeName: Debug
                  verifyConstraints: 1
                env: &611 !!perl/hash:hifi4_MockingBird_PROD_Environment
                  __typeHierarchy: ' Environment hifi4_MockingBird_PROD_Environment '
                  _componentsDB:
                    build: &612 !!perl/hash:Xtensa::Environment::Build
                      __typeHierarchy: ' Build '
                      _componentsDB: {}
                      _instName: build
                      _interfaces: {}
                      buildDiags: 1
                      buildEmul: no
                      buildHW: 1
                      buildXTBoard: no
                      buildXTBoardFreq: 30
                      compatCoware: 0
                      compatCustomer: 0
                      compatLinux: 0
                      compatNucleus: 1
                      compatRedboot: 0
                      compatSeamless: 0
                      compatVxworks: 0
                      compatXTOS: 1
                      configReg0: 3221467782
                      configReg1: 675838524
                      configReg2: 968865
                      expirationDate: 0
                      licenseID: 0
                      mode: Production
                      moduleName: Build
                      parent: *611
                      portName: build
                      properties:
                        evalMessage: |-
                          CAUTION:
                          This Synthesis, Verification or Layout run is invalid for implementation in
                          silicon because it is based on an evaluation build. Evaluation builds will
                          not operate properly in silicon. Evaluation builds are for analysis only.
                          If this run is for production you should return to the Xtensa Processor
                          Generator and perform a production build. Only a production build will
                          operate properly in silicon.\n\n
                      typeName: Build
                      uniqueID: 555580
                      useCoware: 0
                      useLinux: 0
                      useNucleus: 0
                      useRedboot: 0
                      useSeamless: 0
                      useVxworks: 0
                      useXTOS: 1
                      userCID: 14794
                      verifyConstraints: 1
                      version: !!perl/hash:Xtensa::Version
                        current_release: &613 !!perl/hash:Xtensa::ProductVersion
                          hidden_names: &614 {}
                          lineno: 412
                          major: 14000
                          micro: ~
                          minor: 1
                          name: '14.01'
                          names: &615
                          - '14.01'
                          patch: ~
                          release: RI-2019.1
                          shortsuffix: ''
                          suffix: ''
                          tag: sw
                        current_sw_version: *613
                        current_versions:
                          hw:
                          - &616 !!perl/hash:Xtensa::ProductVersion
                            configid_scheme: '1100'
                            configid_version: 161
                            hidden_names: &617 {}
                            lineno: 411
                            major: '2810'
                            micro: ~
                            minor: '1'
                            name: LX7.1.1
                            names: &618
                            - NX1.1.1
                            - LX7.1.1
                            options: ''
                            release: RI-2019.1
                            suffix: ''
                            tag: hw
                          sw:
                          - *613
                        release_tags_ref:
                          ra-2004.1:
                            hw:
                            - &619 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 3
                              hidden_names: &620
                                TE0.0.0: 1
                              lineno: 242
                              major: '2100'
                              micro: ~
                              minor: '0'
                              names: &621
                              - LX1.0.0
                              - TE0.0.0
                              options: ''
                              release: RA-2004.1
                              tag: hw
                            rel:
                            - &622 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *620
                              lineno: 242
                              names: *621
                              release: RA-2004.1
                              tag: rel
                            - &623 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &624
                                BV: 1
                                BearValley: 1
                                T2010.0: 1
                              lineno: 243
                              names: &625
                              - 6.0.0
                              - BearValley
                              - BV
                              - T2010.0
                              release: RA-2004.1
                              tag: rel
                            sw:
                            - &626 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *624
                              lineno: 243
                              major: 6000
                              micro: ~
                              minor: 0
                              names: *625
                              patch: 0
                              release: RA-2004.1
                              tag: sw
                          ra-2005.1:
                            hw:
                            - &627 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 20
                              hidden_names: &628
                                TE0.0.1: 1
                              lineno: 244
                              major: '2100'
                              micro: ~
                              minor: '1'
                              names: &629
                              - LX1.0.1
                              - TE0.0.1
                              options: ''
                              release: RA-2005.1
                              tag: hw
                            rel:
                            - &630 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *628
                              lineno: 244
                              names: *629
                              release: RA-2005.1
                              tag: rel
                            - &631 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &632 {}
                              lineno: 245
                              names: &633
                              - 6.0.1
                              release: RA-2005.1
                              tag: rel
                            sw:
                            - &634 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *632
                              lineno: 245
                              major: 6000
                              micro: ~
                              minor: 1
                              names: *633
                              patch: 0
                              release: RA-2005.1
                              tag: sw
                          ra-2005.2:
                            hw:
                            - &635 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 21
                              hidden_names: &636
                                TE0.0.2: 1
                              lineno: 246
                              major: '2100'
                              micro: ~
                              minor: '2'
                              names: &637
                              - LX1.0.2
                              - TE0.0.2
                              options: ''
                              release: RA-2005.2
                              tag: hw
                            rel:
                            - &638 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *636
                              lineno: 246
                              names: *637
                              release: RA-2005.2
                              tag: rel
                            - &639 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &640 {}
                              lineno: 247
                              names: &641
                              - 6.0.2
                              release: RA-2005.2
                              tag: rel
                            sw:
                            - &642 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *640
                              lineno: 247
                              major: 6000
                              micro: ~
                              minor: 2
                              names: *641
                              patch: 0
                              release: RA-2005.2
                              tag: sw
                          ra-2005.3:
                            hw:
                            - &643 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 22
                              hidden_names: &644
                                TE0.0.3: 1
                              lineno: 248
                              major: '2100'
                              micro: ~
                              minor: '3'
                              names: &645
                              - LX1.0.3
                              - X6.0.3
                              - TE0.0.3
                              options: ''
                              release: RA-2005.3
                              tag: hw
                            rel:
                            - &646 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *644
                              lineno: 248
                              names: *645
                              release: RA-2005.3
                              tag: rel
                            - &647 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &648 {}
                              lineno: 249
                              names: &649
                              - 6.0.3
                              release: RA-2005.3
                              tag: rel
                            sw:
                            - &650 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *648
                              lineno: 249
                              major: 6000
                              micro: ~
                              minor: 3
                              names: *649
                              patch: 0
                              release: RA-2005.3
                              tag: sw
                          ra-2006.4:
                            hw:
                            - &651 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 23
                              hidden_names: &652
                                TE0.0.4: 1
                              lineno: 250
                              major: '2100'
                              micro: ~
                              minor: '4'
                              names: &653
                              - LX1.0.4
                              - X6.0.4
                              - TE0.0.4
                              options: ''
                              release: RA-2006.4
                              tag: hw
                            rel:
                            - &654 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *652
                              lineno: 250
                              names: *653
                              release: RA-2006.4
                              tag: rel
                            - &655 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &656 {}
                              lineno: 251
                              names: &657
                              - 6.0.4
                              release: RA-2006.4
                              tag: rel
                            sw:
                            - &658 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *656
                              lineno: 251
                              major: 6000
                              micro: ~
                              minor: 4
                              names: *657
                              patch: 0
                              release: RA-2006.4
                              tag: sw
                          ra-2006.5:
                            hw:
                            - &659 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 24
                              hidden_names: &660
                                TE0.0.5: 1
                              lineno: 252
                              major: '2100'
                              micro: ~
                              minor: '5'
                              names: &661
                              - LX1.0.5
                              - X6.0.5
                              - TE0.0.5
                              options: ''
                              release: RA-2006.5
                              tag: hw
                            rel:
                            - &662 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *660
                              lineno: 252
                              names: *661
                              release: RA-2006.5
                              tag: rel
                            - &663 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &664 {}
                              lineno: 253
                              names: &665
                              - 6.0.5
                              release: RA-2006.5
                              tag: rel
                            sw:
                            - &666 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *664
                              lineno: 253
                              major: 6000
                              micro: ~
                              minor: 5
                              names: *665
                              patch: 0
                              release: RA-2006.5
                              tag: sw
                          ra-2006.6:
                            hw:
                            - &667 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 25
                              hidden_names: &668
                                TE0.0.6: 1
                              lineno: 254
                              major: '2100'
                              micro: ~
                              minor: '6'
                              names: &669
                              - LX1.0.6
                              - X6.0.6
                              - TE0.0.6
                              options: ''
                              release: RA-2006.6
                              tag: hw
                            rel:
                            - &670 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *668
                              lineno: 254
                              names: *669
                              release: RA-2006.6
                              tag: rel
                            - &671 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &672 {}
                              lineno: 255
                              names: &673
                              - 6.0.6
                              release: RA-2006.6
                              tag: rel
                            sw:
                            - &674 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *672
                              lineno: 255
                              major: 6000
                              micro: ~
                              minor: 6
                              names: *673
                              patch: 0
                              release: RA-2006.6
                              tag: sw
                          ra-2007.7:
                            hw:
                            - &675 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 26
                              hidden_names: &676
                                TE0.0.7: 1
                              lineno: 256
                              major: '2100'
                              micro: ~
                              minor: '7'
                              names: &677
                              - LX1.0.7
                              - X6.0.7
                              - TE0.0.7
                              options: ''
                              release: RA-2007.7
                              tag: hw
                            rel:
                            - &678 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *676
                              lineno: 256
                              names: *677
                              release: RA-2007.7
                              tag: rel
                            - &679 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &680 {}
                              lineno: 257
                              names: &681
                              - 6.0.7
                              release: RA-2007.7
                              tag: rel
                            sw:
                            - &682 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *680
                              lineno: 257
                              major: 6000
                              micro: ~
                              minor: 7
                              names: *681
                              patch: 0
                              release: RA-2007.7
                              tag: sw
                          ra-2008.8:
                            hw:
                            - &683 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 27
                              hidden_names: &684
                                TE0.0.8: 1
                              lineno: 258
                              major: '2100'
                              micro: ~
                              minor: '8'
                              names: &685
                              - LX1.0.8
                              - X6.0.8
                              - TE0.0.8
                              options: ''
                              release: RA-2008.8
                              tag: hw
                            rel:
                            - &686 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *684
                              lineno: 258
                              names: *685
                              release: RA-2008.8
                              tag: rel
                            - &687 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &688 {}
                              lineno: 259
                              names: &689
                              - 6.0.8
                              release: RA-2008.8
                              tag: rel
                            sw:
                            - &690 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *688
                              lineno: 259
                              major: 6000
                              micro: ~
                              minor: 8
                              names: *689
                              patch: 0
                              release: RA-2008.8
                              tag: sw
                          rb-2006.0:
                            hw:
                            - &691 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 48
                              hidden_names: &692
                                TE0.1.0: 1
                              lineno: 263
                              major: '2200'
                              micro: ~
                              minor: '0'
                              names: &693
                              - LX2.0.0
                              - X7.0.0
                              - TE0.1.0
                              options: ''
                              release: RB-2006.0
                              tag: hw
                            rel:
                            - &694 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *692
                              lineno: 263
                              names: *693
                              release: RB-2006.0
                              tag: rel
                            - &695 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &696
                                BadgerPass: 1
                              lineno: 264
                              names: &697
                              - 7.0.0
                              - BadgerPass
                              release: RB-2006.0
                              tag: rel
                            sw:
                            - &698 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *696
                              lineno: 264
                              major: 7000
                              micro: ~
                              minor: 0
                              names: *697
                              patch: 0
                              release: RB-2006.0
                              tag: sw
                          rb-2007.1:
                            hw:
                            - &699 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 49
                              hidden_names: &700
                                TE0.1.1: 1
                              lineno: 265
                              major: '2200'
                              micro: ~
                              minor: '1'
                              names: &701
                              - LX2.0.1
                              - X7.0.1
                              - TE0.1.1
                              options: ''
                              release: RB-2007.1
                              tag: hw
                            rel:
                            - &702 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *700
                              lineno: 265
                              names: *701
                              release: RB-2007.1
                              tag: rel
                            - &703 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &704 {}
                              lineno: 266
                              names: &705
                              - 7.0.1
                              release: RB-2007.1
                              tag: rel
                            sw:
                            - &706 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *704
                              lineno: 266
                              major: 7000
                              micro: ~
                              minor: 1
                              names: *705
                              patch: 0
                              release: RB-2007.1
                              tag: sw
                          rb-2007.2:
                            hw:
                            - &707 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 52
                              hidden_names: &708
                                TE0.2.0: 1
                              lineno: 270
                              major: '2210'
                              micro: ~
                              minor: '0'
                              names: &709
                              - LX2.1.0
                              - X7.1.0
                              - TE0.2.0
                              options: ''
                              release: RB-2007.2
                              tag: hw
                            rel:
                            - &710 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *708
                              lineno: 270
                              names: *709
                              release: RB-2007.2
                              tag: rel
                            - &711 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &712 {}
                              lineno: 271
                              names: &713
                              - 7.1.0
                              release: RB-2007.2
                              tag: rel
                            sw:
                            - &714 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *712
                              lineno: 271
                              major: 7010
                              micro: ~
                              minor: 0
                              names: *713
                              patch: 0
                              release: RB-2007.2
                              tag: sw
                          rb-2007.2-mp:
                            hw:
                            - &715 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 64
                              hidden_names: &716
                                TE0.2.8-MP: 1
                              lineno: 282
                              major: '2211'
                              micro: ~
                              minor: '0'
                              names: &717
                              - LX2.1.8-MP
                              - X7.1.8-MP
                              - TE0.2.8-MP
                              options: ''
                              release: RB-2007.2-MP
                              tag: hw
                            rel:
                            - &718 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *716
                              lineno: 282
                              names: *717
                              release: RB-2007.2-MP
                              tag: rel
                            - &719 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &720
                                2Wire: 1
                              lineno: 283
                              names: &721
                              - 7.1.8-MP
                              - 2Wire
                              release: RB-2007.2-MP
                              tag: rel
                            sw:
                            - &722 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *720
                              lineno: 283
                              major: 7011
                              micro: ~
                              minor: 0
                              names: *721
                              patch: 0
                              release: RB-2007.2-MP
                              tag: sw
                          rb-2008.3:
                            hw:
                            - &723 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 53
                              hidden_names: &724
                                TE0.2.1: 1
                              lineno: 272
                              major: '2210'
                              micro: ~
                              minor: '1'
                              names: &725
                              - LX2.1.1
                              - X7.1.1
                              - TE0.2.1
                              options: ''
                              release: RB-2008.3
                              tag: hw
                            rel:
                            - &726 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *724
                              lineno: 272
                              names: *725
                              release: RB-2008.3
                              tag: rel
                            - &727 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &728 {}
                              lineno: 273
                              names: &729
                              - 7.1.1
                              release: RB-2008.3
                              tag: rel
                            sw:
                            - &730 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *728
                              lineno: 273
                              major: 7010
                              micro: ~
                              minor: 1
                              names: *729
                              patch: 0
                              release: RB-2008.3
                              tag: sw
                          rb-2008.4:
                            hw:
                            - &731 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 54
                              hidden_names: &732
                                TE0.2.2: 1
                              lineno: 274
                              major: '2210'
                              micro: ~
                              minor: '2'
                              names: &733
                              - LX2.1.2
                              - X7.1.2
                              - TE0.2.2
                              options: ''
                              release: RB-2008.4
                              tag: hw
                            rel:
                            - &734 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *732
                              lineno: 274
                              names: *733
                              release: RB-2008.4
                              tag: rel
                            - &735 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &736 {}
                              lineno: 275
                              names: &737
                              - 7.1.2
                              release: RB-2008.4
                              tag: rel
                            sw:
                            - &738 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *736
                              lineno: 275
                              major: 7010
                              micro: ~
                              minor: 2
                              names: *737
                              patch: 0
                              release: RB-2008.4
                              tag: sw
                          rb-2009.5:
                            hw:
                            - &739 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 55
                              hidden_names: &740
                                TE0.2.3: 1
                              lineno: 276
                              major: '2210'
                              micro: ~
                              minor: '3'
                              names: &741
                              - LX2.1.3
                              - X7.1.3
                              - TE0.2.3
                              options: ''
                              release: RB-2009.5
                              tag: hw
                            rel:
                            - &742 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *740
                              lineno: 276
                              names: *741
                              release: RB-2009.5
                              tag: rel
                            - &743 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &744 {}
                              lineno: 277
                              names: &745
                              - 7.1.3
                              release: RB-2009.5
                              tag: rel
                            sw:
                            - &746 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *744
                              lineno: 277
                              major: 7010
                              micro: ~
                              minor: 3
                              names: *745
                              patch: 0
                              release: RB-2009.5
                              tag: sw
                          rc-2009.0:
                            hw:
                            - &747 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 65
                              hidden_names: &748
                                TE0.3.0: 1
                              lineno: 287
                              major: '2300'
                              micro: ~
                              minor: '0'
                              names: &749
                              - LX3.0.0
                              - X8.0.0
                              - MX1.0.0
                              - TE0.3.0
                              options: ''
                              release: RC-2009.0
                              tag: hw
                            rel:
                            - &750 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *748
                              lineno: 287
                              names: *749
                              release: RC-2009.0
                              tag: rel
                            - &751 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &752
                                Boreal: 1
                              lineno: 288
                              names: &753
                              - 8.0.0
                              - Boreal
                              release: RC-2009.0
                              tag: rel
                            sw:
                            - &754 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *752
                              lineno: 288
                              major: 8000
                              micro: ~
                              minor: 0
                              names: *753
                              patch: 0
                              release: RC-2009.0
                              tag: sw
                          rc-2010.1:
                            hw:
                            - &755 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 66
                              hidden_names: &756
                                TE0.3.1: 1
                              lineno: 289
                              major: '2300'
                              micro: ~
                              minor: '1'
                              names: &757
                              - LX3.0.1
                              - X8.0.1
                              - MX1.0.1
                              - TE0.3.1
                              options: ''
                              release: RC-2010.1
                              tag: hw
                            rel:
                            - &758 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *756
                              lineno: 289
                              names: *757
                              release: RC-2010.1
                              tag: rel
                            - &759 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &760 {}
                              lineno: 290
                              names: &761
                              - 8.0.1
                              release: RC-2010.1
                              tag: rel
                            sw:
                            - &762 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *760
                              lineno: 290
                              major: 8000
                              micro: ~
                              minor: 1
                              names: *761
                              patch: 0
                              release: RC-2010.1
                              tag: sw
                          rc-2010.2:
                            hw:
                            - &763 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 67
                              hidden_names: &764
                                TE0.3.2: 1
                              lineno: 291
                              major: '2300'
                              micro: ~
                              minor: '2'
                              names: &765
                              - LX3.0.2
                              - X8.0.2
                              - MX1.0.2
                              - TE0.3.2
                              options: ''
                              release: RC-2010.2
                              tag: hw
                            rel:
                            - &766 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *764
                              lineno: 291
                              names: *765
                              release: RC-2010.2
                              tag: rel
                            - &767 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &768 {}
                              lineno: 292
                              names: &769
                              - 8.0.2
                              release: RC-2010.2
                              tag: rel
                            sw:
                            - &770 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *768
                              lineno: 292
                              major: 8000
                              micro: ~
                              minor: 2
                              names: *769
                              patch: 0
                              release: RC-2010.2
                              tag: sw
                          rc-2011.3:
                            hw:
                            - &771 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 68
                              hidden_names: &772
                                TE0.3.3: 1
                              lineno: 293
                              major: '2300'
                              micro: ~
                              minor: '3'
                              names: &773
                              - LX3.0.3
                              - X8.0.3
                              - MX1.0.3
                              - TE0.3.3
                              options: ''
                              release: RC-2011.3
                              tag: hw
                            rel:
                            - &774 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *772
                              lineno: 293
                              names: *773
                              release: RC-2011.3
                              tag: rel
                            - &775 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &776 {}
                              lineno: 294
                              names: &777
                              - 8.0.3
                              release: RC-2011.3
                              tag: rel
                            sw:
                            - &778 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *776
                              lineno: 294
                              major: 8000
                              micro: ~
                              minor: 3
                              names: *777
                              patch: 0
                              release: RC-2011.3
                              tag: sw
                          rd-2010.0:
                            hw:
                            - &779 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 80
                              hidden_names: &780
                                TE0.4.0: 1
                              lineno: 299
                              major: '2400'
                              micro: ~
                              minor: '0'
                              names: &781
                              - LX4.0.0
                              - X9.0.0
                              - MX1.1.0
                              - TX1.0.0
                              - TE0.4.0
                              options: ''
                              release: RD-2010.0
                              tag: hw
                            rel:
                            - &782 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *780
                              lineno: 299
                              names: *781
                              release: RD-2010.0
                              tag: rel
                            - &783 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &784
                                Cottonwood: 1
                              lineno: 300
                              names: &785
                              - 9.0.0
                              - Cottonwood
                              release: RD-2010.0
                              tag: rel
                            sw:
                            - &786 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *784
                              lineno: 300
                              major: 9000
                              micro: ~
                              minor: 0
                              names: *785
                              patch: 0
                              release: RD-2010.0
                              tag: sw
                          rd-2011.1:
                            hw:
                            - &787 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 81
                              hidden_names: &788
                                TE0.4.1: 1
                              lineno: 301
                              major: '2400'
                              micro: ~
                              minor: '1'
                              names: &789
                              - LX4.0.1
                              - X9.0.1
                              - MX1.1.1
                              - TX1.0.1
                              - TE0.4.1
                              options: ''
                              release: RD-2011.1
                              tag: hw
                            rel:
                            - &790 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *788
                              lineno: 301
                              names: *789
                              release: RD-2011.1
                              tag: rel
                            - &791 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &792 {}
                              lineno: 302
                              names: &793
                              - 9.0.1
                              release: RD-2011.1
                              tag: rel
                            sw:
                            - &794 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *792
                              lineno: 302
                              major: 9000
                              micro: ~
                              minor: 1
                              names: *793
                              patch: 0
                              release: RD-2011.1
                              tag: sw
                          rd-2011.2:
                            hw:
                            - &795 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 82
                              hidden_names: &796
                                TE0.4.2: 1
                              lineno: 303
                              major: '2400'
                              micro: ~
                              minor: '2'
                              names: &797
                              - LX4.0.2
                              - X9.0.2
                              - MX1.1.2
                              - TX1.0.2
                              - TE0.4.2
                              options: ''
                              release: RD-2011.2
                              tag: hw
                            rel:
                            - &798 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *796
                              lineno: 303
                              names: *797
                              release: RD-2011.2
                              tag: rel
                            - &799 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &800 {}
                              lineno: 304
                              names: &801
                              - 9.0.2
                              release: RD-2011.2
                              tag: rel
                            sw:
                            - &802 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *800
                              lineno: 304
                              major: 9000
                              micro: ~
                              minor: 2
                              names: *801
                              patch: 0
                              release: RD-2011.2
                              tag: sw
                          rd-2011.3:
                            hw:
                            - &803 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 83
                              hidden_names: &804
                                TE0.4.3: 1
                              lineno: 305
                              major: '2400'
                              micro: ~
                              minor: '3'
                              names: &805
                              - LX4.0.3
                              - X9.0.3
                              - MX1.1.3
                              - TX1.0.3
                              - TE0.4.3
                              options: ''
                              release: RD-2011.3
                              tag: hw
                            rel:
                            - &806 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *804
                              lineno: 305
                              names: *805
                              release: RD-2011.3
                              tag: rel
                            - &807 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &808 {}
                              lineno: 306
                              names: &809
                              - 9.0.3
                              release: RD-2011.3
                              tag: rel
                            sw:
                            - &810 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *808
                              lineno: 306
                              major: 9000
                              micro: ~
                              minor: 3
                              names: *809
                              patch: 0
                              release: RD-2011.3
                              tag: sw
                          rd-2012.4:
                            hw:
                            - &811 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 84
                              hidden_names: &812
                                TE0.4.4: 1
                              lineno: 307
                              major: '2400'
                              micro: ~
                              minor: '4'
                              names: &813
                              - LX4.0.4
                              - X9.0.4
                              - MX1.1.4
                              - TX1.0.4
                              - TE0.4.4
                              options: ''
                              release: RD-2012.4
                              tag: hw
                            rel:
                            - &814 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *812
                              lineno: 307
                              names: *813
                              release: RD-2012.4
                              tag: rel
                            - &815 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &816 {}
                              lineno: 308
                              names: &817
                              - 9.0.4
                              release: RD-2012.4
                              tag: rel
                            sw:
                            - &818 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *816
                              lineno: 308
                              major: 9000
                              micro: ~
                              minor: 4
                              names: *817
                              patch: 0
                              release: RD-2012.4
                              tag: sw
                          rd-2012.5:
                            hw:
                            - &819 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 85
                              hidden_names: &820
                                TE0.4.5: 1
                              lineno: 309
                              major: '2400'
                              micro: ~
                              minor: '5'
                              names: &821
                              - LX4.0.5
                              - X9.0.5
                              - MX1.1.5
                              - TX1.0.5
                              - TE0.4.5
                              options: ''
                              release: RD-2012.5
                              tag: hw
                            rel:
                            - &822 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *820
                              lineno: 309
                              names: *821
                              release: RD-2012.5
                              tag: rel
                            - &823 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &824 {}
                              lineno: 310
                              names: &825
                              - 9.0.5
                              release: RD-2012.5
                              tag: rel
                            sw:
                            - &826 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *824
                              lineno: 310
                              major: 9000
                              micro: ~
                              minor: 5
                              names: *825
                              patch: 0
                              release: RD-2012.5
                              tag: sw
                          re-2012.0:
                            hw:
                            - &827 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 96
                              hidden_names: &828
                                TE0.5.0: 1
                                TX2.0.0: 1
                              lineno: 319
                              major: '2500'
                              micro: ~
                              minor: '0'
                              names: &829
                              - LX5.0.0
                              - X10.0.0
                              - MX1.2.0
                              - TX2.0.0
                              - TE0.5.0
                              options: ''
                              release: RE-2012.0
                              tag: hw
                            rel:
                            - &830 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *828
                              lineno: 319
                              names: *829
                              release: RE-2012.0
                              tag: rel
                            - &831 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &832
                                Eagleridge: 1
                              lineno: 320
                              names: &833
                              - 10.0.0
                              - Eagleridge
                              release: RE-2012.0
                              tag: rel
                            sw:
                            - &834 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *832
                              lineno: 320
                              major: 10000
                              micro: ~
                              minor: 0
                              names: *833
                              patch: 0
                              release: RE-2012.0
                              tag: sw
                          re-2012.1:
                            hw:
                            - &835 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 97
                              hidden_names: &836
                                TE0.5.1: 1
                                TX2.0.1: 1
                              lineno: 322
                              major: '2500'
                              micro: ~
                              minor: '1'
                              names: &837
                              - LX5.0.1
                              - X10.0.1
                              - MX1.2.1
                              - TX2.0.1
                              - TE0.5.1
                              options: ''
                              release: RE-2012.1
                              tag: hw
                            rel:
                            - &838 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *836
                              lineno: 322
                              names: *837
                              release: RE-2012.1
                              tag: rel
                            - &839 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &840 {}
                              lineno: 323
                              names: &841
                              - 10.0.1
                              release: RE-2012.1
                              tag: rel
                            sw:
                            - &842 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *840
                              lineno: 323
                              major: 10000
                              micro: ~
                              minor: 1
                              names: *841
                              patch: 0
                              release: RE-2012.1
                              tag: sw
                          re-2013.2:
                            hw:
                            - &843 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 98
                              hidden_names: &844
                                TE0.5.2: 1
                                TX2.0.2: 1
                              lineno: 325
                              major: '2500'
                              micro: ~
                              minor: '2'
                              names: &845
                              - LX5.0.2
                              - X10.0.2
                              - MX1.2.2
                              - TX2.0.2
                              - TE0.5.2
                              options: ''
                              release: RE-2013.2
                              tag: hw
                            rel:
                            - &846 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *844
                              lineno: 325
                              names: *845
                              release: RE-2013.2
                              tag: rel
                            - &847 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &848 {}
                              lineno: 326
                              names: &849
                              - 10.0.2
                              release: RE-2013.2
                              tag: rel
                            sw:
                            - &850 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *848
                              lineno: 326
                              major: 10000
                              micro: ~
                              minor: 2
                              names: *849
                              patch: 0
                              release: RE-2013.2
                              tag: sw
                          re-2013.3:
                            hw:
                            - &851 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 99
                              hidden_names: &852
                                TE0.5.3: 1
                                TX2.0.3: 1
                              lineno: 327
                              major: '2500'
                              micro: ~
                              minor: '3'
                              names: &853
                              - LX5.0.3
                              - X10.0.3
                              - MX1.2.3
                              - TX2.0.3
                              - TE0.5.3
                              options: ''
                              release: RE-2013.3
                              tag: hw
                            rel:
                            - &854 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *852
                              lineno: 327
                              names: *853
                              release: RE-2013.3
                              tag: rel
                            - &855 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &856 {}
                              lineno: 328
                              names: &857
                              - 10.0.3
                              release: RE-2013.3
                              tag: rel
                            sw:
                            - &858 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *856
                              lineno: 328
                              major: 10000
                              micro: ~
                              minor: 3
                              names: *857
                              patch: 0
                              release: RE-2013.3
                              tag: sw
                          re-2013.4:
                            hw:
                            - &859 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 100
                              hidden_names: &860
                                TE0.5.4: 1
                                TX2.0.4: 1
                              lineno: 329
                              major: '2500'
                              micro: ~
                              minor: '4'
                              names: &861
                              - LX5.0.4
                              - X10.0.4
                              - MX1.2.4
                              - TX2.0.4
                              - TE0.5.4
                              options: ''
                              release: RE-2013.4
                              tag: hw
                            rel:
                            - &862 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *860
                              lineno: 329
                              names: *861
                              release: RE-2013.4
                              tag: rel
                            - &863 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &864 {}
                              lineno: 330
                              names: &865
                              - 10.0.4
                              release: RE-2013.4
                              tag: rel
                            sw:
                            - &866 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *864
                              lineno: 330
                              major: 10000
                              micro: ~
                              minor: 4
                              names: *865
                              patch: 0
                              release: RE-2013.4
                              tag: sw
                          re-2014.5:
                            hw:
                            - &867 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 101
                              hidden_names: &868
                                TE0.5.5: 1
                                TX2.0.5: 1
                              lineno: 331
                              major: '2500'
                              micro: ~
                              minor: '5'
                              names: &869
                              - LX5.0.5
                              - X10.0.5
                              - MX1.2.5
                              - TX2.0.5
                              - TE0.5.5
                              options: ''
                              release: RE-2014.5
                              tag: hw
                            rel:
                            - &870 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *868
                              lineno: 331
                              names: *869
                              release: RE-2014.5
                              tag: rel
                            - &871 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &872 {}
                              lineno: 332
                              names: &873
                              - 10.0.5
                              release: RE-2014.5
                              tag: rel
                            sw:
                            - &874 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *872
                              lineno: 332
                              major: 10000
                              micro: ~
                              minor: 5
                              names: *873
                              patch: 0
                              release: RE-2014.5
                              tag: sw
                          re-2015.6:
                            hw:
                            - &875 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 102
                              hidden_names: &876
                                TE0.5.6: 1
                                TX2.0.6: 1
                              lineno: 333
                              major: '2500'
                              micro: ~
                              minor: '6'
                              names: &877
                              - LX5.0.6
                              - X10.0.6
                              - MX1.2.6
                              - TX2.0.6
                              - TE0.5.6
                              options: ''
                              release: RE-2015.6
                              tag: hw
                            rel:
                            - &878 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *876
                              lineno: 333
                              names: *877
                              release: RE-2015.6
                              tag: rel
                            - &879 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &880 {}
                              lineno: 334
                              names: &881
                              - 10.0.6
                              release: RE-2015.6
                              tag: rel
                            sw:
                            - &882 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *880
                              lineno: 334
                              major: 10000
                              micro: ~
                              minor: 6
                              names: *881
                              patch: 0
                              release: RE-2015.6
                              tag: sw
                          rf-2014.0:
                            hw:
                            - &883 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 112
                              hidden_names: &884
                                TE0.6.0: 1
                                TX3.0.0: 1
                              lineno: 338
                              major: '2600'
                              micro: ~
                              minor: '0'
                              names: &885
                              - LX6.0.0
                              - X11.0.0
                              - MX1.3.0
                              - TX3.0.0
                              - TE0.6.0
                              options: ''
                              release: RF-2014.0
                              tag: hw
                            rel:
                            - &886 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *884
                              lineno: 338
                              names: *885
                              release: RF-2014.0
                              tag: rel
                            - &887 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &888
                                Eaglenest: 1
                              lineno: 339
                              names: &889
                              - 11.0.0
                              - Eaglenest
                              release: RF-2014.0
                              tag: rel
                            sw:
                            - &890 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *888
                              lineno: 339
                              major: 11000
                              micro: ~
                              minor: 0
                              names: *889
                              patch: 0
                              release: RF-2014.0
                              tag: sw
                          rf-2014.1:
                            hw:
                            - &891 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 113
                              hidden_names: &892 {}
                              lineno: 340
                              major: '2600'
                              micro: ~
                              minor: '1'
                              names: &893
                              - LX6.0.1
                              - X11.0.1
                              options: ''
                              release: RF-2014.1
                              tag: hw
                            rel:
                            - &894 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *892
                              lineno: 340
                              names: *893
                              release: RF-2014.1
                              tag: rel
                            - &895 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &896 {}
                              lineno: 341
                              names: &897
                              - 11.0.1
                              release: RF-2014.1
                              tag: rel
                            sw:
                            - &898 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *896
                              lineno: 341
                              major: 11000
                              micro: ~
                              minor: 1
                              names: *897
                              patch: 0
                              release: RF-2014.1
                              tag: sw
                          rf-2015.2:
                            hw:
                            - &899 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 114
                              hidden_names: &900 {}
                              lineno: 342
                              major: '2600'
                              micro: ~
                              minor: '2'
                              names: &901
                              - LX6.0.2
                              - X11.0.2
                              options: ''
                              release: RF-2015.2
                              tag: hw
                            rel:
                            - &902 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *900
                              lineno: 342
                              names: *901
                              release: RF-2015.2
                              tag: rel
                            - &903 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &904 {}
                              lineno: 343
                              names: &905
                              - 11.0.2
                              release: RF-2015.2
                              tag: rel
                            sw:
                            - &906 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *904
                              lineno: 343
                              major: 11000
                              micro: ~
                              minor: 2
                              names: *905
                              patch: 0
                              release: RF-2015.2
                              tag: sw
                          rf-2015.3:
                            hw:
                            - &907 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 115
                              hidden_names: &908 {}
                              lineno: 344
                              major: '2600'
                              micro: ~
                              minor: '3'
                              names: &909
                              - LX6.0.3
                              - X11.0.3
                              options: ''
                              release: RF-2015.3
                              tag: hw
                            rel:
                            - &910 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *908
                              lineno: 344
                              names: *909
                              release: RF-2015.3
                              tag: rel
                            - &911 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &912 {}
                              lineno: 345
                              names: &913
                              - 11.0.3
                              release: RF-2015.3
                              tag: rel
                            sw:
                            - &914 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *912
                              lineno: 345
                              major: 11000
                              micro: ~
                              minor: 3
                              names: *913
                              patch: 0
                              release: RF-2015.3
                              tag: sw
                          rf-2016.4:
                            hw:
                            - &915 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 116
                              hidden_names: &916 {}
                              lineno: 346
                              major: '2600'
                              micro: ~
                              minor: '4'
                              names: &917
                              - LX6.0.4
                              - X11.0.4
                              options: ''
                              release: RF-2016.4
                              tag: hw
                            rel:
                            - &918 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *916
                              lineno: 346
                              names: *917
                              release: RF-2016.4
                              tag: rel
                            - &919 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &920 {}
                              lineno: 347
                              names: &921
                              - 11.0.4
                              release: RF-2016.4
                              tag: rel
                            sw:
                            - &922 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *920
                              lineno: 347
                              major: 11000
                              micro: ~
                              minor: 4
                              names: *921
                              patch: 0
                              release: RF-2016.4
                              tag: sw
                          rg-2015.0:
                            hw:
                            - &923 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 128
                              hidden_names: &924 {}
                              lineno: 351
                              major: '2700'
                              micro: ~
                              minor: '0'
                              names: &925
                              - LX7.0.0
                              options: ''
                              release: RG-2015.0
                              tag: hw
                            rel:
                            - &926 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *924
                              lineno: 351
                              names: *925
                              release: RG-2015.0
                              tag: rel
                            - &927 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &928
                                Foxhill: 1
                              lineno: 352
                              names: &929
                              - 12.0.0
                              - Foxhill
                              release: RG-2015.0
                              tag: rel
                            sw:
                            - &930 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *928
                              lineno: 352
                              major: 12000
                              micro: ~
                              minor: 0
                              names: *929
                              patch: 0
                              release: RG-2015.0
                              tag: sw
                          rg-2015.1:
                            hw:
                            - &931 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 129
                              hidden_names: &932 {}
                              lineno: 353
                              major: '2700'
                              micro: ~
                              minor: '1'
                              names: &933
                              - LX7.0.1
                              options: ''
                              release: RG-2015.1
                              tag: hw
                            rel:
                            - &934 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *932
                              lineno: 353
                              names: *933
                              release: RG-2015.1
                              tag: rel
                            - &935 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &936 {}
                              lineno: 354
                              names: &937
                              - 12.0.1
                              release: RG-2015.1
                              tag: rel
                            sw:
                            - &938 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *936
                              lineno: 354
                              major: 12000
                              micro: ~
                              minor: 1
                              names: *937
                              patch: 0
                              release: RG-2015.1
                              tag: sw
                          rg-2015.2:
                            hw:
                            - &939 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 130
                              hidden_names: &940 {}
                              lineno: 355
                              major: '2700'
                              micro: ~
                              minor: '2'
                              names: &941
                              - LX7.0.2
                              options: ''
                              release: RG-2015.2
                              tag: hw
                            rel:
                            - &942 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *940
                              lineno: 355
                              names: *941
                              release: RG-2015.2
                              tag: rel
                            - &943 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &944 {}
                              lineno: 356
                              names: &945
                              - 12.0.2
                              release: RG-2015.2
                              tag: rel
                            sw:
                            - &946 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *944
                              lineno: 356
                              major: 12000
                              micro: ~
                              minor: 2
                              names: *945
                              patch: 0
                              release: RG-2015.2
                              tag: sw
                          rg-2016.3:
                            hw:
                            - &947 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 131
                              hidden_names: &948 {}
                              lineno: 357
                              major: '2700'
                              micro: ~
                              minor: '3'
                              names: &949
                              - LX7.0.3
                              options: ''
                              release: RG-2016.3
                              tag: hw
                            rel:
                            - &950 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *948
                              lineno: 357
                              names: *949
                              release: RG-2016.3
                              tag: rel
                            - &951 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &952 {}
                              lineno: 358
                              names: &953
                              - 12.0.3
                              release: RG-2016.3
                              tag: rel
                            sw:
                            - &954 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *952
                              lineno: 358
                              major: 12000
                              micro: ~
                              minor: 3
                              names: *953
                              patch: 0
                              release: RG-2016.3
                              tag: sw
                          rg-2016.4:
                            hw:
                            - &955 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 132
                              hidden_names: &956 {}
                              lineno: 359
                              major: '2700'
                              micro: ~
                              minor: '4'
                              names: &957
                              - LX7.0.4
                              options: ''
                              release: RG-2016.4
                              tag: hw
                            rel:
                            - &958 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *956
                              lineno: 359
                              names: *957
                              release: RG-2016.4
                              tag: rel
                            - &959 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &960 {}
                              lineno: 360
                              names: &961
                              - 12.0.4
                              release: RG-2016.4
                              tag: rel
                            sw:
                            - &962 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *960
                              lineno: 360
                              major: 12000
                              micro: ~
                              minor: 4
                              names: *961
                              patch: 0
                              release: RG-2016.4
                              tag: sw
                          rg-2017.5:
                            hw:
                            - &963 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 133
                              hidden_names: &964 {}
                              lineno: 361
                              major: '2700'
                              micro: ~
                              minor: '5'
                              names: &965
                              - LX7.0.5
                              options: ''
                              release: RG-2017.5
                              tag: hw
                            rel:
                            - &966 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *964
                              lineno: 361
                              names: *965
                              release: RG-2017.5
                              tag: rel
                            - &967 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &968 {}
                              lineno: 362
                              names: &969
                              - 12.0.5
                              release: RG-2017.5
                              tag: rel
                            sw:
                            - &970 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *968
                              lineno: 362
                              major: 12000
                              micro: ~
                              minor: 5
                              names: *969
                              patch: 0
                              release: RG-2017.5
                              tag: sw
                          rg-2017.6:
                            hw:
                            - &971 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 134
                              hidden_names: &972 {}
                              lineno: 363
                              major: '2700'
                              micro: ~
                              minor: '6'
                              names: &973
                              - LX7.0.6
                              options: ''
                              release: RG-2017.6
                              tag: hw
                            rel:
                            - &974 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *972
                              lineno: 363
                              names: *973
                              release: RG-2017.6
                              tag: rel
                            - &975 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &976 {}
                              lineno: 364
                              names: &977
                              - 12.0.6
                              release: RG-2017.6
                              tag: rel
                            sw:
                            - &978 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *976
                              lineno: 364
                              major: 12000
                              micro: ~
                              minor: 6
                              names: *977
                              patch: 0
                              release: RG-2017.6
                              tag: sw
                          rg-2017.7:
                            hw:
                            - &979 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 135
                              hidden_names: &980 {}
                              lineno: 365
                              major: '2700'
                              micro: ~
                              minor: '7'
                              names: &981
                              - LX7.0.7
                              options: ''
                              release: RG-2017.7
                              tag: hw
                            rel:
                            - &982 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *980
                              lineno: 365
                              names: *981
                              release: RG-2017.7
                              tag: rel
                            - &983 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &984 {}
                              lineno: 366
                              names: &985
                              - 12.0.7
                              release: RG-2017.7
                              tag: rel
                            sw:
                            - &986 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *984
                              lineno: 366
                              major: 12000
                              micro: ~
                              minor: 7
                              names: *985
                              patch: 0
                              release: RG-2017.7
                              tag: sw
                          rg-2017.8:
                            hw:
                            - &987 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 136
                              hidden_names: &988 {}
                              lineno: 367
                              major: '2700'
                              micro: ~
                              minor: '8'
                              names: &989
                              - LX7.0.8
                              options: ''
                              release: RG-2017.8
                              tag: hw
                            rel:
                            - &990 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *988
                              lineno: 367
                              names: *989
                              release: RG-2017.8
                              tag: rel
                            - &991 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &992 {}
                              lineno: 368
                              names: &993
                              - 12.0.8
                              release: RG-2017.8
                              tag: rel
                            sw:
                            - &994 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *992
                              lineno: 368
                              major: 12000
                              micro: ~
                              minor: 8
                              names: *993
                              patch: 0
                              release: RG-2017.8
                              tag: sw
                          rg-2018.10:
                            hw:
                            - &995 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 138
                              hidden_names: &996 {}
                              lineno: 371
                              major: '2700'
                              micro: ~
                              minor: '10'
                              names: &997
                              - LX7.0.10
                              options: ''
                              release: RG-2018.10
                              tag: hw
                            rel:
                            - &998 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *996
                              lineno: 371
                              names: *997
                              release: RG-2018.10
                              tag: rel
                            - &999 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1000 {}
                              lineno: 372
                              names: &1001
                              - 12.0.10
                              release: RG-2018.10
                              tag: rel
                            sw:
                            - &1002 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1000
                              lineno: 372
                              major: 12000
                              micro: ~
                              minor: 10
                              names: *1001
                              patch: 0
                              release: RG-2018.10
                              tag: sw
                          rg-2018.11:
                            hw:
                            - &1003 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 139
                              hidden_names: &1004 {}
                              lineno: 373
                              major: '2700'
                              micro: ~
                              minor: '11'
                              names: &1005
                              - LX7.0.11
                              options: ''
                              release: RG-2018.11
                              tag: hw
                            rel:
                            - &1006 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1004
                              lineno: 373
                              names: *1005
                              release: RG-2018.11
                              tag: rel
                            - &1007 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1008 {}
                              lineno: 374
                              names: &1009
                              - 12.0.11
                              release: RG-2018.11
                              tag: rel
                            sw:
                            - &1010 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1008
                              lineno: 374
                              major: 12000
                              micro: ~
                              minor: 11
                              names: *1009
                              patch: 0
                              release: RG-2018.11
                              tag: sw
                          rg-2018.9:
                            hw:
                            - &1011 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 137
                              hidden_names: &1012 {}
                              lineno: 369
                              major: '2700'
                              micro: ~
                              minor: '9'
                              names: &1013
                              - LX7.0.9
                              options: ''
                              release: RG-2018.9
                              tag: hw
                            rel:
                            - &1014 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1012
                              lineno: 369
                              names: *1013
                              release: RG-2018.9
                              tag: rel
                            - &1015 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1016 {}
                              lineno: 370
                              names: &1017
                              - 12.0.9
                              release: RG-2018.9
                              tag: rel
                            sw:
                            - &1018 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1016
                              lineno: 370
                              major: 12000
                              micro: ~
                              minor: 9
                              names: *1017
                              patch: 0
                              release: RG-2018.9
                              tag: sw
                          rg-2019.12:
                            hw:
                            - &1019 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 140
                              hidden_names: &1020 {}
                              lineno: 375
                              major: '2700'
                              micro: ~
                              minor: '12'
                              names: &1021
                              - LX7.0.12
                              options: ''
                              release: RG-2019.12
                              tag: hw
                            rel:
                            - &1022 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1020
                              lineno: 375
                              names: *1021
                              release: RG-2019.12
                              tag: rel
                            - &1023 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1024 {}
                              lineno: 376
                              names: &1025
                              - 12.0.12
                              release: RG-2019.12
                              tag: rel
                            sw:
                            - &1026 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1024
                              lineno: 376
                              major: 12000
                              micro: ~
                              minor: 12
                              names: *1025
                              patch: 0
                              release: RG-2019.12
                              tag: sw
                          rh-2016.0:
                            hw:
                            - &1027 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 144
                              hidden_names: &1028
                                LX7.0.16: 1
                              lineno: 380
                              major: '2800'
                              micro: ~
                              minor: '0'
                              names: &1029
                              - NX1.0.0
                              - LX7.0.16
                              options: ''
                              release: RH-2016.0
                              tag: hw
                            rel:
                            - &1030 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1028
                              lineno: 380
                              names: *1029
                              release: RH-2016.0
                              tag: rel
                            - &1031 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1032
                                Hotham: 1
                              lineno: 381
                              names: &1033
                              - 13.0.0
                              - Hotham
                              release: RH-2016.0
                              tag: rel
                            sw:
                            - &1034 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1032
                              lineno: 381
                              major: 13000
                              micro: ~
                              minor: 0
                              names: *1033
                              patch: 0
                              release: RH-2016.0
                              tag: sw
                          rh-2016.1:
                            hw:
                            - &1035 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 145
                              hidden_names: &1036
                                LX7.0.17: 1
                              lineno: 382
                              major: '2800'
                              micro: ~
                              minor: '1'
                              names: &1037
                              - NX1.0.1
                              - LX7.0.17
                              options: ''
                              release: RH-2016.1
                              tag: hw
                            rel:
                            - &1038 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1036
                              lineno: 382
                              names: *1037
                              release: RH-2016.1
                              tag: rel
                            - &1039 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1040 {}
                              lineno: 383
                              names: &1041
                              - 13.0.1
                              release: RH-2016.1
                              tag: rel
                            sw:
                            - &1042 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1040
                              lineno: 383
                              major: 13000
                              micro: ~
                              minor: 1
                              names: *1041
                              patch: 0
                              release: RH-2016.1
                              tag: sw
                          rh-2017.2:
                            hw:
                            - &1043 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 146
                              hidden_names: &1044
                                LX7.0.18: 1
                              lineno: 384
                              major: '2800'
                              micro: ~
                              minor: '2'
                              names: &1045
                              - NX1.0.2
                              - LX7.0.18
                              options: ''
                              release: RH-2017.2
                              tag: hw
                            rel:
                            - &1046 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1044
                              lineno: 384
                              names: *1045
                              release: RH-2017.2
                              tag: rel
                            - &1047 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1048 {}
                              lineno: 385
                              names: &1049
                              - 13.0.2
                              release: RH-2017.2
                              tag: rel
                            sw:
                            - &1050 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1048
                              lineno: 385
                              major: 13000
                              micro: ~
                              minor: 2
                              names: *1049
                              patch: 0
                              release: RH-2017.2
                              tag: sw
                          rh-2017.3:
                            hw:
                            - &1051 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 147
                              hidden_names: &1052
                                LX7.0.19: 1
                              lineno: 387
                              major: '2800'
                              micro: ~
                              minor: '3'
                              names: &1053
                              - NX1.0.3
                              - LX7.0.19
                              options: ''
                              release: RH-2017.3
                              tag: hw
                            rel:
                            - &1054 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1052
                              lineno: 387
                              names: *1053
                              release: RH-2017.3
                              tag: rel
                            - &1055 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1056
                                Homewood: 1
                              lineno: 388
                              names: &1057
                              - 13.0.3
                              - Homewood
                              release: RH-2017.3
                              tag: rel
                            sw:
                            - &1058 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1056
                              lineno: 388
                              major: 13000
                              micro: ~
                              minor: 3
                              names: *1057
                              patch: 0
                              release: RH-2017.3
                              tag: sw
                          rh-2017.4:
                            hw:
                            - &1059 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 148
                              hidden_names: &1060
                                LX7.0.20: 1
                              lineno: 389
                              major: '2800'
                              micro: ~
                              minor: '4'
                              names: &1061
                              - NX1.0.4
                              - LX7.0.20
                              options: ''
                              release: RH-2017.4
                              tag: hw
                            rel:
                            - &1062 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1060
                              lineno: 389
                              names: *1061
                              release: RH-2017.4
                              tag: rel
                            - &1063 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1064 {}
                              lineno: 390
                              names: &1065
                              - 13.0.4
                              release: RH-2017.4
                              tag: rel
                            sw:
                            - &1066 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1064
                              lineno: 390
                              major: 13000
                              micro: ~
                              minor: 4
                              names: *1065
                              patch: 0
                              release: RH-2017.4
                              tag: sw
                          rh-2018.5:
                            hw:
                            - &1067 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 149
                              hidden_names: &1068
                                LX7.0.21: 1
                              lineno: 391
                              major: '2800'
                              micro: ~
                              minor: '5'
                              names: &1069
                              - NX1.0.5
                              - LX7.0.21
                              options: ''
                              release: RH-2018.5
                              tag: hw
                            rel:
                            - &1070 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1068
                              lineno: 391
                              names: *1069
                              release: RH-2018.5
                              tag: rel
                            - &1071 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1072 {}
                              lineno: 392
                              names: &1073
                              - 13.0.5
                              release: RH-2018.5
                              tag: rel
                            sw:
                            - &1074 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1072
                              lineno: 392
                              major: 13000
                              micro: ~
                              minor: 5
                              names: *1073
                              patch: 0
                              release: RH-2018.5
                              tag: sw
                          rh-2018.6:
                            hw:
                            - &1075 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 150
                              hidden_names: &1076
                                LX7.0.22: 1
                              lineno: 393
                              major: '2800'
                              micro: ~
                              minor: '6'
                              names: &1077
                              - NX1.0.6
                              - LX7.0.22
                              options: ''
                              release: RH-2018.6
                              tag: hw
                            rel:
                            - &1078 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1076
                              lineno: 393
                              names: *1077
                              release: RH-2018.6
                              tag: rel
                            - &1079 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1080 {}
                              lineno: 394
                              names: &1081
                              - 13.0.6
                              release: RH-2018.6
                              tag: rel
                            sw:
                            - &1082 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1080
                              lineno: 394
                              major: 13000
                              micro: ~
                              minor: 6
                              names: *1081
                              patch: 0
                              release: RH-2018.6
                              tag: sw
                          rh-2018.7:
                            hw:
                            - &1083 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 151
                              hidden_names: &1084
                                LX7.0.23: 1
                              lineno: 395
                              major: '2800'
                              micro: ~
                              minor: '7'
                              names: &1085
                              - NX1.0.7
                              - LX7.0.23
                              options: ''
                              release: RH-2018.7
                              tag: hw
                            rel:
                            - &1086 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1084
                              lineno: 395
                              names: *1085
                              release: RH-2018.7
                              tag: rel
                            - &1087 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1088 {}
                              lineno: 396
                              names: &1089
                              - 13.0.7
                              release: RH-2018.7
                              tag: rel
                            sw:
                            - &1090 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1088
                              lineno: 396
                              major: 13000
                              micro: ~
                              minor: 7
                              names: *1089
                              patch: 0
                              release: RH-2018.7
                              tag: sw
                          ri-2018.0:
                            hw:
                            - &1091 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 151
                              hidden_names: &1092
                                LX7.0.23.1: 1
                                NX1.0.7.1: 1
                              lineno: 403
                              major: '2800'
                              micro: ~
                              minor: '7'
                              names: &1093
                              - NX1.0.7.1
                              - LX7.0.23.1
                              options: ''
                              release: RI-2018.0
                              tag: hw
                            - &1094 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 160
                              hidden_names: &1095
                                Innsbruck: 1
                              lineno: 404
                              major: '2810'
                              micro: ~
                              minor: '0'
                              names: &1096
                              - NX1.1.0
                              - LX7.1.0
                              - Innsbruck
                              options: ''
                              release: RI-2018.0
                              tag: hw
                            rel:
                            - &1097 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1092
                              lineno: 403
                              names: *1093
                              release: RI-2018.0
                              tag: rel
                            - &1098 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1095
                              lineno: 404
                              names: *1096
                              release: RI-2018.0
                              tag: rel
                            - &1099 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1100 {}
                              lineno: 405
                              names: &1101
                              - '14.00'
                              release: RI-2018.0
                              tag: rel
                            sw:
                            - &1102 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1100
                              lineno: 405
                              major: 14000
                              micro: ~
                              minor: 0
                              names: *1101
                              patch: 0
                              release: RI-2018.0
                              tag: sw
                          ri-2019.1:
                            hw:
                            - &1103 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 151
                              hidden_names: &1104
                                LX7.0.23.2: 1
                                NX1.0.7.2: 1
                              lineno: 410
                              major: '2800'
                              micro: ~
                              minor: '7'
                              names: &1105
                              - NX1.0.7.2
                              - LX7.0.23.2
                              options: ''
                              release: RI-2019.1
                              tag: hw
                            - *616
                            rel:
                            - &1106 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1104
                              lineno: 410
                              names: *1105
                              release: RI-2019.1
                              tag: rel
                            - &1107 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *617
                              lineno: 411
                              names: *618
                              release: RI-2019.1
                              tag: rel
                            - &1108 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *614
                              lineno: 412
                              names: *615
                              release: RI-2019.1
                              tag: rel
                            sw:
                            - *613
                          ri-2019.2:
                            hw:
                            - &1109 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 151
                              hidden_names: &1110
                                LX7.0.23.3: 1
                                NX1.0.7.3: 1
                              lineno: 415
                              major: '2800'
                              micro: ~
                              minor: '7'
                              names: &1111
                              - NX1.0.7.3
                              - LX7.0.23.3
                              options: ''
                              release: RI-2019.2
                              tag: hw
                            - &1112 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 162
                              hidden_names: &1113 {}
                              lineno: 416
                              major: '2810'
                              micro: ~
                              minor: '2'
                              names: &1114
                              - NX1.1.2
                              - LX7.1.2
                              options: ''
                              release: RI-2019.2
                              tag: hw
                            rel:
                            - &1115 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1110
                              lineno: 415
                              names: *1111
                              release: RI-2019.2
                              tag: rel
                            - &1116 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1113
                              lineno: 416
                              names: *1114
                              release: RI-2019.2
                              tag: rel
                            - &1117 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1118 {}
                              lineno: 417
                              names: &1119
                              - '14.02'
                              release: RI-2019.2
                              tag: rel
                            sw:
                            - &1120 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1118
                              lineno: 417
                              major: 14000
                              micro: ~
                              minor: 2
                              names: *1119
                              patch: 0
                              release: RI-2019.2
                              tag: sw
                          t1020.0:
                            hw:
                            - &1121 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '2'
                              hidden_names: &1122 {}
                              lineno: 190
                              major: '1020'
                              micro: ~
                              minor: '0'
                              names: &1123
                              - T1020.0
                              options: n
                              release: T1020.0
                              tag: hw
                            rel:
                            - &1124 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1122
                              lineno: 190
                              names: *1123
                              release: T1020.0
                              tag: rel
                            sw:
                            - &1125 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1122
                              lineno: 190
                              major: 1020
                              micro: ~
                              minor: 0
                              names: *1123
                              patch: 0
                              release: T1020.0
                              tag: sw
                          t1020.1:
                            hw:
                            - &1126 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '3'
                              hidden_names: &1127 {}
                              lineno: 191
                              major: '1020'
                              micro: ~
                              minor: '1'
                              names: &1128
                              - T1020.1
                              options: n
                              release: T1020.1
                              tag: hw
                            rel:
                            - &1129 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1127
                              lineno: 191
                              names: *1128
                              release: T1020.1
                              tag: rel
                            sw:
                            - &1130 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1127
                              lineno: 191
                              major: 1020
                              micro: ~
                              minor: 1
                              names: *1128
                              patch: 0
                              release: T1020.1
                              tag: sw
                          t1020.2:
                            hw:
                            - &1131 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '4'
                              hidden_names: &1132 {}
                              lineno: 192
                              major: '1020'
                              micro: ~
                              minor: '2'
                              names: &1133
                              - T1020.2
                              options: n
                              release: T1020.2
                              tag: hw
                            rel:
                            - &1134 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1132
                              lineno: 192
                              names: *1133
                              release: T1020.2
                              tag: rel
                            sw:
                            - &1135 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1132
                              lineno: 192
                              major: 1020
                              micro: ~
                              minor: 2
                              names: *1133
                              patch: 0
                              release: T1020.2
                              tag: sw
                          t1020.2b:
                            hw:
                            - &1136 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '5'
                              hidden_names: &1137 {}
                              lineno: 193
                              major: '1020'
                              micro: ~
                              minor: '2'
                              names: &1138
                              - T1020.2b
                              options: n
                              release: T1020.2b
                              tag: hw
                            rel:
                            - &1139 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1137
                              lineno: 193
                              names: *1138
                              release: T1020.2b
                              tag: rel
                            sw:
                            - &1140 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1137
                              lineno: 193
                              major: 1020
                              micro: ~
                              minor: 2
                              names: *1138
                              patch: 0
                              release: T1020.2b
                              tag: sw
                          t1020.3:
                            hw:
                            - &1141 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '6'
                              hidden_names: &1142 {}
                              lineno: 194
                              major: '1020'
                              micro: ~
                              minor: '3'
                              names: &1143
                              - T1020.3
                              options: n
                              release: T1020.3
                              tag: hw
                            rel:
                            - &1144 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1142
                              lineno: 194
                              names: *1143
                              release: T1020.3
                              tag: rel
                            sw:
                            - &1145 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1142
                              lineno: 194
                              major: 1020
                              micro: ~
                              minor: 3
                              names: *1143
                              patch: 0
                              release: T1020.3
                              tag: sw
                          t1020.4:
                            hw:
                            - &1146 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '7'
                              hidden_names: &1147 {}
                              lineno: 195
                              major: '1020'
                              micro: ~
                              minor: '4'
                              names: &1148
                              - T1020.4
                              options: n
                              release: T1020.4
                              tag: hw
                            rel:
                            - &1149 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1147
                              lineno: 195
                              names: *1148
                              release: T1020.4
                              tag: rel
                            sw:
                            - &1150 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1147
                              lineno: 195
                              major: 1020
                              micro: ~
                              minor: 4
                              names: *1148
                              patch: 0
                              release: T1020.4
                              tag: sw
                          t1030.0:
                            hw:
                            - &1151 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '9'
                              hidden_names: &1152 {}
                              lineno: 198
                              major: '1030'
                              micro: ~
                              minor: '0'
                              names: &1153
                              - T1030.0
                              options: n
                              release: T1030.0
                              tag: hw
                            rel:
                            - &1154 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1152
                              lineno: 198
                              names: *1153
                              release: T1030.0
                              tag: rel
                            sw:
                            - &1155 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1152
                              lineno: 198
                              major: 1030
                              micro: ~
                              minor: 0
                              names: *1153
                              patch: 0
                              release: T1030.0
                              tag: sw
                          t1030.1:
                            hw:
                            - &1156 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '10'
                              hidden_names: &1157 {}
                              lineno: 199
                              major: '1030'
                              micro: ~
                              minor: '1'
                              names: &1158
                              - T1030.1
                              options: n
                              release: T1030.1
                              tag: hw
                            rel:
                            - &1159 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1157
                              lineno: 199
                              names: *1158
                              release: T1030.1
                              tag: rel
                            sw:
                            - &1160 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1157
                              lineno: 199
                              major: 1030
                              micro: ~
                              minor: 1
                              names: *1158
                              patch: 0
                              release: T1030.1
                              tag: sw
                          t1030.2:
                            hw:
                            - &1161 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '11'
                              hidden_names: &1162 {}
                              lineno: 200
                              major: '1030'
                              micro: ~
                              minor: '2'
                              names: &1163
                              - T1030.2
                              options: n
                              release: T1030.2
                              tag: hw
                            rel:
                            - &1164 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1162
                              lineno: 200
                              names: *1163
                              release: T1030.2
                              tag: rel
                            sw:
                            - &1165 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1162
                              lineno: 200
                              major: 1030
                              micro: ~
                              minor: 2
                              names: *1163
                              patch: 0
                              release: T1030.2
                              tag: sw
                          t1030.3:
                            hw:
                            - &1166 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '12'
                              hidden_names: &1167 {}
                              lineno: 201
                              major: '1030'
                              micro: ~
                              minor: '3'
                              names: &1168
                              - T1030.3
                              options: n
                              release: T1030.3
                              tag: hw
                            rel:
                            - &1169 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1167
                              lineno: 201
                              names: *1168
                              release: T1030.3
                              tag: rel
                            sw:
                            - &1170 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1167
                              lineno: 201
                              major: 1030
                              micro: ~
                              minor: 3
                              names: *1168
                              patch: 0
                              release: T1030.3
                              tag: sw
                          t1040.0:
                            hw:
                            - &1171 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '15'
                              hidden_names: &1172
                                Alameda: 1
                              lineno: 204
                              major: '1040'
                              micro: ~
                              minor: '0'
                              names: &1173
                              - T1040.0
                              - Alameda
                              options: n
                              release: T1040.0
                              tag: hw
                            rel:
                            - &1174 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1172
                              lineno: 204
                              names: *1173
                              release: T1040.0
                              tag: rel
                            sw:
                            - &1175 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1172
                              lineno: 204
                              major: 1040
                              micro: ~
                              minor: 0
                              names: *1173
                              patch: 0
                              release: T1040.0
                              tag: sw
                          t1040.1:
                            hw:
                            - &1176 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '01'
                              configid_version: '32'
                              hidden_names: &1177 {}
                              lineno: 206
                              major: '1040'
                              micro: ~
                              minor: '1'
                              names: &1178
                              - T1040.1
                              options: ''
                              release: T1040.1
                              tag: hw
                            rel:
                            - &1179 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1177
                              lineno: 206
                              names: *1178
                              release: T1040.1
                              tag: rel
                            sw:
                            - &1180 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1177
                              lineno: 206
                              major: 1040
                              micro: ~
                              minor: 1
                              names: *1178
                              patch: 0
                              release: T1040.1
                              tag: sw
                          t1040.1p:
                            hw:
                            - &1181 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '10'
                              configid_version: '16'
                              hidden_names: &1182 {}
                              lineno: 205
                              major: '1040'
                              micro: ~
                              minor: '1'
                              names: &1183
                              - T1040.1-prehotfix
                              options: n
                              release: T1040.1p
                              tag: hw
                            rel:
                            - &1184 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1182
                              lineno: 205
                              names: *1183
                              release: T1040.1p
                              tag: rel
                            sw:
                            - &1185 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1182
                              lineno: 205
                              major: 1040
                              micro: ~
                              minor: 1
                              names: *1183
                              patch: 0
                              release: T1040.1p
                              tag: sw
                          t1040.2:
                            hw:
                            - &1186 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '01'
                              configid_version: '33'
                              hidden_names: &1187 {}
                              lineno: 207
                              major: '1040'
                              micro: ~
                              minor: '2'
                              names: &1188
                              - T1040.2
                              options: ''
                              release: T1040.2
                              tag: hw
                            rel:
                            - &1189 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1187
                              lineno: 207
                              names: *1188
                              release: T1040.2
                              tag: rel
                            sw:
                            - &1190 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1187
                              lineno: 207
                              major: 1040
                              micro: ~
                              minor: 2
                              names: *1188
                              patch: 0
                              release: T1040.2
                              tag: sw
                          t1040.3:
                            hw:
                            - &1191 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '01'
                              configid_version: '34'
                              hidden_names: &1192 {}
                              lineno: 208
                              major: '1040'
                              micro: ~
                              minor: '3'
                              names: &1193
                              - T1040.3
                              options: ''
                              release: T1040.3
                              tag: hw
                            rel:
                            - &1194 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1192
                              lineno: 208
                              names: *1193
                              release: T1040.3
                              tag: rel
                            sw:
                            - &1195 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1192
                              lineno: 208
                              major: 1040
                              micro: ~
                              minor: 3
                              names: *1193
                              patch: 0
                              release: T1040.3
                              tag: sw
                          t1050.0:
                            hw:
                            - &1196 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 1
                              hidden_names: &1197
                                Albany: 1
                              lineno: 226
                              major: '1050'
                              micro: ~
                              minor: '0'
                              names: &1198
                              - T1050.0
                              - Albany
                              options: ''
                              release: T1050.0
                              tag: hw
                            rel:
                            - &1199 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1197
                              lineno: 226
                              names: *1198
                              release: T1050.0
                              tag: rel
                            sw:
                            - &1200 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1197
                              lineno: 226
                              major: 1050
                              micro: ~
                              minor: 0
                              names: *1198
                              patch: 0
                              release: T1050.0
                              tag: sw
                          t1050.1:
                            hw:
                            - &1201 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 2
                              hidden_names: &1202 {}
                              lineno: 227
                              major: '1050'
                              micro: ~
                              minor: '1'
                              names: &1203
                              - T1050.1
                              options: ''
                              release: T1050.1
                              tag: hw
                            rel:
                            - &1204 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1202
                              lineno: 227
                              names: *1203
                              release: T1050.1
                              tag: rel
                            sw:
                            - &1205 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1202
                              lineno: 227
                              major: 1050
                              micro: ~
                              minor: 1
                              names: *1203
                              patch: 0
                              release: T1050.1
                              tag: sw
                          t1050.2:
                            hw:
                            - &1206 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 4
                              hidden_names: &1207 {}
                              lineno: 228
                              major: '1050'
                              micro: ~
                              minor: '2'
                              names: &1208
                              - T1050.2
                              options: ''
                              release: T1050.2
                              tag: hw
                            rel:
                            - &1209 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1207
                              lineno: 228
                              names: *1208
                              release: T1050.2
                              tag: rel
                            sw:
                            - &1210 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1207
                              lineno: 228
                              major: 1050
                              micro: ~
                              minor: 2
                              names: *1208
                              patch: 0
                              release: T1050.2
                              tag: sw
                          t1050.2-sp1:
                            rel:
                            - &1211 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: &1212
                                T1050.2-sp1: 1
                              lineno: 229
                              names: &1213
                              - T1050.2-sp1
                              release: T1050.2-sp1
                              tag: rel
                            sw:
                            - &1214 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1212
                              lineno: 229
                              major: 1050
                              micro: ~
                              minor: 2
                              names: *1213
                              patch: 0
                              release: T1050.2-sp1
                              tag: sw
                          t1050.3:
                            hw:
                            - &1215 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 6
                              hidden_names: &1216 {}
                              lineno: 230
                              major: '1050'
                              micro: ~
                              minor: '3'
                              names: &1217
                              - T1050.3
                              options: ''
                              release: T1050.3
                              tag: hw
                            rel:
                            - &1218 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1216
                              lineno: 230
                              names: *1217
                              release: T1050.3
                              tag: rel
                            sw:
                            - &1219 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1216
                              lineno: 230
                              major: 1050
                              micro: ~
                              minor: 3
                              names: *1217
                              patch: 0
                              release: T1050.3
                              tag: sw
                          t1050.4:
                            hw:
                            - &1220 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 7
                              hidden_names: &1221 {}
                              lineno: 231
                              major: '1050'
                              micro: ~
                              minor: '4'
                              names: &1222
                              - T1050.4
                              options: ''
                              release: T1050.4
                              tag: hw
                            rel:
                            - &1223 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1221
                              lineno: 231
                              names: *1222
                              release: T1050.4
                              tag: rel
                            sw:
                            - &1224 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1221
                              lineno: 231
                              major: 1050
                              micro: ~
                              minor: 4
                              names: *1222
                              patch: 0
                              release: T1050.4
                              tag: sw
                          t1050.5:
                            hw:
                            - &1225 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 8
                              hidden_names: &1226 {}
                              lineno: 232
                              major: '1050'
                              micro: ~
                              minor: '5'
                              names: &1227
                              - T1050.5
                              options: ''
                              release: T1050.5
                              tag: hw
                            rel:
                            - &1228 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1226
                              lineno: 232
                              names: *1227
                              release: T1050.5
                              tag: rel
                            sw:
                            - &1229 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1226
                              lineno: 232
                              major: 1050
                              micro: ~
                              minor: 5
                              names: *1227
                              patch: 0
                              release: T1050.5
                              tag: sw
                          t1050.cisco:
                            hw:
                            - &1230 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 5
                              hidden_names: &1231
                                T1050.cisco: 1
                                T2003.0: 1
                              lineno: 236
                              major: '1055'
                              micro: ~
                              minor: '0'
                              names: &1232
                              - T1050.cisco
                              - T2003.0
                              options: ''
                              release: T1050.cisco
                              tag: hw
                            rel:
                            - &1233 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1231
                              lineno: 236
                              names: *1232
                              release: T1050.cisco
                              tag: rel
                            sw:
                            - &1234 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1231
                              lineno: 236
                              major: 2003
                              micro: ~
                              minor: 0
                              names: *1232
                              patch: 0
                              release: T1050.cisco
                              tag: sw
                          xtensarossa:
                            hw:
                            - &1235 !!perl/hash:Xtensa::ProductVersion
                              configid_scheme: '1100'
                              configid_version: 40
                              hidden_names: &1236
                                T2002.0: 1
                                XtensaRossa: 1
                              lineno: 234
                              major: '2002'
                              micro: ~
                              minor: '0'
                              names: &1237
                              - XtensaRossa
                              - T2002.0
                              options: ''
                              release: XtensaRossa
                              tag: hw
                            rel:
                            - &1238 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1236
                              lineno: 234
                              names: *1237
                              release: XtensaRossa
                              tag: rel
                            sw:
                            - &1239 !!perl/hash:Xtensa::ProductVersion
                              hidden_names: *1236
                              lineno: 234
                              major: 2002
                              micro: ~
                              minor: 0
                              names: *1237
                              patch: 0
                              release: XtensaRossa
                              tag: sw
                        version_tags_ref:
                          hw:
                            alameda:
                            - Alameda
                            - *1171
                            albany:
                            - Albany
                            - *1196
                            innsbruck:
                            - Innsbruck
                            - *1094
                            lx1.0.0:
                            - LX1.0.0
                            - *619
                            lx1.0.1:
                            - LX1.0.1
                            - *627
                            lx1.0.2:
                            - LX1.0.2
                            - *635
                            lx1.0.3:
                            - LX1.0.3
                            - *643
                            lx1.0.4:
                            - LX1.0.4
                            - *651
                            lx1.0.5:
                            - LX1.0.5
                            - *659
                            lx1.0.6:
                            - LX1.0.6
                            - *667
                            lx1.0.7:
                            - LX1.0.7
                            - *675
                            lx1.0.8:
                            - LX1.0.8
                            - *683
                            lx2.0.0:
                            - LX2.0.0
                            - *691
                            lx2.0.1:
                            - LX2.0.1
                            - *699
                            lx2.1.0:
                            - LX2.1.0
                            - *707
                            lx2.1.1:
                            - LX2.1.1
                            - *723
                            lx2.1.2:
                            - LX2.1.2
                            - *731
                            lx2.1.3:
                            - LX2.1.3
                            - *739
                            lx2.1.8-mp:
                            - LX2.1.8-MP
                            - *715
                            lx3.0.0:
                            - LX3.0.0
                            - *747
                            lx3.0.1:
                            - LX3.0.1
                            - *755
                            lx3.0.2:
                            - LX3.0.2
                            - *763
                            lx3.0.3:
                            - LX3.0.3
                            - *771
                            lx4.0.0:
                            - LX4.0.0
                            - *779
                            lx4.0.1:
                            - LX4.0.1
                            - *787
                            lx4.0.2:
                            - LX4.0.2
                            - *795
                            lx4.0.3:
                            - LX4.0.3
                            - *803
                            lx4.0.4:
                            - LX4.0.4
                            - *811
                            lx4.0.5:
                            - LX4.0.5
                            - *819
                            lx5.0.0:
                            - LX5.0.0
                            - *827
                            lx5.0.1:
                            - LX5.0.1
                            - *835
                            lx5.0.2:
                            - LX5.0.2
                            - *843
                            lx5.0.3:
                            - LX5.0.3
                            - *851
                            lx5.0.4:
                            - LX5.0.4
                            - *859
                            lx5.0.5:
                            - LX5.0.5
                            - *867
                            lx5.0.6:
                            - LX5.0.6
                            - *875
                            lx6.0.0:
                            - LX6.0.0
                            - *883
                            lx6.0.1:
                            - LX6.0.1
                            - *891
                            lx6.0.2:
                            - LX6.0.2
                            - *899
                            lx6.0.3:
                            - LX6.0.3
                            - *907
                            lx6.0.4:
                            - LX6.0.4
                            - *915
                            lx7.0.0:
                            - LX7.0.0
                            - *923
                            lx7.0.1:
                            - LX7.0.1
                            - *931
                            lx7.0.10:
                            - LX7.0.10
                            - *995
                            lx7.0.11:
                            - LX7.0.11
                            - *1003
                            lx7.0.12:
                            - LX7.0.12
                            - *1019
                            lx7.0.16:
                            - LX7.0.16
                            - *1027
                            lx7.0.17:
                            - LX7.0.17
                            - *1035
                            lx7.0.18:
                            - LX7.0.18
                            - *1043
                            lx7.0.19:
                            - LX7.0.19
                            - *1051
                            lx7.0.2:
                            - LX7.0.2
                            - *939
                            lx7.0.20:
                            - LX7.0.20
                            - *1059
                            lx7.0.21:
                            - LX7.0.21
                            - *1067
                            lx7.0.22:
                            - LX7.0.22
                            - *1075
                            lx7.0.23:
                            - LX7.0.23
                            - *1083
                            lx7.0.23.1:
                            - LX7.0.23.1
                            - *1091
                            lx7.0.23.2:
                            - LX7.0.23.2
                            - *1103
                            lx7.0.23.3:
                            - LX7.0.23.3
                            - *1109
                            lx7.0.3:
                            - LX7.0.3
                            - *947
                            lx7.0.4:
                            - LX7.0.4
                            - *955
                            lx7.0.5:
                            - LX7.0.5
                            - *963
                            lx7.0.6:
                            - LX7.0.6
                            - *971
                            lx7.0.7:
                            - LX7.0.7
                            - *979
                            lx7.0.8:
                            - LX7.0.8
                            - *987
                            lx7.0.9:
                            - LX7.0.9
                            - *1011
                            lx7.1.0:
                            - LX7.1.0
                            - *1094
                            lx7.1.1:
                            - LX7.1.1
                            - *616
                            lx7.1.2:
                            - LX7.1.2
                            - *1112
                            mx1.0.0:
                            - MX1.0.0
                            - *747
                            mx1.0.1:
                            - MX1.0.1
                            - *755
                            mx1.0.2:
                            - MX1.0.2
                            - *763
                            mx1.0.3:
                            - MX1.0.3
                            - *771
                            mx1.1.0:
                            - MX1.1.0
                            - *779
                            mx1.1.1:
                            - MX1.1.1
                            - *787
                            mx1.1.2:
                            - MX1.1.2
                            - *795
                            mx1.1.3:
                            - MX1.1.3
                            - *803
                            mx1.1.4:
                            - MX1.1.4
                            - *811
                            mx1.1.5:
                            - MX1.1.5
                            - *819
                            mx1.2.0:
                            - MX1.2.0
                            - *827
                            mx1.2.1:
                            - MX1.2.1
                            - *835
                            mx1.2.2:
                            - MX1.2.2
                            - *843
                            mx1.2.3:
                            - MX1.2.3
                            - *851
                            mx1.2.4:
                            - MX1.2.4
                            - *859
                            mx1.2.5:
                            - MX1.2.5
                            - *867
                            mx1.2.6:
                            - MX1.2.6
                            - *875
                            mx1.3.0:
                            - MX1.3.0
                            - *883
                            nx1.0.0:
                            - NX1.0.0
                            - *1027
                            nx1.0.1:
                            - NX1.0.1
                            - *1035
                            nx1.0.2:
                            - NX1.0.2
                            - *1043
                            nx1.0.3:
                            - NX1.0.3
                            - *1051
                            nx1.0.4:
                            - NX1.0.4
                            - *1059
                            nx1.0.5:
                            - NX1.0.5
                            - *1067
                            nx1.0.6:
                            - NX1.0.6
                            - *1075
                            nx1.0.7:
                            - NX1.0.7
                            - *1083
                            nx1.0.7.1:
                            - NX1.0.7.1
                            - *1091
                            nx1.0.7.2:
                            - NX1.0.7.2
                            - *1103
                            nx1.0.7.3:
                            - NX1.0.7.3
                            - *1109
                            nx1.1.0:
                            - NX1.1.0
                            - *1094
                            nx1.1.1:
                            - NX1.1.1
                            - *616
                            nx1.1.2:
                            - NX1.1.2
                            - *1112
                            t1020.0:
                            - T1020.0
                            - *1121
                            t1020.1:
                            - T1020.1
                            - *1126
                            t1020.2:
                            - T1020.2
                            - *1131
                            t1020.2b:
                            - T1020.2b
                            - *1136
                            t1020.3:
                            - T1020.3
                            - *1141
                            t1020.4:
                            - T1020.4
                            - *1146
                            t1030.0:
                            - T1030.0
                            - *1151
                            t1030.1:
                            - T1030.1
                            - *1156
                            t1030.2:
                            - T1030.2
                            - *1161
                            t1030.3:
                            - T1030.3
                            - *1166
                            t1040.0:
                            - T1040.0
                            - *1171
                            t1040.1:
                            - T1040.1
                            - *1176
                            t1040.1-prehotfix:
                            - T1040.1-prehotfix
                            - *1181
                            t1040.2:
                            - T1040.2
                            - *1186
                            t1040.3:
                            - T1040.3
                            - *1191
                            t1050.0:
                            - T1050.0
                            - *1196
                            t1050.1:
                            - T1050.1
                            - *1201
                            t1050.2:
                            - T1050.2
                            - *1206
                            t1050.3:
                            - T1050.3
                            - *1215
                            t1050.4:
                            - T1050.4
                            - *1220
                            t1050.5:
                            - T1050.5
                            - *1225
                            t1050.cisco:
                            - T1050.cisco
                            - *1230
                            t2002.0:
                            - T2002.0
                            - *1235
                            t2003.0:
                            - T2003.0
                            - *1230
                            te0.0.0:
                            - TE0.0.0
                            - *619
                            te0.0.1:
                            - TE0.0.1
                            - *627
                            te0.0.2:
                            - TE0.0.2
                            - *635
                            te0.0.3:
                            - TE0.0.3
                            - *643
                            te0.0.4:
                            - TE0.0.4
                            - *651
                            te0.0.5:
                            - TE0.0.5
                            - *659
                            te0.0.6:
                            - TE0.0.6
                            - *667
                            te0.0.7:
                            - TE0.0.7
                            - *675
                            te0.0.8:
                            - TE0.0.8
                            - *683
                            te0.1.0:
                            - TE0.1.0
                            - *691
                            te0.1.1:
                            - TE0.1.1
                            - *699
                            te0.2.0:
                            - TE0.2.0
                            - *707
                            te0.2.1:
                            - TE0.2.1
                            - *723
                            te0.2.2:
                            - TE0.2.2
                            - *731
                            te0.2.3:
                            - TE0.2.3
                            - *739
                            te0.2.8-mp:
                            - TE0.2.8-MP
                            - *715
                            te0.3.0:
                            - TE0.3.0
                            - *747
                            te0.3.1:
                            - TE0.3.1
                            - *755
                            te0.3.2:
                            - TE0.3.2
                            - *763
                            te0.3.3:
                            - TE0.3.3
                            - *771
                            te0.4.0:
                            - TE0.4.0
                            - *779
                            te0.4.1:
                            - TE0.4.1
                            - *787
                            te0.4.2:
                            - TE0.4.2
                            - *795
                            te0.4.3:
                            - TE0.4.3
                            - *803
                            te0.4.4:
                            - TE0.4.4
                            - *811
                            te0.4.5:
                            - TE0.4.5
                            - *819
                            te0.5.0:
                            - TE0.5.0
                            - *827
                            te0.5.1:
                            - TE0.5.1
                            - *835
                            te0.5.2:
                            - TE0.5.2
                            - *843
                            te0.5.3:
                            - TE0.5.3
                            - *851
                            te0.5.4:
                            - TE0.5.4
                            - *859
                            te0.5.5:
                            - TE0.5.5
                            - *867
                            te0.5.6:
                            - TE0.5.6
                            - *875
                            te0.6.0:
                            - TE0.6.0
                            - *883
                            tx1.0.0:
                            - TX1.0.0
                            - *779
                            tx1.0.1:
                            - TX1.0.1
                            - *787
                            tx1.0.2:
                            - TX1.0.2
                            - *795
                            tx1.0.3:
                            - TX1.0.3
                            - *803
                            tx1.0.4:
                            - TX1.0.4
                            - *811
                            tx1.0.5:
                            - TX1.0.5
                            - *819
                            tx2.0.0:
                            - TX2.0.0
                            - *827
                            tx2.0.1:
                            - TX2.0.1
                            - *835
                            tx2.0.2:
                            - TX2.0.2
                            - *843
                            tx2.0.3:
                            - TX2.0.3
                            - *851
                            tx2.0.4:
                            - TX2.0.4
                            - *859
                            tx2.0.5:
                            - TX2.0.5
                            - *867
                            tx2.0.6:
                            - TX2.0.6
                            - *875
                            tx3.0.0:
                            - TX3.0.0
                            - *883
                            x10.0.0:
                            - X10.0.0
                            - *827
                            x10.0.1:
                            - X10.0.1
                            - *835
                            x10.0.2:
                            - X10.0.2
                            - *843
                            x10.0.3:
                            - X10.0.3
                            - *851
                            x10.0.4:
                            - X10.0.4
                            - *859
                            x10.0.5:
                            - X10.0.5
                            - *867
                            x10.0.6:
                            - X10.0.6
                            - *875
                            x11.0.0:
                            - X11.0.0
                            - *883
                            x11.0.1:
                            - X11.0.1
                            - *891
                            x11.0.2:
                            - X11.0.2
                            - *899
                            x11.0.3:
                            - X11.0.3
                            - *907
                            x11.0.4:
                            - X11.0.4
                            - *915
                            x6.0.3:
                            - X6.0.3
                            - *643
                            x6.0.4:
                            - X6.0.4
                            - *651
                            x6.0.5:
                            - X6.0.5
                            - *659
                            x6.0.6:
                            - X6.0.6
                            - *667
                            x6.0.7:
                            - X6.0.7
                            - *675
                            x6.0.8:
                            - X6.0.8
                            - *683
                            x7.0.0:
                            - X7.0.0
                            - *691
                            x7.0.1:
                            - X7.0.1
                            - *699
                            x7.1.0:
                            - X7.1.0
                            - *707
                            x7.1.1:
                            - X7.1.1
                            - *723
                            x7.1.2:
                            - X7.1.2
                            - *731
                            x7.1.3:
                            - X7.1.3
                            - *739
                            x7.1.8-mp:
                            - X7.1.8-MP
                            - *715
                            x8.0.0:
                            - X8.0.0
                            - *747
                            x8.0.1:
                            - X8.0.1
                            - *755
                            x8.0.2:
                            - X8.0.2
                            - *763
                            x8.0.3:
                            - X8.0.3
                            - *771
                            x9.0.0:
                            - X9.0.0
                            - *779
                            x9.0.1:
                            - X9.0.1
                            - *787
                            x9.0.2:
                            - X9.0.2
                            - *795
                            x9.0.3:
                            - X9.0.3
                            - *803
                            x9.0.4:
                            - X9.0.4
                            - *811
                            x9.0.5:
                            - X9.0.5
                            - *819
                            xtensarossa:
                            - XtensaRossa
                            - *1235
                          rel:
                            10.0.0:
                            - 10.0.0
                            - *831
                            10.0.1:
                            - 10.0.1
                            - *839
                            10.0.2:
                            - 10.0.2
                            - *847
                            10.0.3:
                            - 10.0.3
                            - *855
                            10.0.4:
                            - 10.0.4
                            - *863
                            10.0.5:
                            - 10.0.5
                            - *871
                            10.0.6:
                            - 10.0.6
                            - *879
                            11.0.0:
                            - 11.0.0
                            - *887
                            11.0.1:
                            - 11.0.1
                            - *895
                            11.0.2:
                            - 11.0.2
                            - *903
                            11.0.3:
                            - 11.0.3
                            - *911
                            11.0.4:
                            - 11.0.4
                            - *919
                            12.0.0:
                            - 12.0.0
                            - *927
                            12.0.1:
                            - 12.0.1
                            - *935
                            12.0.10:
                            - 12.0.10
                            - *999
                            12.0.11:
                            - 12.0.11
                            - *1007
                            12.0.12:
                            - 12.0.12
                            - *1023
                            12.0.2:
                            - 12.0.2
                            - *943
                            12.0.3:
                            - 12.0.3
                            - *951
                            12.0.4:
                            - 12.0.4
                            - *959
                            12.0.5:
                            - 12.0.5
                            - *967
                            12.0.6:
                            - 12.0.6
                            - *975
                            12.0.7:
                            - 12.0.7
                            - *983
                            12.0.8:
                            - 12.0.8
                            - *991
                            12.0.9:
                            - 12.0.9
                            - *1015
                            13.0.0:
                            - 13.0.0
                            - *1031
                            13.0.1:
                            - 13.0.1
                            - *1039
                            13.0.2:
                            - 13.0.2
                            - *1047
                            13.0.3:
                            - 13.0.3
                            - *1055
                            13.0.4:
                            - 13.0.4
                            - *1063
                            13.0.5:
                            - 13.0.5
                            - *1071
                            13.0.6:
                            - 13.0.6
                            - *1079
                            13.0.7:
                            - 13.0.7
                            - *1087
                            '14.00':
                            - '14.00'
                            - *1099
                            '14.01':
                            - '14.01'
                            - *1108
                            '14.02':
                            - '14.02'
                            - *1117
                            2wire:
                            - 2Wire
                            - *719
                            6.0.0:
                            - 6.0.0
                            - *623
                            6.0.1:
                            - 6.0.1
                            - *631
                            6.0.2:
                            - 6.0.2
                            - *639
                            6.0.3:
                            - 6.0.3
                            - *647
                            6.0.4:
                            - 6.0.4
                            - *655
                            6.0.5:
                            - 6.0.5
                            - *663
                            6.0.6:
                            - 6.0.6
                            - *671
                            6.0.7:
                            - 6.0.7
                            - *679
                            6.0.8:
                            - 6.0.8
                            - *687
                            7.0.0:
                            - 7.0.0
                            - *695
                            7.0.1:
                            - 7.0.1
                            - *703
                            7.1.0:
                            - 7.1.0
                            - *711
                            7.1.1:
                            - 7.1.1
                            - *727
                            7.1.2:
                            - 7.1.2
                            - *735
                            7.1.3:
                            - 7.1.3
                            - *743
                            7.1.8-mp:
                            - 7.1.8-MP
                            - *719
                            8.0.0:
                            - 8.0.0
                            - *751
                            8.0.1:
                            - 8.0.1
                            - *759
                            8.0.2:
                            - 8.0.2
                            - *767
                            8.0.3:
                            - 8.0.3
                            - *775
                            9.0.0:
                            - 9.0.0
                            - *783
                            9.0.1:
                            - 9.0.1
                            - *791
                            9.0.2:
                            - 9.0.2
                            - *799
                            9.0.3:
                            - 9.0.3
                            - *807
                            9.0.4:
                            - 9.0.4
                            - *815
                            9.0.5:
                            - 9.0.5
                            - *823
                            alameda:
                            - Alameda
                            - *1174
                            albany:
                            - Albany
                            - *1199
                            badgerpass:
                            - BadgerPass
                            - *695
                            bearvalley:
                            - BearValley
                            - *623
                            boreal:
                            - Boreal
                            - *751
                            bv:
                            - BV
                            - *623
                            cottonwood:
                            - Cottonwood
                            - *783
                            eaglenest:
                            - Eaglenest
                            - *887
                            eagleridge:
                            - Eagleridge
                            - *831
                            foxhill:
                            - Foxhill
                            - *927
                            homewood:
                            - Homewood
                            - *1055
                            hotham:
                            - Hotham
                            - *1031
                            innsbruck:
                            - Innsbruck
                            - *1098
                            lx1.0.0:
                            - LX1.0.0
                            - *622
                            lx1.0.1:
                            - LX1.0.1
                            - *630
                            lx1.0.2:
                            - LX1.0.2
                            - *638
                            lx1.0.3:
                            - LX1.0.3
                            - *646
                            lx1.0.4:
                            - LX1.0.4
                            - *654
                            lx1.0.5:
                            - LX1.0.5
                            - *662
                            lx1.0.6:
                            - LX1.0.6
                            - *670
                            lx1.0.7:
                            - LX1.0.7
                            - *678
                            lx1.0.8:
                            - LX1.0.8
                            - *686
                            lx2.0.0:
                            - LX2.0.0
                            - *694
                            lx2.0.1:
                            - LX2.0.1
                            - *702
                            lx2.1.0:
                            - LX2.1.0
                            - *710
                            lx2.1.1:
                            - LX2.1.1
                            - *726
                            lx2.1.2:
                            - LX2.1.2
                            - *734
                            lx2.1.3:
                            - LX2.1.3
                            - *742
                            lx2.1.8-mp:
                            - LX2.1.8-MP
                            - *718
                            lx3.0.0:
                            - LX3.0.0
                            - *750
                            lx3.0.1:
                            - LX3.0.1
                            - *758
                            lx3.0.2:
                            - LX3.0.2
                            - *766
                            lx3.0.3:
                            - LX3.0.3
                            - *774
                            lx4.0.0:
                            - LX4.0.0
                            - *782
                            lx4.0.1:
                            - LX4.0.1
                            - *790
                            lx4.0.2:
                            - LX4.0.2
                            - *798
                            lx4.0.3:
                            - LX4.0.3
                            - *806
                            lx4.0.4:
                            - LX4.0.4
                            - *814
                            lx4.0.5:
                            - LX4.0.5
                            - *822
                            lx5.0.0:
                            - LX5.0.0
                            - *830
                            lx5.0.1:
                            - LX5.0.1
                            - *838
                            lx5.0.2:
                            - LX5.0.2
                            - *846
                            lx5.0.3:
                            - LX5.0.3
                            - *854
                            lx5.0.4:
                            - LX5.0.4
                            - *862
                            lx5.0.5:
                            - LX5.0.5
                            - *870
                            lx5.0.6:
                            - LX5.0.6
                            - *878
                            lx6.0.0:
                            - LX6.0.0
                            - *886
                            lx6.0.1:
                            - LX6.0.1
                            - *894
                            lx6.0.2:
                            - LX6.0.2
                            - *902
                            lx6.0.3:
                            - LX6.0.3
                            - *910
                            lx6.0.4:
                            - LX6.0.4
                            - *918
                            lx7.0.0:
                            - LX7.0.0
                            - *926
                            lx7.0.1:
                            - LX7.0.1
                            - *934
                            lx7.0.10:
                            - LX7.0.10
                            - *998
                            lx7.0.11:
                            - LX7.0.11
                            - *1006
                            lx7.0.12:
                            - LX7.0.12
                            - *1022
                            lx7.0.16:
                            - LX7.0.16
                            - *1030
                            lx7.0.17:
                            - LX7.0.17
                            - *1038
                            lx7.0.18:
                            - LX7.0.18
                            - *1046
                            lx7.0.19:
                            - LX7.0.19
                            - *1054
                            lx7.0.2:
                            - LX7.0.2
                            - *942
                            lx7.0.20:
                            - LX7.0.20
                            - *1062
                            lx7.0.21:
                            - LX7.0.21
                            - *1070
                            lx7.0.22:
                            - LX7.0.22
                            - *1078
                            lx7.0.23:
                            - LX7.0.23
                            - *1086
                            lx7.0.23.1:
                            - LX7.0.23.1
                            - *1097
                            lx7.0.23.2:
                            - LX7.0.23.2
                            - *1106
                            lx7.0.23.3:
                            - LX7.0.23.3
                            - *1115
                            lx7.0.3:
                            - LX7.0.3
                            - *950
                            lx7.0.4:
                            - LX7.0.4
                            - *958
                            lx7.0.5:
                            - LX7.0.5
                            - *966
                            lx7.0.6:
                            - LX7.0.6
                            - *974
                            lx7.0.7:
                            - LX7.0.7
                            - *982
                            lx7.0.8:
                            - LX7.0.8
                            - *990
                            lx7.0.9:
                            - LX7.0.9
                            - *1014
                            lx7.1.0:
                            - LX7.1.0
                            - *1098
                            lx7.1.1:
                            - LX7.1.1
                            - *1107
                            lx7.1.2:
                            - LX7.1.2
                            - *1116
                            mx1.0.0:
                            - MX1.0.0
                            - *750
                            mx1.0.1:
                            - MX1.0.1
                            - *758
                            mx1.0.2:
                            - MX1.0.2
                            - *766
                            mx1.0.3:
                            - MX1.0.3
                            - *774
                            mx1.1.0:
                            - MX1.1.0
                            - *782
                            mx1.1.1:
                            - MX1.1.1
                            - *790
                            mx1.1.2:
                            - MX1.1.2
                            - *798
                            mx1.1.3:
                            - MX1.1.3
                            - *806
                            mx1.1.4:
                            - MX1.1.4
                            - *814
                            mx1.1.5:
                            - MX1.1.5
                            - *822
                            mx1.2.0:
                            - MX1.2.0
                            - *830
                            mx1.2.1:
                            - MX1.2.1
                            - *838
                            mx1.2.2:
                            - MX1.2.2
                            - *846
                            mx1.2.3:
                            - MX1.2.3
                            - *854
                            mx1.2.4:
                            - MX1.2.4
                            - *862
                            mx1.2.5:
                            - MX1.2.5
                            - *870
                            mx1.2.6:
                            - MX1.2.6
                            - *878
                            mx1.3.0:
                            - MX1.3.0
                            - *886
                            nx1.0.0:
                            - NX1.0.0
                            - *1030
                            nx1.0.1:
                            - NX1.0.1
                            - *1038
                            nx1.0.2:
                            - NX1.0.2
                            - *1046
                            nx1.0.3:
                            - NX1.0.3
                            - *1054
                            nx1.0.4:
                            - NX1.0.4
                            - *1062
                            nx1.0.5:
                            - NX1.0.5
                            - *1070
                            nx1.0.6:
                            - NX1.0.6
                            - *1078
                            nx1.0.7:
                            - NX1.0.7
                            - *1086
                            nx1.0.7.1:
                            - NX1.0.7.1
                            - *1097
                            nx1.0.7.2:
                            - NX1.0.7.2
                            - *1106
                            nx1.0.7.3:
                            - NX1.0.7.3
                            - *1115
                            nx1.1.0:
                            - NX1.1.0
                            - *1098
                            nx1.1.1:
                            - NX1.1.1
                            - *1107
                            nx1.1.2:
                            - NX1.1.2
                            - *1116
                            t1020.0:
                            - T1020.0
                            - *1124
                            t1020.1:
                            - T1020.1
                            - *1129
                            t1020.2:
                            - T1020.2
                            - *1134
                            t1020.2b:
                            - T1020.2b
                            - *1139
                            t1020.3:
                            - T1020.3
                            - *1144
                            t1020.4:
                            - T1020.4
                            - *1149
                            t1030.0:
                            - T1030.0
                            - *1154
                            t1030.1:
                            - T1030.1
                            - *1159
                            t1030.2:
                            - T1030.2
                            - *1164
                            t1030.3:
                            - T1030.3
                            - *1169
                            t1040.0:
                            - T1040.0
                            - *1174
                            t1040.1:
                            - T1040.1
                            - *1179
                            t1040.1-prehotfix:
                            - T1040.1-prehotfix
                            - *1184
                            t1040.2:
                            - T1040.2
                            - *1189
                            t1040.3:
                            - T1040.3
                            - *1194
                            t1050.0:
                            - T1050.0
                            - *1199
                            t1050.1:
                            - T1050.1
                            - *1204
                            t1050.2:
                            - T1050.2
                            - *1209
                            t1050.2-sp1:
                            - T1050.2-sp1
                            - *1211
                            t1050.3:
                            - T1050.3
                            - *1218
                            t1050.4:
                            - T1050.4
                            - *1223
                            t1050.5:
                            - T1050.5
                            - *1228
                            t1050.cisco:
                            - T1050.cisco
                            - *1233
                            t2002.0:
                            - T2002.0
                            - *1238
                            t2003.0:
                            - T2003.0
                            - *1233
                            t2010.0:
                            - T2010.0
                            - *623
                            te0.0.0:
                            - TE0.0.0
                            - *622
                            te0.0.1:
                            - TE0.0.1
                            - *630
                            te0.0.2:
                            - TE0.0.2
                            - *638
                            te0.0.3:
                            - TE0.0.3
                            - *646
                            te0.0.4:
                            - TE0.0.4
                            - *654
                            te0.0.5:
                            - TE0.0.5
                            - *662
                            te0.0.6:
                            - TE0.0.6
                            - *670
                            te0.0.7:
                            - TE0.0.7
                            - *678
                            te0.0.8:
                            - TE0.0.8
                            - *686
                            te0.1.0:
                            - TE0.1.0
                            - *694
                            te0.1.1:
                            - TE0.1.1
                            - *702
                            te0.2.0:
                            - TE0.2.0
                            - *710
                            te0.2.1:
                            - TE0.2.1
                            - *726
                            te0.2.2:
                            - TE0.2.2
                            - *734
                            te0.2.3:
                            - TE0.2.3
                            - *742
                            te0.2.8-mp:
                            - TE0.2.8-MP
                            - *718
                            te0.3.0:
                            - TE0.3.0
                            - *750
                            te0.3.1:
                            - TE0.3.1
                            - *758
                            te0.3.2:
                            - TE0.3.2
                            - *766
                            te0.3.3:
                            - TE0.3.3
                            - *774
                            te0.4.0:
                            - TE0.4.0
                            - *782
                            te0.4.1:
                            - TE0.4.1
                            - *790
                            te0.4.2:
                            - TE0.4.2
                            - *798
                            te0.4.3:
                            - TE0.4.3
                            - *806
                            te0.4.4:
                            - TE0.4.4
                            - *814
                            te0.4.5:
                            - TE0.4.5
                            - *822
                            te0.5.0:
                            - TE0.5.0
                            - *830
                            te0.5.1:
                            - TE0.5.1
                            - *838
                            te0.5.2:
                            - TE0.5.2
                            - *846
                            te0.5.3:
                            - TE0.5.3
                            - *854
                            te0.5.4:
                            - TE0.5.4
                            - *862
                            te0.5.5:
                            - TE0.5.5
                            - *870
                            te0.5.6:
                            - TE0.5.6
                            - *878
                            te0.6.0:
                            - TE0.6.0
                            - *886
                            tx1.0.0:
                            - TX1.0.0
                            - *782
                            tx1.0.1:
                            - TX1.0.1
                            - *790
                            tx1.0.2:
                            - TX1.0.2
                            - *798
                            tx1.0.3:
                            - TX1.0.3
                            - *806
                            tx1.0.4:
                            - TX1.0.4
                            - *814
                            tx1.0.5:
                            - TX1.0.5
                            - *822
                            tx2.0.0:
                            - TX2.0.0
                            - *830
                            tx2.0.1:
                            - TX2.0.1
                            - *838
                            tx2.0.2:
                            - TX2.0.2
                            - *846
                            tx2.0.3:
                            - TX2.0.3
                            - *854
                            tx2.0.4:
                            - TX2.0.4
                            - *862
                            tx2.0.5:
                            - TX2.0.5
                            - *870
                            tx2.0.6:
                            - TX2.0.6
                            - *878
                            tx3.0.0:
                            - TX3.0.0
                            - *886
                            x10.0.0:
                            - X10.0.0
                            - *830
                            x10.0.1:
                            - X10.0.1
                            - *838
                            x10.0.2:
                            - X10.0.2
                            - *846
                            x10.0.3:
                            - X10.0.3
                            - *854
                            x10.0.4:
                            - X10.0.4
                            - *862
                            x10.0.5:
                            - X10.0.5
                            - *870
                            x10.0.6:
                            - X10.0.6
                            - *878
                            x11.0.0:
                            - X11.0.0
                            - *886
                            x11.0.1:
                            - X11.0.1
                            - *894
                            x11.0.2:
                            - X11.0.2
                            - *902
                            x11.0.3:
                            - X11.0.3
                            - *910
                            x11.0.4:
                            - X11.0.4
                            - *918
                            x6.0.3:
                            - X6.0.3
                            - *646
                            x6.0.4:
                            - X6.0.4
                            - *654
                            x6.0.5:
                            - X6.0.5
                            - *662
                            x6.0.6:
                            - X6.0.6
                            - *670
                            x6.0.7:
                            - X6.0.7
                            - *678
                            x6.0.8:
                            - X6.0.8
                            - *686
                            x7.0.0:
                            - X7.0.0
                            - *694
                            x7.0.1:
                            - X7.0.1
                            - *702
                            x7.1.0:
                            - X7.1.0
                            - *710
                            x7.1.1:
                            - X7.1.1
                            - *726
                            x7.1.2:
                            - X7.1.2
                            - *734
                            x7.1.3:
                            - X7.1.3
                            - *742
                            x7.1.8-mp:
                            - X7.1.8-MP
                            - *718
                            x8.0.0:
                            - X8.0.0
                            - *750
                            x8.0.1:
                            - X8.0.1
                            - *758
                            x8.0.2:
                            - X8.0.2
                            - *766
                            x8.0.3:
                            - X8.0.3
                            - *774
                            x9.0.0:
                            - X9.0.0
                            - *782
                            x9.0.1:
                            - X9.0.1
                            - *790
                            x9.0.2:
                            - X9.0.2
                            - *798
                            x9.0.3:
                            - X9.0.3
                            - *806
                            x9.0.4:
                            - X9.0.4
                            - *814
                            x9.0.5:
                            - X9.0.5
                            - *822
                            xtensarossa:
                            - XtensaRossa
                            - *1238
                          sw:
                            10.0.0:
                            - 10.0.0
                            - *834
                            10.0.1:
                            - 10.0.1
                            - *842
                            10.0.2:
                            - 10.0.2
                            - *850
                            10.0.3:
                            - 10.0.3
                            - *858
                            10.0.4:
                            - 10.0.4
                            - *866
                            10.0.5:
                            - 10.0.5
                            - *874
                            10.0.6:
                            - 10.0.6
                            - *882
                            11.0.0:
                            - 11.0.0
                            - *890
                            11.0.1:
                            - 11.0.1
                            - *898
                            11.0.2:
                            - 11.0.2
                            - *906
                            11.0.3:
                            - 11.0.3
                            - *914
                            11.0.4:
                            - 11.0.4
                            - *922
                            12.0.0:
                            - 12.0.0
                            - *930
                            12.0.1:
                            - 12.0.1
                            - *938
                            12.0.10:
                            - 12.0.10
                            - *1002
                            12.0.11:
                            - 12.0.11
                            - *1010
                            12.0.12:
                            - 12.0.12
                            - *1026
                            12.0.2:
                            - 12.0.2
                            - *946
                            12.0.3:
                            - 12.0.3
                            - *954
                            12.0.4:
                            - 12.0.4
                            - *962
                            12.0.5:
                            - 12.0.5
                            - *970
                            12.0.6:
                            - 12.0.6
                            - *978
                            12.0.7:
                            - 12.0.7
                            - *986
                            12.0.8:
                            - 12.0.8
                            - *994
                            12.0.9:
                            - 12.0.9
                            - *1018
                            13.0.0:
                            - 13.0.0
                            - *1034
                            13.0.1:
                            - 13.0.1
                            - *1042
                            13.0.2:
                            - 13.0.2
                            - *1050
                            13.0.3:
                            - 13.0.3
                            - *1058
                            13.0.4:
                            - 13.0.4
                            - *1066
                            13.0.5:
                            - 13.0.5
                            - *1074
                            13.0.6:
                            - 13.0.6
                            - *1082
                            13.0.7:
                            - 13.0.7
                            - *1090
                            '14.00':
                            - '14.00'
                            - *1102
                            '14.01':
                            - '14.01'
                            - *613
                            '14.02':
                            - '14.02'
                            - *1120
                            2wire:
                            - 2Wire
                            - *722
                            6.0.0:
                            - 6.0.0
                            - *626
                            6.0.1:
                            - 6.0.1
                            - *634
                            6.0.2:
                            - 6.0.2
                            - *642
                            6.0.3:
                            - 6.0.3
                            - *650
                            6.0.4:
                            - 6.0.4
                            - *658
                            6.0.5:
                            - 6.0.5
                            - *666
                            6.0.6:
                            - 6.0.6
                            - *674
                            6.0.7:
                            - 6.0.7
                            - *682
                            6.0.8:
                            - 6.0.8
                            - *690
                            7.0.0:
                            - 7.0.0
                            - *698
                            7.0.1:
                            - 7.0.1
                            - *706
                            7.1.0:
                            - 7.1.0
                            - *714
                            7.1.1:
                            - 7.1.1
                            - *730
                            7.1.2:
                            - 7.1.2
                            - *738
                            7.1.3:
                            - 7.1.3
                            - *746
                            7.1.8-mp:
                            - 7.1.8-MP
                            - *722
                            8.0.0:
                            - 8.0.0
                            - *754
                            8.0.1:
                            - 8.0.1
                            - *762
                            8.0.2:
                            - 8.0.2
                            - *770
                            8.0.3:
                            - 8.0.3
                            - *778
                            9.0.0:
                            - 9.0.0
                            - *786
                            9.0.1:
                            - 9.0.1
                            - *794
                            9.0.2:
                            - 9.0.2
                            - *802
                            9.0.3:
                            - 9.0.3
                            - *810
                            9.0.4:
                            - 9.0.4
                            - *818
                            9.0.5:
                            - 9.0.5
                            - *826
                            alameda:
                            - Alameda
                            - *1175
                            albany:
                            - Albany
                            - *1200
                            badgerpass:
                            - BadgerPass
                            - *698
                            bearvalley:
                            - BearValley
                            - *626
                            boreal:
                            - Boreal
                            - *754
                            bv:
                            - BV
                            - *626
                            cottonwood:
                            - Cottonwood
                            - *786
                            eaglenest:
                            - Eaglenest
                            - *890
                            eagleridge:
                            - Eagleridge
                            - *834
                            foxhill:
                            - Foxhill
                            - *930
                            homewood:
                            - Homewood
                            - *1058
                            hotham:
                            - Hotham
                            - *1034
                            t1020.0:
                            - T1020.0
                            - *1125
                            t1020.1:
                            - T1020.1
                            - *1130
                            t1020.2:
                            - T1020.2
                            - *1135
                            t1020.2b:
                            - T1020.2b
                            - *1140
                            t1020.3:
                            - T1020.3
                            - *1145
                            t1020.4:
                            - T1020.4
                            - *1150
                            t1030.0:
                            - T1030.0
                            - *1155
                            t1030.1:
                            - T1030.1
                            - *1160
                            t1030.2:
                            - T1030.2
                            - *1165
                            t1030.3:
                            - T1030.3
                            - *1170
                            t1040.0:
                            - T1040.0
                            - *1175
                            t1040.1:
                            - T1040.1
                            - *1180
                            t1040.1-prehotfix:
                            - T1040.1-prehotfix
                            - *1185
                            t1040.2:
                            - T1040.2
                            - *1190
                            t1040.3:
                            - T1040.3
                            - *1195
                            t1050.0:
                            - T1050.0
                            - *1200
                            t1050.1:
                            - T1050.1
                            - *1205
                            t1050.2:
                            - T1050.2
                            - *1210
                            t1050.2-sp1:
                            - T1050.2-sp1
                            - *1214
                            t1050.3:
                            - T1050.3
                            - *1219
                            t1050.4:
                            - T1050.4
                            - *1224
                            t1050.5:
                            - T1050.5
                            - *1229
                            t1050.cisco:
                            - T1050.cisco
                            - *1234
                            t2002.0:
                            - T2002.0
                            - *1239
                            t2003.0:
                            - T2003.0
                            - *1234
                            t2010.0:
                            - T2010.0
                            - *626
                            xtensarossa:
                            - XtensaRossa
                            - *1239
                    cadTools: &1240 !!perl/hash:Xtensa::Environment::CadTools
                      CadExtractUseQX: 1
                      CadHDL: Verilog
                      CadParUseAstro: 1
                      CadPsynUsePhysicalCompiler: 1
                      CadSiUseCeltic: 1
                      CadSimUseMTI: 0
                      CadSimUseVCS: 1
                      CadSimUseVantage: 0
                      CadSimUseVerilogNC: 1
                      CadSimUseVerilogXL: 1
                      CadStvUseMotive: 0
                      CadStvUsePrimeTime: 1
                      CadSynUseDesignCompiler: 1
                      __typeHierarchy: ' CadTools '
                      _componentsDB: {}
                      _instName: cadTools
                      _interfaces: {}
                      moduleName: CadTools
                      parent: *611
                      portName: cadTools
                      properties: {}
                      typeName: CadTools
                      verifyConstraints: 1
                    fpga: &1241 !!perl/hash:Xtensa::System::FPGABoard
                      __typeHierarchy: ' FPGABoard '
                      _componentsDB: {}
                      _instName: fpga
                      _interfaces: {}
                      ioCachedBytes: 234881024
                      ioCachedPAddr: 1879048192
                      ioNonCachedBytes: 234881024
                      ioNonCachedPAddr: 2415919104
                      moduleName: FPGABoard
                      parent: *611
                      portName: fpga
                      properties: {}
                      typeName: FPGABoard
                      verifyConstraints: 1
                    implementation: &1242 !!perl/hash:Xtensa::Environment::DesignImplementation
                      ImplAsyncReset: 1
                      ImplCDCSyncStages: 3
                      ImplDecoder: and_or_mux
                      ImplFloorplan: ''
                      ImplOperatingCondition: Worst
                      ImplPowerPriority: Medium
                      ImplRegFileBuildingBlock: FlipFlop
                      ImplResetFlops: 1
                      ImplSizePriority: Low
                      ImplSpeedPriority: High
                      ImplTargetLibraryType: TENSILICA_STD
                      ImplTargetPower: 75
                      ImplTargetSize: 770151
                      ImplTargetSpeed: 896
                      ImplTargetTechnology: 28hm
                      ImplTimingExperiment: 0
                      ImplVoltageCondition: Nominal
                      __typeHierarchy: ' DesignImplementation '
                      _componentsDB: {}
                      _instName: implementation
                      _interfaces: {}
                      moduleName: DesignImplementation
                      parent: *611
                      portName: implementation
                      properties: {}
                      typeName: DesignImplementation
                      verifyConstraints: 1
                    verification: &1243 !!perl/hash:Xtensa::Environment::DesignVerification
                      __typeHierarchy: ' DesignVerification '
                      _componentsDB: {}
                      _derived_performed: 1
                      _instName: verification
                      _interfaces: {}
                      _real_alternate_vecbases:
                      - 3425591296
                      - 3645576192
                      - 3238333440
                      - 3913472000
                      _real_memRange_data: !!perl/hash:MemRange
                        blocks:
                        - - 0
                          - 1073741823
                          - 1
                        - - 2147483648
                          - 2684354559
                          - 1
                        - - 2952790016
                          - 3238333439
                          - 1
                        - - 3238337536
                          - 3254530047
                          - 1
                        - - 3254534144
                          - 3425591295
                          - 1
                        - - 3425595392
                          - 3645576191
                          - 1
                        - - 3645580288
                          - 3913471999
                          - 1
                        - - 3913476096
                          - 4294967295
                          - 1
                        firstidx: 0
                        seed: 2
                      _real_memRange_inst: !!perl/hash:MemRange
                        blocks:
                        - - 0
                          - 1073741807
                          - 1
                        - - 2147483648
                          - 2684354559
                          - 1
                        - - 2952790016
                          - 3221225455
                          - 1
                        - - 3221225472
                          - 3238333439
                          - 1
                        - - 3238337536
                          - 3254530047
                          - 1
                        - - 3254534144
                          - 3425591295
                          - 1
                        - - 3425595392
                          - 3645576191
                          - 1
                        - - 3645580288
                          - 3913471999
                          - 1
                        - - 3913476096
                          - 4294967279
                          - 1
                        firstidx: 0
                        seed: 1
                      _real_memories:
                        altvec0: !!perl/hash:Xtensa::Environment::DVMemory::AltVec
                          actual_access_mode: !!perl/hash:Xtensa::Processor::IMMU::AccessMode
                            ar: !!perl/hash:Xtensa::Processor::IMMU::AccessRights
                              all:
                              - 7
                            mt: !!perl/hash:Xtensa::Processor::IMMU::MemoryType
                              all:
                              - 6
                              mgr: &1244 !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Manager
                                pr: *448
                                singles:
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: ''
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: ''
                                  axi4_awcache1: ''
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: 1
                                  interruptible: ''
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: ''
                                  pif_cacheable: ''
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: ''
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: 1
                                  axi4_awcache1: ''
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: 1
                                  interruptible: ''
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: ''
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - &1245 !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 0
                                  axi4_arcache1: 0
                                  axi4_arcache2: 0
                                  axi4_arcache3: 0
                                  axi4_awcache0: 0
                                  axi4_awcache1: 0
                                  axi4_awcache2: 0
                                  axi4_awcache3: 0
                                  coherent: 0
                                  defined: 0
                                  excl_exception_if_cache_disabled: 0
                                  excl_exception_if_cache_enabled: 0
                                  excl_lock: 0
                                  excl_use_cache: 0
                                  executable: 0
                                  guarded: 0
                                  interruptible: 0
                                  inward_shareable: 0
                                  l1_isolate: 0
                                  outward_shareable: 0
                                  pif_bufferable: 0
                                  pif_cacheable: 0
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 0
                                  pif_write_allocate: 0
                                  pif_writeback: 0
                                  readable: 0
                                  requested_l1_cacheable: 0
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                  writable: 0
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: ''
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: ''
                                  axi4_awcache1: ''
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: 1
                                  excl_use_cache: ''
                                  guarded: 1
                                  interruptible: ''
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: ''
                                  pif_cacheable: ''
                                  pif_domain0: 1
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: ''
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: 1
                                  axi4_awcache1: ''
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: 1
                                  excl_use_cache: ''
                                  guarded: 1
                                  interruptible: ''
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: ''
                                  pif_domain0: 1
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: ''
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: ''
                                  axi4_awcache1: ''
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: ''
                                  pif_cacheable: ''
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: ''
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: 1
                                  axi4_awcache1: ''
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: ''
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: ''
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: ''
                                  axi4_awcache1: ''
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: 1
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: ''
                                  pif_cacheable: ''
                                  pif_domain0: 1
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: ''
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: 1
                                  axi4_awcache1: ''
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: 1
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: ''
                                  pif_domain0: 1
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: ''
                                  pif_cacheable: ''
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: ''
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: 1
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: ''
                                  pif_cacheable: ''
                                  pif_domain0: 1
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: ''
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: ''
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: 1
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: ''
                                  pif_domain0: 1
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: ''
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: ''
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: ''
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: ''
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: ''
                                  actually_dc_writethru: 1
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: ''
                                  requested_l1_writethru: 1
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 1
                                  actually_dc_read_allocate: 1
                                  actually_dc_write_allocate: 1
                                  actually_dc_writeback: 1
                                  actually_dc_writethru: ''
                                  actually_ic_cacheable: 1
                                  actually_ic_read_allocate: 1
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: ''
                                  defined: 1
                                  excl_exception_if_cache_disabled: ''
                                  excl_exception_if_cache_enabled: ''
                                  excl_lock: ''
                                  excl_use_cache: 1
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: ''
                                  l1_isolate: 0
                                  outward_shareable: ''
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: 1
                                  requested_l1_read_allocate: 1
                                  requested_l1_write_allocate: 1
                                  requested_l1_writeback: 1
                                  requested_l1_writethru: ''
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - *1245
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 0
                                  pif_domain1: 1
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: ''
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: ''
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: ''
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: ''
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: ''
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: ''
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: ''
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                                - !!perl/hash:Xtensa::Processor::IMMU::MemoryType::Single
                                  actually_dc_cacheable: 0
                                  actually_dc_read_allocate: 0
                                  actually_dc_write_allocate: 0
                                  actually_dc_writeback: 0
                                  actually_dc_writethru: 0
                                  actually_ic_cacheable: 0
                                  actually_ic_read_allocate: 0
                                  axi4_arcache0: 1
                                  axi4_arcache1: 1
                                  axi4_arcache2: 1
                                  axi4_arcache3: 1
                                  axi4_awcache0: 1
                                  axi4_awcache1: 1
                                  axi4_awcache2: 1
                                  axi4_awcache3: 1
                                  coherent: 1
                                  defined: 1
                                  excl_exception_if_cache_disabled: 1
                                  excl_exception_if_cache_enabled: 1
                                  excl_lock: ''
                                  excl_use_cache: ''
                                  guarded: ''
                                  interruptible: 1
                                  inward_shareable: 1
                                  l1_isolate: 0
                                  outward_shareable: 1
                                  pif_bufferable: 1
                                  pif_cacheable: 1
                                  pif_domain0: 1
                                  pif_domain1: 0
                                  pif_read_allocate: 1
                                  pif_write_allocate: 1
                                  pif_writeback: 1
                                  requested_l1_cacheable: ''
                                  requested_l1_read_allocate: 0
                                  requested_l1_write_allocate: 0
                                  requested_l1_writeback: 0
                                  requested_l1_writethru: 0
                          bytes: 4096
                          creation_order: 10
                          isCAConstant: 1
                          isDynamic: 0
                          physicalAddr: 3913472000
                          pr: *448
                          virtualAddr: 3913472000
                        altvec1: !!perl/hash:Xtensa::Environment::DVMemory::AltVec
                          actual_access_mode: !!perl/hash:Xtensa::Processor::IMMU::AccessMode
                            ar: !!perl/hash:Xtensa::Processor::IMMU::AccessRights
                              all:
                              - 7
                            mt: !!perl/hash:Xtensa::Processor::IMMU::MemoryType
                              all:
                              - 6
                              mgr: *1244
                          bytes: 4096
                          creation_order: 11
                          isCAConstant: 1
                          isDynamic: 0
                          physicalAddr: 3425591296
                          pr: *448
                          virtualAddr: 3425591296
                        altvec2: !!perl/hash:Xtensa::Environment::DVMemory::AltVec
                          actual_access_mode: !!perl/hash:Xtensa::Processor::IMMU::AccessMode
                            ar: !!perl/hash:Xtensa::Processor::IMMU::AccessRights
                              all:
                              - 7
                            mt: !!perl/hash:Xtensa::Processor::IMMU::MemoryType
                              all:
                              - 6
                              mgr: *1244
                          bytes: 4096
                          creation_order: 12
                          isCAConstant: 1
                          isDynamic: 0
                          physicalAddr: 3645576192
                          pr: *448
                          virtualAddr: 3645576192
                        altvec3: !!perl/hash:Xtensa::Environment::DVMemory::AltVec
                          actual_access_mode: !!perl/hash:Xtensa::Processor::IMMU::AccessMode
                            ar: !!perl/hash:Xtensa::Processor::IMMU::AccessRights
                              all:
                              - 7
                            mt: !!perl/hash:Xtensa::Processor::IMMU::MemoryType
                              all:
                              - 6
                              mgr: *1244
                          bytes: 4096
                          creation_order: 13
                          isCAConstant: 1
                          isDynamic: 0
                          physicalAddr: 3238333440
                          pr: *448
                          virtualAddr: 3238333440
                        attrib: !!perl/hash:Xtensa::Environment::DVMemory::Attrib
                          bytes: 0
                          creation_order: 5
                          isCAConstant: 0
                          isDynamic: 0
                          pr: *448
                        cached: !!perl/hash:Xtensa::Environment::DVMemory::Cached
                          actual_access_mode: !!perl/hash:Xtensa::Processor::IMMU::AccessMode
                            ar: !!perl/hash:Xtensa::Processor::IMMU::AccessRights
                              all:
                              - 15
                            mt: !!perl/hash:Xtensa::Processor::IMMU::MemoryType
                              all:
                              - 243
                              mgr: *1244
                          bytes: 536870912
                          creation_order: 3
                          isCAConstant: 0
                          isDynamic: 0
                          physicalAddr: 1073741824
                          pr: *448
                          virtualAddr: 1073741824
                        dynamic: !!perl/hash:Xtensa::Environment::DVMemory::Dynamic
                          bytes: 0
                          creation_order: 4
                          isCAConstant: 0
                          isDynamic: 0
                          pr: *448
                        magic: !!perl/hash:Xtensa::Environment::DVMemory::Magic
                          actual_access_mode: !!perl/hash:Xtensa::Processor::IMMU::AccessMode
                            ar: !!perl/hash:Xtensa::Processor::IMMU::AccessRights
                              all:
                              - 7
                            mt: !!perl/hash:Xtensa::Processor::IMMU::MemoryType
                              all:
                              - 6
                              mgr: *1244
                          bytes: 4096
                          creation_order: 2
                          isCAConstant: 1
                          isDynamic: 0
                          physicalAddr: 3254530048
                          pr: *448
                          virtualAddr: 3254530048
                        noncached: !!perl/hash:Xtensa::Environment::DVMemory::NonCached
                          actual_access_mode: !!perl/hash:Xtensa::Processor::IMMU::AccessMode
                            ar: !!perl/hash:Xtensa::Processor::IMMU::AccessRights
                              all:
                              - 15
                            mt: !!perl/hash:Xtensa::Processor::IMMU::MemoryType
                              all:
                              - 490
                              mgr: *1244
                          bytes: 536870912
                          creation_order: 7
                          isCAConstant: 0
                          isDynamic: 0
                          physicalAddr: 1610612736
                          pr: *448
                          virtualAddr: 1610612736
                        osdata: !!perl/hash:Xtensa::Environment::DVMemory::OSData
                          bytes: 0
                          creation_order: 9
                          isCAConstant: 0
                          isDynamic: 0
                          pr: *448
                        pagexings: !!perl/hash:Xtensa::Environment::DVMemory::PageXings
                          bytes: 0
                          creation_order: 6
                          isCAConstant: 0
                          isDynamic: 0
                          pr: *448
                        reset0: !!perl/hash:Xtensa::Environment::DVMemory::ResetVec
                          bytes: 0
                          creation_order: 0
                          isCAConstant: 0
                          isDynamic: 0
                          pr: *448
                          vecbase: 2684354560
                        reset1: !!perl/hash:Xtensa::Environment::DVMemory::ResetVec
                          bytes: 0
                          creation_order: 1
                          isCAConstant: 0
                          isDynamic: 0
                          pr: *448
                          vecbase: 2684356160
                        shared: !!perl/hash:Xtensa::Environment::DVMemory::Shared
                          bytes: 0
                          creation_order: 8
                          isCAConstant: 0
                          isDynamic: 0
                          pr: *448
                      clockDutyCycle: 0.5
                      clockPeriod: 10
                      dvarch: 0
                      magic:
                        busyData: ~
                        busyMask: ~
                        diagExit: 0
                        disableAllExtInt: 1
                        disableLevel: 94
                        enableAllExtInt: 2
                        enableocdstall: 104
                        exCounter: 86
                        extInt: 36
                        extIntClr: 61
                        extIntDelay: 32
                        extIntMulti: 20
                        loadStoreCause: 28
                        memErrorInfo: 16
                        powerToggle: 12
                        printf: 4
                        returnPC: 8
                        returnPS: ~
                        stlInfo: 108
                        takenInt: ~
                        waitiInt: 3
                        writeDataToFile: 100
                        xnneMisc0: ~
                        xnneMisc1: ~
                        xtmemScratch: ~
                      magicSize: 112
                      moduleName: DesignVerification
                      myproc: *448
                      pageTableBytes: 0
                      pageTableLinkBytes: 0
                      pageTableLinkVAddr: 0
                      pageTableVAddr: 536870912
                      parent: *611
                      portName: verification
                      properties: {}
                      typeName: DesignVerification
                      verifyConstraints: 1
                  _instName: env
                  _interfaces: {}
                  build: *612
                  cadTools: *1240
                  fpga: *1241
                  implementation: *1242
                  moduleName: hifi4_MockingBird_PROD_Environment
                  parent: *603
                  portName: env
                  properties: {}
                  testbench: !!perl/hash:Xtensa::Environment::Testbench
                    pr: *448
                  typeName: hifi4_MockingBird_PROD_Environment
                  verification: *1243
                  verifyConstraints: 1
                immu: &1246 !!perl/hash:Xtensa::Processor::MPU_stubs::mpu_ca_4kpg
                  MPUbgMapList:
                  - &1247 !!perl/hash:Xtensa::Processor::MPUbgMap
                    __typeHierarchy: ' MPUbgMap '
                    _componentsDB: {}
                    _index: 0
                    _instName: MPUbgMapList
                    _interfaces: {}
                    accessRights: 7
                    address: 0
                    memoryType: 6
                    moduleName: MPUbgMap
                    parent: *1246
                    portName: MPUbgMapList0
                    properties: {}
                    size: 2147483648
                    typeName: MPUbgMap
                    verifyConstraints: 1
                  - &1248 !!perl/hash:Xtensa::Processor::MPUbgMap
                    __typeHierarchy: ' MPUbgMap '
                    _componentsDB: {}
                    _index: 1
                    _instName: MPUbgMapList
                    _interfaces: {}
                    accessRights: 7
                    address: 2147483648
                    memoryType: 6
                    moduleName: MPUbgMap_1
                    parent: *1246
                    portName: MPUbgMapList1
                    properties: {}
                    size: 2147483648
                    typeName: MPUbgMap
                    verifyConstraints: 1
                  MPUvasLsb: 12
                  __typeHierarchy: ' IMMU mpu_ca_4kpg '
                  _componentsDB:
                    MPUbgMapList.0: *1247
                    MPUbgMapList.1: *1248
                  _instName: immu
                  _interfaces: {}
                  memory_type_mgr: *1244
                  moduleName: mpu_ca_4kpg
                  numOfMPUEntries: 32
                  numOfMPUbgMapEntries: 2
                  numOfMTUEntries: 0
                  parent: *603
                  portName: immu
                  pr: *448
                  properties: {}
                  ringCount: 2
                  typeName: mpu_ca_4kpg
                  verifyConstraints: 1
                interrupts: &1249 !!perl/hash:Xtensa::Processor::Interrupts
                  __typeHierarchy: ' Interrupts '
                  _componentsDB:
                    interrupt.0: &1250 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 0
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 1
                      moduleName: Interrupt
                      number: 0
                      parent: *1249
                      portName: interrupt0
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.1: &1251 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 1
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 2
                      moduleName: Interrupt_1
                      number: 1
                      parent: *1249
                      portName: interrupt1
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.10: &1252 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 10
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 1024
                      moduleName: Interrupt_10
                      number: 10
                      parent: *1249
                      portName: interrupt10
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.11: &1253 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 11
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 2048
                      moduleName: Interrupt_11
                      number: 11
                      parent: *1249
                      portName: interrupt11
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.12: &1254 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 12
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 4096
                      moduleName: Interrupt_12
                      number: 12
                      parent: *1249
                      portName: interrupt12
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.13: &1255 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 13
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 8192
                      moduleName: Interrupt_13
                      number: 13
                      parent: *1249
                      portName: interrupt13
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.14: &1256 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 14
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 16384
                      moduleName: Interrupt_14
                      number: 14
                      parent: *1249
                      portName: interrupt14
                      properties: {}
                      type: ExtEdge
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.15: &1257 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 15
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 32768
                      moduleName: Interrupt_15
                      number: 15
                      parent: *1249
                      portName: interrupt15
                      properties: {}
                      type: ExtEdge
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.16: &1258 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 16
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 65536
                      moduleName: Interrupt_16
                      number: 16
                      parent: *1249
                      portName: interrupt16
                      properties: {}
                      type: Timer
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.17: &1259 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 17
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 131072
                      moduleName: Interrupt_17
                      number: 17
                      parent: *1249
                      portName: interrupt17
                      properties: {}
                      type: Timer
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.18: &1260 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 18
                      _instName: interrupt
                      _interfaces: {}
                      level: 3
                      mask: 262144
                      moduleName: Interrupt_18
                      number: 18
                      parent: *1249
                      portName: interrupt18
                      properties: {}
                      type: Timer
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.19: &1261 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 19
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 524288
                      moduleName: Interrupt_19
                      number: 19
                      parent: *1249
                      portName: interrupt19
                      properties: {}
                      type: WriteErr
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.2: &1262 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 2
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 4
                      moduleName: Interrupt_2
                      number: 2
                      parent: *1249
                      portName: interrupt2
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.20: &1263 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 20
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 1048576
                      moduleName: Interrupt_20
                      number: 20
                      parent: *1249
                      portName: interrupt20
                      properties: {}
                      type: Profiling
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.21: &1264 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 21
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 2097152
                      moduleName: Interrupt_21
                      number: 21
                      parent: *1249
                      portName: interrupt21
                      properties: {}
                      type: Software
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.22: &1265 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 22
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 4194304
                      moduleName: Interrupt_22
                      number: 22
                      parent: *1249
                      portName: interrupt22
                      properties: {}
                      type: Software
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.23: &1266 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 23
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 8388608
                      moduleName: Interrupt_23
                      number: 23
                      parent: *1249
                      portName: interrupt23
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.24: &1267 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 24
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 16777216
                      moduleName: Interrupt_24
                      number: 24
                      parent: *1249
                      portName: interrupt24
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.3: &1268 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 3
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 8
                      moduleName: Interrupt_3
                      number: 3
                      parent: *1249
                      portName: interrupt3
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.4: &1269 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 4
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 16
                      moduleName: Interrupt_4
                      number: 4
                      parent: *1249
                      portName: interrupt4
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.5: &1270 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 5
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 32
                      moduleName: Interrupt_5
                      number: 5
                      parent: *1249
                      portName: interrupt5
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.6: &1271 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 6
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 64
                      moduleName: Interrupt_6
                      number: 6
                      parent: *1249
                      portName: interrupt6
                      properties: {}
                      type: ExtEdge
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.7: &1272 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 7
                      _instName: interrupt
                      _interfaces: {}
                      level: 1
                      mask: 128
                      moduleName: Interrupt_7
                      number: 7
                      parent: *1249
                      portName: interrupt7
                      properties: {}
                      type: ExtEdge
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.8: &1273 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 8
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 256
                      moduleName: Interrupt_8
                      number: 8
                      parent: *1249
                      portName: interrupt8
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                    interrupt.9: &1274 !!perl/hash:Xtensa::Processor::Interrupt
                      __typeHierarchy: ' Interrupt '
                      _componentsDB: {}
                      _index: 9
                      _instName: interrupt
                      _interfaces: {}
                      level: 2
                      mask: 512
                      moduleName: Interrupt_9
                      number: 9
                      parent: *1249
                      portName: interrupt9
                      properties: {}
                      type: ExtLevel
                      typeName: Interrupt
                      verifyConstraints: 1
                  _instName: interrupts
                  _interfaces: {}
                  count: 25
                  excmLevel: 2
                  highLevel: 1
                  interrupt:
                  - *1250
                  - *1251
                  - *1262
                  - *1268
                  - *1269
                  - *1270
                  - *1271
                  - *1272
                  - *1273
                  - *1274
                  - *1252
                  - *1253
                  - *1254
                  - *1255
                  - *1256
                  - *1257
                  - *1258
                  - *1259
                  - *1260
                  - *1261
                  - *1263
                  - *1264
                  - *1265
                  - *1266
                  - *1267
                  interruptStackBase: 0
                  interruptStackEnd: 0
                  interruptTableBase: 0
                  levelmax: 4
                  moduleName: Interrupts
                  numOfExtInt: 0
                  numOfSWInt: 0
                  parent: *603
                  portName: interrupts
                  properties: {}
                  relocatableISB: 1
                  relocatableITB: 0
                  swModifiable: 0
                  typeName: Interrupts
                  verifyConstraints: 1
                miscOperations: &1275 !!perl/hash:Xtensa::Processor::MiscOperations
                  CRC: 0
                  Clamps: 1
                  MinMax: 1
                  NormShiftAmount: 1
                  PopCount: 0
                  SignExtend: 1
                  __typeHierarchy: ' MiscOperations '
                  _componentsDB: {}
                  _instName: miscOperations
                  _interfaces: {}
                  moduleName: MiscOperations
                  parent: *603
                  portName: miscOperations
                  properties: {}
                  typeName: MiscOperations
                  verifyConstraints: 1
                mmu: &1276 !!perl/hash:Xtensa::Processor::MMU
                  __typeHierarchy: ' MMU '
                  _componentsDB:
                    dtlb: &1277 !!perl/hash:Xtensa::Processor::TLB
                      __typeHierarchy: ' TLB '
                      _componentsDB:
                        ways.0: &1278 !!perl/hash:Xtensa::Processor::TLBWay
                          __typeHierarchy: ' TLBWay '
                          _componentsDB:
                            assoc: &1279 !!perl/hash:Xtensa::Processor::TLBAssoc
                              ASIDConstValues: []
                              ASIDResetValues: []
                              CAConstValues: []
                              CAResetValues:
                              - 2
                              - 2
                              - 2
                              - 2
                              - 2
                              - 2
                              - 2
                              - 2
                              PPNConstValues:
                              - 0
                              - 536870912
                              - 1073741824
                              - 1610612736
                              - 2147483648
                              - 2684354560
                              - 3221225472
                              - 3758096384
                              PPNLsb: 29
                              PPNMsb: 31
                              PPNResetValues: []
                              VPNConstValues:
                              - 0
                              - 536870912
                              - 1073741824
                              - 1610612736
                              - 2147483648
                              - 2684354560
                              - 3221225472
                              - 3758096384
                              VPNLsb: 29
                              VPNMsb: 31
                              VPNResetValues: []
                              __typeHierarchy: ' TLBAssoc '
                              _componentsDB: {}
                              _instName: assoc
                              _interfaces: {}
                              _pageSizeEncodings:
                                '0': 29
                              autoRefill: 0
                              encodePageSize:
                                '29': '0'
                              id: 0
                              maxPageSize: 29
                              minPageMask: 536870911
                              minPageSize: 29
                              moduleName: TLBAssoc
                              numOfEntries: 8
                              pageSizeEncodingBits: 0
                              pageSizes:
                              - 29
                              parent: *1278
                              portName: assoc
                              properties:
                                hardware: ~
                                version: '0.001'
                              sizeRestrictionBits: 0
                              storedPpns:
                              - 0
                              - 536870912
                              - 1073741824
                              - 1610612736
                              - 2147483648
                              - 2684354560
                              - 3221225472
                              - 3758096384
                              storedVpns:
                              - 0
                              - 0
                              - 0
                              - 0
                              - 0
                              - 0
                              - 0
                              - 0
                              tlb: *1277
                              typeName: TLBAssoc
                              verifyConstraints: 1
                          _index: 0
                          _instName: ways
                          _interfaces: {}
                          assoc: *1279
                          id: 0
                          moduleName: TLBWay
                          parent: *1277
                          portName: ways0
                          properties:
                            hardware: ~
                            version: '0.001'
                          tlb: *1277
                          typeName: TLBWay
                          verifyConstraints: 1
                      _instName: dtlb
                      _interfaces: {}
                      associativities:
                      - *1279
                      id: 0
                      maxPageSize: 29
                      minPageSize: 29
                      moduleName: TLB_1
                      paddrBits: 32
                      paddrMask: 4294967295
                      parent: *1276
                      portName: dtlb
                      properties:
                        hardware: ~
                        version: '0.001'
                      type: Data
                      typeName: TLB
                      vaddrBits: 32
                      vaddrMask: 4294967295
                      verifyConstraints: 1
                      wayCount: 1
                      wayCountMask: 0
                      ways:
                      - *1278
                    itlb: &1280 !!perl/hash:Xtensa::Processor::TLB
                      __typeHierarchy: ' TLB '
                      _componentsDB:
                        ways.0: &1281 !!perl/hash:Xtensa::Processor::TLBWay
                          __typeHierarchy: ' TLBWay '
                          _componentsDB:
                            assoc: &1282 !!perl/hash:Xtensa::Processor::TLBAssoc
                              ASIDConstValues: []
                              ASIDResetValues: []
                              CAConstValues: []
                              CAResetValues:
                              - 2
                              - 2
                              - 2
                              - 2
                              - 2
                              - 2
                              - 2
                              - 2
                              PPNConstValues:
                              - 0
                              - 536870912
                              - 1073741824
                              - 1610612736
                              - 2147483648
                              - 2684354560
                              - 3221225472
                              - 3758096384
                              PPNLsb: 29
                              PPNMsb: 31
                              PPNResetValues: []
                              VPNConstValues:
                              - 0
                              - 536870912
                              - 1073741824
                              - 1610612736
                              - 2147483648
                              - 2684354560
                              - 3221225472
                              - 3758096384
                              VPNLsb: 29
                              VPNMsb: 31
                              VPNResetValues: []
                              __typeHierarchy: ' TLBAssoc '
                              _componentsDB: {}
                              _instName: assoc
                              _interfaces: {}
                              _pageSizeEncodings:
                                '0': 29
                              autoRefill: 0
                              encodePageSize:
                                '29': '0'
                              id: 0
                              maxPageSize: 29
                              minPageMask: 536870911
                              minPageSize: 29
                              moduleName: TLBAssoc
                              numOfEntries: 8
                              pageSizeEncodingBits: 0
                              pageSizes:
                              - 29
                              parent: *1281
                              portName: assoc
                              properties:
                                hardware: ~
                                version: '0.001'
                              sizeRestrictionBits: 0
                              storedPpns:
                              - 0
                              - 536870912
                              - 1073741824
                              - 1610612736
                              - 2147483648
                              - 2684354560
                              - 3221225472
                              - 3758096384
                              storedVpns:
                              - 0
                              - 0
                              - 0
                              - 0
                              - 0
                              - 0
                              - 0
                              - 0
                              tlb: *1280
                              typeName: TLBAssoc
                              verifyConstraints: 1
                          _index: 0
                          _instName: ways
                          _interfaces: {}
                          assoc: *1282
                          id: 0
                          moduleName: TLBWay
                          parent: *1280
                          portName: ways0
                          properties:
                            hardware: ~
                            version: '0.001'
                          tlb: *1280
                          typeName: TLBWay
                          verifyConstraints: 1
                      _instName: itlb
                      _interfaces: {}
                      associativities:
                      - *1282
                      id: 0
                      maxPageSize: 29
                      minPageSize: 29
                      moduleName: TLB
                      paddrBits: 32
                      paddrMask: 4294967295
                      parent: *1276
                      portName: itlb
                      properties:
                        hardware: ~
                        version: '0.001'
                      type: Inst
                      typeName: TLB
                      vaddrBits: 32
                      vaddrMask: 4294967295
                      verifyConstraints: 1
                      wayCount: 1
                      wayCountMask: 0
                      ways:
                      - *1281
                  _config_map_state: {}
                  _current_tlbmap_state_is_reset: 1
                  _current_vector_state_is_reset: 1
                  _instName: mmu
                  _interfaces: {}
                  _invalidAsid: 0
                  _kernelAsid: 1
                  _pageSizeEncodings:
                    '0': 29
                  asidBits: 0
                  dtlb: *1277
                  encodePageSize:
                    '29': '0'
                  id: 0
                  identity_map: 1
                  invalidAsid: 0
                  isBkgndDefault: 0
                  isBkgndException: 1
                  isRasidConstant: 1
                  is_cacheattr_like: 1
                  is_cammu: 1
                  is_caxlt: ''
                  is_mmuv3: ''
                  is_ptp_mmu: ''
                  itlb: *1280
                  kernelAsid: 0
                  magicInstrOpcodes:
                    HWLDPTE: ~
                    HWWDTLBA: ~
                    HWWITLBA: ~
                  maxPTEPageSize: 29
                  maxTlbWays: 1
                  minPTEPageSize: 29
                  moduleName: MMU
                  noMatchAction: Exception
                  pageEncodingTableName: MMU__pageEncodingTable
                  pageSizeEncodings:
                  - '0'
                  pageSizes:
                  - 29
                  parent: *603
                  portName: mmu
                  properties:
                    hardware: ~
                    version: '0.001'
                  pteEntrySize: 4
                  ptePageSizeBits: 0
                  ptePageSizeMask: 0
                  ptePageSizeOffset: 0
                  pteSizeRestrictionMask: 0
                  pteSizeRestrictionOffset: 0
                  pteSoftwareBits: 29
                  pteSoftwareMask: 536870911
                  pteSoftwareOffset: 0
                  rasidMask: 0
                  resetRASID: 0
                  ringCount: 1
                  ringsBits: 0
                  ringsMask: 0
                  ringsOffset: 0
                  sizeRestrictionBits: 0
                  spanning_way: 1
                  tlbs:
                  - *1280
                  - *1277
                  typeName: MMU
                  verifyConstraints: 1
                prefetch: &1283 !!perl/hash:Xtensa::Processor::Prefetch
                  CMEDowngrades: 0
                  __typeHierarchy: ' Prefetch '
                  _componentsDB: {}
                  _instName: prefetch
                  _interfaces: {}
                  error: none
                  fixPbufRAM: 0
                  moduleName: Prefetch
                  parent: *603
                  portName: prefetch
                  prefetch2L1: 0
                  prefetchBlock: 0
                  prefetchBlockEntries: 2
                  prefetchCastoutCacheLines: 1
                  prefetchEntries: 16
                  properties: {}
                  typeName: Prefetch
                  verifyConstraints: 1
                registerFile: &1284 !!perl/hash:Xtensa::Processor::RegisterFile
                  __typeHierarchy: ' RegisterFile '
                  _componentsDB: {}
                  _instName: registerFile
                  _interfaces: {}
                  moduleName: RegisterFile
                  nareg: 64
                  parent: *603
                  portName: registerFile
                  properties: {}
                  typeName: RegisterFile
                  verifyConstraints: 1
                  windowsConfigured: 1
                testOptions: &1285 !!perl/hash:Xtensa::Processor::TestOptions
                  __typeHierarchy: ' TestOptions '
                  _componentsDB: {}
                  _instName: testOptions
                  _interfaces: {}
                  fullScan: 1
                  latchesTransparent: 0
                  moduleName: TestOptions
                  parent: *603
                  portName: testOptions
                  properties: {}
                  typeName: TestOptions
                  verifyConstraints: 1
                tie: &1286 !!perl/hash:Xtensa::Processor::TIE
                  __typeHierarchy: ' TIE '
                  _componentsDB: {}
                  _implements: ~
                  _instName: tie
                  _interfaces: {}
                  _states: []
                  coprocessors: []
                  id: 3
                  internal: 0
                  moduleName: TIE
                  order: []
                  parent: *603
                  portName: tie
                  properties:
                    perlParentPackage: Xtensa::Processor::TIECoprocessor
                  regfiles: []
                  renameMapFile: ''
                  rename_tie: 0
                  renamerFile: ''
                  sourceFile: MATHFUN_V4.tie
                  tieports: []
                  typeName: TIE
                  verifyConstraints: 1
                tie_modules.0: &1287 !!perl/hash:Xtensa::Processor::HiFi4
                  __typeHierarchy: ' TIE HiFi4 '
                  _componentsDB: {}
                  _implements: ~
                  _index: 0
                  _instName: tie_modules
                  _interfaces: {}
                  _states: []
                  coprocessors: []
                  fp: 1
                  id: 3
                  internal: 1
                  moduleName: HiFi4
                  order: []
                  parent: *603
                  partialRegfileBypass: 0
                  portName: tie_modules0
                  properties:
                    perlParentPackage: Xtensa::Processor::TIECoprocessor
                  regfiles: []
                  renameMapFile: ''
                  rename_tie: 0
                  renamerFile: ''
                  sourceFile: /home/xpgcust/tree/RI-2019.1/ib/p4root/Xtensa/share/saridef/Processor/Coprocessor/../../../../../Coprocessors/HiFi3/Tie/HiFi4.tie
                  tieports: []
                  typeName: HiFi4
                  verifyConstraints: 1
                tie_modules.1: &1288 !!perl/hash:Xtensa::Processor::MUL32
                  __typeHierarchy: ' TIE MUL32 '
                  _componentsDB: {}
                  _implements: ' mul16 '
                  _index: 1
                  _instName: tie_modules
                  _interfaces: {}
                  _states: []
                  coprocessors: []
                  id: 3
                  internal: 1
                  iterativeMul32: 0
                  moduleName: MUL32
                  mul16: 1
                  mulh: 0
                  order: []
                  parent: *603
                  portName: tie_modules1
                  properties:
                    perlParentPackage: Xtensa::Processor::TIECoprocessor
                  regfiles: []
                  renameMapFile: ''
                  rename_tie: 0
                  renamerFile: ''
                  sourceFile: /home/xpgcust/tree/RI-2019.1/ib/p4root/Xtensa/share/saridef/Processor/Coprocessor/../../../../../Coprocessors/MUL32/mul32.tie
                  tieports: []
                  typeName: MUL32
                  verifyConstraints: 1
                tie_modules.2: &1289 !!perl/hash:Xtensa::Processor::DCPortsQueues
                  __typeHierarchy: ' TIE DCPortsQueues '
                  _componentsDB: {}
                  _implements: ~
                  _index: 2
                  _instName: tie_modules
                  _interfaces: {}
                  _states: []
                  coprocessors: []
                  id: 3
                  internal: 1
                  moduleName: DCPortsQueues
                  order: []
                  parent: *603
                  portName: tie_modules2
                  ports: 1
                  properties:
                    perlParentPackage: Xtensa::Processor::TIECoprocessor
                  queues: 0
                  regfiles: []
                  renameMapFile: ''
                  rename_tie: 0
                  renamerFile: ''
                  sourceFile: /home/xpgcust/tree/RI-2019.1/ib/p4root/Xtensa/share/saridef/Processor/Coprocessor/../../../../../Coprocessors/DCPortsQueues/DCPortsQueues.tie.tpp
                  tieports: []
                  typeName: DCPortsQueues
                  verifyConstraints: 1
                timers: &1290 !!perl/hash:Xtensa::Processor::Timers
                  __typeHierarchy: ' Timers '
                  _componentsDB:
                    timer.0: &1291 !!perl/hash:Xtensa::Processor::Timer
                      __typeHierarchy: ' Timer '
                      _componentsDB: {}
                      _index: 0
                      _instName: timer
                      _interfaces: {}
                      interrupt: 16
                      moduleName: Timer
                      number: 0
                      parent: *1290
                      portName: timer0
                      properties: {}
                      typeName: Timer
                      verifyConstraints: 1
                    timer.1: &1292 !!perl/hash:Xtensa::Processor::Timer
                      __typeHierarchy: ' Timer '
                      _componentsDB: {}
                      _index: 1
                      _instName: timer
                      _interfaces: {}
                      interrupt: 17
                      moduleName: Timer_1
                      number: 1
                      parent: *1290
                      portName: timer1
                      properties: {}
                      typeName: Timer
                      verifyConstraints: 1
                    timer.2: &1293 !!perl/hash:Xtensa::Processor::Timer
                      __typeHierarchy: ' Timer '
                      _componentsDB: {}
                      _index: 2
                      _instName: timer
                      _interfaces: {}
                      interrupt: 18
                      moduleName: Timer_2
                      number: 2
                      parent: *1290
                      portName: timer2
                      properties: {}
                      typeName: Timer
                      verifyConstraints: 1
                  _instName: timers
                  _interfaces: {}
                  count: 3
                  moduleName: Timers
                  parent: *603
                  portName: timers
                  properties: {}
                  timer:
                  - *1291
                  - *1292
                  - *1293
                  typeName: Timers
                  verifyConstraints: 1
                trax: &1294 !!perl/hash:CompLib::TRAX
                  __typeHierarchy: ' TRAX '
                  _componentsDB: {}
                  _instName: trax
                  _interfaces: {}
                  asynchTimeBus: 0
                  atbDataWidth: 32
                  atbIdWidth: 7
                  grayTimeBus: 0
                  intTimeWidth: 0
                  internalFifoSize: 128
                  memoryShared: 1
                  memorySize: 4096
                  memoryWidth: 32
                  moduleName: TRAX
                  numILAentries: 0
                  outputATB: 1
                  outputMemory: 1
                  parent: *603
                  portName: trax
                  properties: {}
                  timeWidth: 64
                  timestamps: 0
                  typeName: TRAX
                  verifyConstraints: 1
                vectors: &1295 !!perl/hash:Xtensa::Processor::Vectors
                  SW_stationaryVectorBaseSelect: 1
                  __typeHierarchy: ' Vectors '
                  _componentsDB:
                    vectorList.0: &1296 !!perl/hash:Xtensa::Processor::Vector
                      __typeHierarchy: ' Vector '
                      _componentsDB: {}
                      _index: 0
                      _instName: vectorList
                      _interfaces: {}
                      alignment: 4
                      baseAddress: 2684356160
                      group: stationary
                      hasHandler: 0
                      level: 1
                      moduleName: Vector
                      name: ResetVector
                      offset: 0
                      parent: *1295
                      portName: vectorList0
                      properties: {}
                      size: 736
                      typeName: Vector
                      vaddr: 2684356160
                      verifyConstraints: 1
                    vectorList.1: &1297 !!perl/hash:Xtensa::Processor::Vector
                      __typeHierarchy: ' Vector '
                      _componentsDB: {}
                      _index: 1
                      _instName: vectorList
                      _interfaces: {}
                      alignment: 4
                      baseAddress: 2684356060
                      group: relocatable
                      hasHandler: 1
                      level: 1
                      moduleName: Vector_1
                      name: KernelExceptionVector
                      offset: 476
                      parent: *1295
                      portName: vectorList1
                      properties: {}
                      size: 28
                      typeName: Vector
                      vaddr: 2684356060
                      verifyConstraints: 1
                    vectorList.2: &1298 !!perl/hash:Xtensa::Processor::Vector
                      __typeHierarchy: ' Vector '
                      _componentsDB: {}
                      _index: 2
                      _instName: vectorList
                      _interfaces: {}
                      alignment: 4
                      baseAddress: 2684356092
                      group: relocatable
                      hasHandler: 1
                      level: 1
                      moduleName: Vector_2
                      name: UserExceptionVector
                      offset: 508
                      parent: *1295
                      portName: vectorList2
                      properties: {}
                      size: 28
                      typeName: Vector
                      vaddr: 2684356092
                      verifyConstraints: 1
                    vectorList.3: &1299 !!perl/hash:Xtensa::Processor::Vector
                      __typeHierarchy: ' Vector '
                      _componentsDB: {}
                      _index: 3
                      _instName: vectorList
                      _interfaces: {}
                      alignment: 8
                      baseAddress: 2684356124
                      group: relocatable
                      hasHandler: 1
                      level: 1
                      moduleName: Vector_3
                      name: DoubleExceptionVector
                      offset: 540
                      parent: *1295
                      portName: vectorList3
                      properties: {}
                      size: 28
                      typeName: Vector
                      vaddr: 2684356124
                      verifyConstraints: 1
                    vectorList.4: &1300 !!perl/hash:Xtensa::Processor::Vector
                      __typeHierarchy: ' Vector '
                      _componentsDB: {}
                      _index: 4
                      _instName: vectorList
                      _interfaces: {}
                      alignment: 512
                      baseAddress: 2684355584
                      group: relocatable
                      hasHandler: 0
                      level: 1
                      moduleName: Vector_4
                      name: WindowVectors
                      offset: 0
                      parent: *1295
                      portName: vectorList4
                      properties: {}
                      size: 376
                      typeName: Vector
                      vaddr: 2684355584
                      verifyConstraints: 1
                    vectorList.5: &1301 !!perl/hash:Xtensa::Processor::Vector
                      __typeHierarchy: ' Vector '
                      _componentsDB: {}
                      _index: 5
                      _instName: vectorList
                      _interfaces: {}
                      alignment: 4
                      baseAddress: 2684355964
                      group: relocatable
                      hasHandler: 1
                      level: 2
                      moduleName: Vector_5
                      name: Level2InterruptVector
                      offset: 380
                      parent: *1295
                      portName: vectorList5
                      properties: {}
                      size: 28
                      typeName: Vector
                      vaddr: 2684355964
                      verifyConstraints: 1
                    vectorList.6: &1302 !!perl/hash:Xtensa::Processor::Vector
                      __typeHierarchy: ' Vector '
                      _componentsDB: {}
                      _index: 6
                      _instName: vectorList
                      _interfaces: {}
                      alignment: 4
                      baseAddress: 2684355996
                      group: relocatable
                      hasHandler: 1
                      level: 3
                      moduleName: Vector_6
                      name: Level3InterruptVector
                      offset: 412
                      parent: *1295
                      portName: vectorList6
                      properties: {}
                      size: 28
                      typeName: Vector
                      vaddr: 2684355996
                      verifyConstraints: 1
                    vectorList.7: &1303 !!perl/hash:Xtensa::Processor::Vector
                      __typeHierarchy: ' Vector '
                      _componentsDB: {}
                      _index: 7
                      _instName: vectorList
                      _interfaces: {}
                      alignment: 4
                      baseAddress: 2684356028
                      group: relocatable
                      hasHandler: 1
                      level: 4
                      moduleName: Vector_7
                      name: DebugExceptionVector
                      offset: 444
                      parent: *1295
                      portName: vectorList7
                      properties: {}
                      size: 28
                      typeName: Vector
                      vaddr: 2684356028
                      verifyConstraints: 1
                  _instName: vectors
                  _interfaces: {}
                  dbg_level: 4
                  dv_parameters:
                    static_vecbase0: 2684354560
                    static_vecbase1: 2684356160
                    vecbase_reset: 2684355584
                  max_offset: 540
                  max_size: 568
                  min_offset: 0
                  moduleName: Vectors
                  nmi_level: -1
                  numOfVectors: 8
                  parent: *603
                  portName: vectors
                  properties: {}
                  reloc_vectors_max_size: 568
                  relocatableVectorBaseResetVal: 2684355584
                  relocatableVectorOption: 1
                  stationaryVectorBase0: 2684354560
                  stationaryVectorBase1: 2684356160
                  stationary_alignment: 0
                  stationary_vectors_max_size: 736
                  swInitialized: 1
                  swVectorList:
                  - *1296
                  - *1297
                  - *1298
                  - *1299
                  - *1300
                  - *1301
                  - *1302
                  - *1303
                  swvecs:
                  - *1296
                  - *1297
                  - *1298
                  - *1299
                  - *1300
                  - *1301
                  - *1302
                  - *1303
                  total_size: 568
                  typeName: Vectors
                  vecBase1FromPins: 1
                  vecbase_align: 10
                  vecbase_align_bytes: 1024
                  vecbase_alignment: 10
                  vecbase_bits: 22
                  vectorList:
                  - *1296
                  - *1297
                  - *1298
                  - *1299
                  - *1300
                  - *1301
                  - *1302
                  - *1303
                  verifyConstraints: 1
              _instName: xt
              _interfaces:
                pifMasterIntfc: &1304 !!perl/hash:IntfcLib::PifMaster
                  __typeHierarchy: ' PifCommon PifMaster '
                  _instName: pifMasterIntfc
                  _interfaces: {}
                  burst: 0
                  byteEnable: 4
                  component: *603
                  connectMethodsRef:
                    PifMaster: &id12
                      _noname: '{ "DUMMY" }'
                    PifSlave: &id13
                      _noname: '{ "DUMMY" }'
                  connectedTo: {}
                  id: 0
                  insertTestComp: ifNotPresent
                  master: 1
                  parent: *603
                  piData: 32
                  piId: 6
                  piRouteId: 0
                  poAddr: 32
                  poCohCntl: 0
                  poCohVAdrsIndex: 0
                  poData: 32
                  poId: 6
                  poRouteId: 0
                  properties:
                    PIFGUI:OverrideRequired:PifMaster:PifSlave:PifMasterSlave: ~
                    PIFGUI:parameters:id:visible:no: ~
                    PIFGUI:parameters:insertTestComp:visible:no: ~
                    PIFGUI:parameters:master:visible:no: ~
                    PIFGUI:parameters:piRouteId:visible:no: ~
                    PIFGUI:parameters:poAddr:visible:no: ~
                    PIFGUI:parameters:poCohCntl:visible:no: ~
                    PIFGUI:parameters:poRouteId:visible:no: ~
                    PIFGUI:parameters:slave:visible:no: ~
                    PIFGUI:parameters:testComp:visible:no: ~
                    PIFGUI:parameters:testCompLevel:visible:no: ~
                    version: '0.001'
                  reqAttribute: 1
                  s_PIReqRdy: &1305 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    connectedTo: []
                    constValues: []
                    instName: PIReqRdy
                    isConstant: 0
                    lsb: 0
                    msb: 0
                    parent: *1304
                    width: 1
                  s_PIRespCntl: &1306 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    connectedTo: []
                    constValues: []
                    instName: PIRespCntl
                    isConstant: 0
                    lsb: 0
                    msb: 7
                    parent: *1304
                    width: 8
                  s_PIRespCohCntl: ~
                  s_PIRespData: &1307 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    connectedTo: []
                    constValues: []
                    instName: PIRespData
                    isConstant: 0
                    lsb: 0
                    msb: 31
                    parent: *1304
                    width: 32
                  s_PIRespId: &1308 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    connectedTo: []
                    constValues: []
                    instName: PIRespId
                    isConstant: 0
                    lsb: 0
                    msb: 5
                    parent: *1304
                    width: 6
                  s_PIRespPriority: &1309 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    connectedTo: []
                    constValues: []
                    instName: PIRespPriority
                    isConstant: 0
                    lsb: 0
                    msb: 1
                    parent: *1304
                    width: 2
                  s_PIRespRouteId: ~
                  s_PIRespValid: &1310 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 1
                    connectedTo: []
                    constValues: []
                    instName: PIRespValid
                    isConstant: 0
                    lsb: 0
                    msb: 0
                    parent: *1304
                    width: 1
                  s_POReqAdrs: &1311 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 2
                    connectedTo: []
                    constValues: []
                    instName: POReqAdrs
                    isConstant: 0
                    lsb: 0
                    msb: 31
                    parent: *1304
                    width: 32
                  s_POReqCntl: &1312 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 2
                    connectedTo: []
                    constValues: []
                    instName: POReqCntl
                    isConstant: 0
                    lsb: 0
                    msb: 7
                    parent: *1304
                    width: 8
                  s_POReqCohCntl: ~
                  s_POReqCohVAdrsIndex: ~
                  s_POReqData: &1313 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 2
                    connectedTo: []
                    constValues: []
                    instName: POReqData
                    isConstant: 0
                    lsb: 0
                    msb: 31
                    parent: *1304
                    width: 32
                  s_POReqDataBE: &1314 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 2
                    connectedTo: []
                    constValues: []
                    instName: POReqDataBE
                    isConstant: 0
                    lsb: 0
                    msb: 3
                    parent: *1304
                    width: 4
                  s_POReqId: &1315 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 2
                    connectedTo: []
                    constValues: []
                    instName: POReqId
                    isConstant: 0
                    lsb: 0
                    msb: 5
                    parent: *1304
                    width: 6
                  s_POReqPriority: &1316 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 2
                    connectedTo: []
                    constValues: []
                    instName: POReqPriority
                    isConstant: 0
                    lsb: 0
                    msb: 1
                    parent: *1304
                    width: 2
                  s_POReqRouteId: ~
                  s_POReqValid: &1317 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 2
                    connectedTo: []
                    constValues: []
                    instName: POReqValid
                    isConstant: 0
                    lsb: 0
                    msb: 0
                    parent: *1304
                    width: 1
                  s_PORespRdy: &1318 !!perl/hash:Xtensa::PIFware::Wire
                    _direction: 2
                    connectedTo: []
                    constValues: []
                    instName: PORespRdy
                    isConstant: 0
                    lsb: 0
                    msb: 0
                    parent: *1304
                    width: 1
                  signals:
                    PIReqRdy: *1305
                    PIRespCntl: *1306
                    PIRespData: *1307
                    PIRespId: *1308
                    PIRespPriority: *1309
                    PIRespValid: *1310
                    POReqAdrs: *1311
                    POReqCntl: *1312
                    POReqData: *1313
                    POReqDataBE: *1314
                    POReqId: *1315
                    POReqPriority: *1316
                    POReqValid: *1317
                    PORespRdy: *1318
                  slave: 0
                  testComp: VeraPifSlave
                  testCompLevel: top
                  typeName: PifMaster
              _loadStoreUnits:
              - *605
              - *606
              addressStage: 1
              alignUnalignedLoad: 0
              alignUnalignedStore: 0
              apbAccess: 1
              apbAccessIsSynchronous: 0
              arch: Xtensa24
              axi: *607
              booleans: 1
              bootLoader: 0
              byteEnableWidth: 8
              cacheAttrExists: 0
              cacheAttribute: !!perl/hash:Xtensa::Processor::IMMU::CacheAttribute
                old_cacheAttr: *608
                pr: *603
              cbox: 0
              commitStage: 4
              coprocessorCount: 2
              core: *609
              coreAddressWidth: 32
              coreDataWidth: 32
              coresightDAP: 0
              dataAccessLatency: 2
              dataCacheECC: 0
              dataCacheParity: 0
              dataGating: 1
              dataPortDMA: 0
              dataPortIntfc: []
              dataPortLoad: []
              dataPortLoadRetired: []
              dataPortRetireFlush: []
              dataPortStall: 0
              dataRamAttribute: 0
              dataRamBusy: []
              dataRamDMA: 0
              dataRamECC: 0
              dataRamIntfc: []
              dataRamLongLatency: 0
              dataRamParity: 0
              dataRamSG: 0
              dataRamStall: 0
              dataRamUDMA: 0
              dataRomBusy: []
              dataRomIntfc: []
              dataUsePIF: 1
              dataortBusy: []
              dcacheWayIntfc: []
              debug: *610
              debugOption: 1
              density: 1
              diagUncachedAble: 1
              dma: 0
              dmaDataRams: []
              dmaInstRams: []
              dtagWayIntfc: []
              dtlbExcMiss: 0
              dtlbExcMultiHit: 1
              dtlbExcPrivilege: 0
              dtlbExcSizeRestriction: 0
              env: *611
              erDebugAccess: 1
              excOnUnalignedLoad: 1
              excOnUnalignedStore: 1
              exceptionList:
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '0'
                name: InstructionILL
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '0'
                name: InstructionIllUsage
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '8'
                name: InstructionPrivileged
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '10'
                name: InstructionERIPrivileged
                xea3_cause: '1'
                xea3_lsfo: ~
                xea3_subtype: '2'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '6'
                name: IntegerDivideByZero
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: InstructionNotCall0
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: FPInvalid
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: FPDivByZero
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: FPOverflow
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '3'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: FPUnderflow
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '4'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: FPInexact
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '5'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: FPUnderInex
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '6'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: IntSaturation
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: IntInvalid
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: IntDivByZero
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '3'
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: IntOverflow
                xea3_cause: '1'
                xea3_lsfo: '0'
                xea3_subtype: '4'
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '9'
                name: AddressUnaligned
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: AddressCrossMemAccess
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '4'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '9'
                name: AddressUnalignedDevice
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '2'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '7'
                name: PCValueError
                xea3_cause: '2'
                xea3_lsfo: '1'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '2'
                name: InvalidTCMAccess_F
                xea3_cause: '2'
                xea3_lsfo: '1'
                xea3_subtype: '1'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: InvalidTCMAccess_L
                xea3_cause: '2'
                xea3_lsfo: '2'
                xea3_subtype: '1'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: InvalidTCMAccess_S
                xea3_cause: '2'
                xea3_lsfo: '3'
                xea3_subtype: '1'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: InvalidIRAMAccess
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '3'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: AccessOutsideDataSpace
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '5'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: AtomicOpNotSupportedAttr
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '6'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: AtomicToLockedLine
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '2'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '2'
                name: UnspecifiedIFetchError
                xea3_cause: '2'
                xea3_lsfo: '1'
                xea3_subtype: '7'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: UnlockableCacheLine
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '1'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: LargeDowngradeBlockPrefetch
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '3'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: L1SHitL1VMiss
                xea3_cause: '2'
                xea3_lsfo: ~
                xea3_subtype: '4'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: FLIXStoreOverlap
                xea3_cause: '2'
                xea3_lsfo: '3'
                xea3_subtype: '1'
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: IRamFLIXLoadNotAllowed
                xea3_cause: '2'
                xea3_lsfo: '2'
                xea3_subtype: '2'
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: IRamFLIXStoreNotAllowed
                xea3_cause: '2'
                xea3_lsfo: '3'
                xea3_subtype: '2'
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: GSLargeIndex
                xea3_cause: '2'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '6'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: GSUnaligned
                xea3_cause: '2'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '6'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: GSUncorrectable
                xea3_cause: '2'
                xea3_lsfo: '0'
                xea3_subtype: '3'
                xea3_type: '6'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '15'
                name: SysBusAddrError_L
                xea3_cause: '3'
                xea3_lsfo: '2'
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '15'
                name: SysBusAddrError_S
                xea3_cause: '3'
                xea3_lsfo: '3'
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '14'
                name: SysBusAddrError_F
                xea3_cause: '3'
                xea3_lsfo: '1'
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: CastoutSysBusAddrError
                xea3_cause: '3'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: LostStoreSysBusAddrError
                xea3_cause: '3'
                xea3_lsfo: '3'
                xea3_subtype: '3'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: DirtyLineSysBusAddrError
                xea3_cause: '3'
                xea3_lsfo: '0'
                xea3_subtype: '4'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: APBBusAddrError_L
                xea3_cause: '3'
                xea3_lsfo: '2'
                xea3_subtype: '5'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: APBBusAddrError_S
                xea3_cause: '3'
                xea3_lsfo: '3'
                xea3_subtype: '5'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '13'
                name: SysBusDataError_L
                xea3_cause: '3'
                xea3_lsfo: '2'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '13'
                name: SysBusDataError_S
                xea3_cause: '3'
                xea3_lsfo: '3'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '12'
                name: SysBusDataError_F
                xea3_cause: '3'
                xea3_lsfo: '1'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: CastoutSysBusDataError
                xea3_cause: '3'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: LostStoreSysBusDataError
                xea3_cause: '3'
                xea3_lsfo: '3'
                xea3_subtype: '3'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: DirtyLineSysBusDataError
                xea3_cause: '3'
                xea3_lsfo: '0'
                xea3_subtype: '4'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: APBBusDataError_L
                xea3_cause: '3'
                xea3_lsfo: '2'
                xea3_subtype: '5'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: APBBusDataError_S
                xea3_cause: '3'
                xea3_lsfo: '3'
                xea3_subtype: '5'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: BusTimeout
                xea3_cause: '3'
                xea3_lsfo: ~
                xea3_subtype: '0'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: CastoutBusTimeout
                xea3_cause: '3'
                xea3_lsfo: ~
                xea3_subtype: '1'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '11'
                name: AtomicOpNotSupportedDevice
                xea3_cause: '3'
                xea3_lsfo: '2'
                xea3_subtype: '1'
                xea3_type: '3'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: DebugSingleStep
                xea3_cause: '4'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: DebugBreak1
                xea3_cause: '4'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: DebugBreakN
                xea3_cause: '4'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: DebugBreak
                xea3_cause: '4'
                xea3_lsfo: '0'
                xea3_subtype: '3'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: DebugIBreak
                xea3_cause: '4'
                xea3_lsfo: '1'
                xea3_subtype: ~
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: DebugDBreak
                xea3_cause: '4'
                xea3_lsfo: ~
                xea3_subtype: ~
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: StackLimitViolation_PSL
                xea3_cause: '4'
                xea3_lsfo: '0'
                xea3_subtype: '1'
                xea3_type: '6'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: StackLimitViolation_KSL
                xea3_cause: '4'
                xea3_lsfo: '0'
                xea3_subtype: '2'
                xea3_type: '6'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: StackLimitViolation_ISL
                xea3_cause: '4'
                xea3_lsfo: '0'
                xea3_subtype: '3'
                xea3_type: '6'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '1'
                name: Syscall
                xea3_cause: '5'
                xea3_lsfo: '1'
                xea3_subtype: ~
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '2'
                name: HWUncorrectableMemError_F
                xea3_cause: '6'
                xea3_lsfo: '1'
                xea3_subtype: '0'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: HWUncorrectableMemError_L
                xea3_cause: '6'
                xea3_lsfo: '2'
                xea3_subtype: '0'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '3'
                name: HWUncorrectableMemError_S
                xea3_cause: '6'
                xea3_lsfo: '3'
                xea3_subtype: '0'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: UncorrectableTagRead
                xea3_cause: '6'
                xea3_lsfo: ~
                xea3_subtype: '1'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: UncorrectableCleanData
                xea3_cause: '6'
                xea3_lsfo: ~
                xea3_subtype: '2'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: UncorrectableData
                xea3_cause: '6'
                xea3_lsfo: ~
                xea3_subtype: '3'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: CastoutTagError
                xea3_cause: '6'
                xea3_lsfo: '0'
                xea3_subtype: '4'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: CastoutDataError
                xea3_cause: '6'
                xea3_lsfo: '0'
                xea3_subtype: '5'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: HardErrorLoopDetected
                xea3_cause: '6'
                xea3_lsfo: ~
                xea3_subtype: '6'
                xea3_type: '4'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: BusUncorrectable
                xea3_cause: '6'
                xea3_lsfo: ~
                xea3_subtype: '1'
                xea3_type: '5'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '20'
                name: MMUAccessProhibited_F
                xea3_cause: '7'
                xea3_lsfo: '1'
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '28'
                name: MMUAccessProhibited_L
                xea3_cause: '7'
                xea3_lsfo: '2'
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '29'
                name: MMUAccessProhibited_S
                xea3_cause: '7'
                xea3_lsfo: '3'
                xea3_subtype: '1'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '28'
                name: MMUUndefinedAttribute_L
                xea3_cause: '7'
                xea3_lsfo: '2'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '29'
                name: MMUUndefinedAttribute_S
                xea3_cause: '7'
                xea3_lsfo: '3'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '20'
                name: MMUUndefinedAttribute_F
                xea3_cause: '7'
                xea3_lsfo: '1'
                xea3_subtype: '1'
                xea3_type: '1'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '17'
                name: MMUTLBMultiHit_F
                xea3_cause: '7'
                xea3_lsfo: '1'
                xea3_subtype: '1'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '25'
                name: MMUTLBMultiHit_L
                xea3_cause: '7'
                xea3_lsfo: '2'
                xea3_subtype: '1'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '25'
                name: MMUTLBMultiHit_S
                xea3_cause: '7'
                xea3_lsfo: '3'
                xea3_subtype: '1'
                xea3_type: '2'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '16'
                name: MMUTLBMiss_F
                xea3_cause: ~
                xea3_lsfo: '1'
                xea3_subtype: '0'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '24'
                name: MMUTLBMiss_L
                xea3_cause: ~
                xea3_lsfo: '2'
                xea3_subtype: '0'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '24'
                name: MMUTLBMiss_S
                xea3_cause: ~
                xea3_lsfo: '3'
                xea3_subtype: '0'
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: Coprocessor
                xea3_cause: '8'
                xea3_lsfo: '1'
                xea3_subtype: ~
                xea3_type: '0'
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: ~
                name: CustomTIE
                xea3_cause: '9'
                xea3_lsfo: ~
                xea3_subtype: ~
                xea3_type: ~
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '4'
                name: Level1Interrupt
                xea3_cause: ~
                xea3_lsfo: ~
                xea3_subtype: ~
                xea3_type: ~
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '5'
                name: Allocate
                xea3_cause: ~
                xea3_lsfo: ~
                xea3_subtype: ~
                xea3_type: ~
              - !!perl/hash:Xtensa::Processor::ExceptionCause
                cause: '26'
                name: LoadStorePrivilege
                xea3_cause: ~
                xea3_lsfo: ~
                xea3_subtype: ~
                xea3_type: ~
              executeStage: 1
              extInterruptLevels: 4
              extInterruptsCount: 18
              externalRegs_real: []
              fetchWidth: 128
              fullAce: 0
              functionalSafetyLicensed: 0
              halt_on_exception: 0
              hardwareHandlesUnalignedLoad: 0
              hardwareHandlesUnalignedStore: 0
              hasHifi: 0
              haveExternalRegs: 1
              haveExternalRegsInterface: 1
              icacheWayIntfc: []
              immu: *1246
              inboundRequestBufferDepth: 2
              instAccessLatency: 2
              instBusy: 0
              instCacheECC: 0
              instCacheParity: 0
              instFetchMemCorrectErr: 0
              instFetchMemECC: 0
              instFetchMemError: 0
              instFetchMemParity: 0
              instRamBusy: []
              instRamDMA: 0
              instRamECC: 0
              instRamIntfc: []
              instRamLoadStore: []
              instRamParity: 0
              instRomBusy: []
              instRomIntfc: []
              instRomLoad: []
              instUsePIF: 1
              instantiateDmaCtrl: 0
              instructionWidth: 88
              interrupts: *1249
              interruptsOption: 1
              isBigEndian: 0
              isLittleEndian: 1
              isNMIConfigured: 0
              isROMPatchConfigured: 0
              isTargetHWAthens: 0
              isUarchBarcelona: 1
              isUarchCairo: 0
              is_cacheattr_equiv: 1
              is_ptp_mmu: 0
              is_xea1: 0
              is_xea2: 1
              is_xea3: 0
              itagWayIntfc: []
              itlbExcMiss: 0
              itlbExcMultiHit: 1
              itlbExcPrivilege: 0
              itlbExcSizeRestriction: 0
              jtagAccess: 1
              loadStoreMemCorrectErr: 1
              loadStoreMemECC: 0
              loadStoreMemError: 0
              loadStoreMemParity: 0
              loadStoreUnits: 2
              loadStoreUnitsCount: 2
              loadStoreWidth: 64
              lowPower: 0
              mac16Option: 0
              memDataGating: 0
              memoryOrder: LittleEndian
              memoryStage: 3
              miscOperations: *1275
              mmu: *1276
              mmuOption: 0
              moduleName: xpg_hifi4_MockingBird_PROD
              name: Xm_hifi4_MockingBird_PROD
              narrow_pc: 0
              newAccessMode: !!perl/hash:Xtensa::Processor::IMMU::AccessMode
                ar: !!perl/hash:Xtensa::Processor::IMMU::AccessRights
                  all:
                  - 0
                  - 1
                  - 2
                  - 3
                  - 4
                  - 5
                  - 6
                  - 7
                  - 8
                  - 9
                  - 10
                  - 11
                  - 12
                  - 13
                  - 14
                  - 15
                mt: !!perl/hash:Xtensa::Processor::IMMU::MemoryType
                  all:
                  - 0
                  - 1
                  - 2
                  - 3
                  - 4
                  - 5
                  - 6
                  - 7
                  - 8
                  - 9
                  - 10
                  - 11
                  - 12
                  - 13
                  - 14
                  - 15
                  - 16
                  - 17
                  - 18
                  - 19
                  - 20
                  - 21
                  - 22
                  - 23
                  - 24
                  - 25
                  - 26
                  - 27
                  - 28
                  - 29
                  - 30
                  - 31
                  - 32
                  - 33
                  - 34
                  - 35
                  - 36
                  - 37
                  - 38
                  - 39
                  - 40
                  - 41
                  - 42
                  - 43
                  - 44
                  - 45
                  - 46
                  - 47
                  - 48
                  - 49
                  - 50
                  - 51
                  - 52
                  - 53
                  - 54
                  - 55
                  - 56
                  - 57
                  - 58
                  - 59
                  - 60
                  - 61
                  - 62
                  - 63
                  - 64
                  - 65
                  - 66
                  - 67
                  - 68
                  - 69
                  - 70
                  - 71
                  - 72
                  - 73
                  - 74
                  - 75
                  - 76
                  - 77
                  - 78
                  - 79
                  - 80
                  - 81
                  - 82
                  - 83
                  - 84
                  - 85
                  - 86
                  - 87
                  - 88
                  - 89
                  - 90
                  - 91
                  - 92
                  - 93
                  - 94
                  - 95
                  - 96
                  - 97
                  - 98
                  - 99
                  - 100
                  - 101
                  - 102
                  - 103
                  - 104
                  - 105
                  - 106
                  - 107
                  - 108
                  - 109
                  - 110
                  - 111
                  - 112
                  - 113
                  - 114
                  - 115
                  - 116
                  - 117
                  - 118
                  - 119
                  - 120
                  - 121
                  - 122
                  - 123
                  - 124
                  - 125
                  - 126
                  - 127
                  - 128
                  - 129
                  - 130
                  - 131
                  - 132
                  - 133
                  - 134
                  - 135
                  - 136
                  - 137
                  - 138
                  - 139
                  - 140
                  - 141
                  - 142
                  - 143
                  - 144
                  - 145
                  - 146
                  - 147
                  - 148
                  - 149
                  - 150
                  - 151
                  - 152
                  - 153
                  - 154
                  - 155
                  - 156
                  - 157
                  - 158
                  - 159
                  - 160
                  - 161
                  - 162
                  - 163
                  - 164
                  - 165
                  - 166
                  - 167
                  - 168
                  - 169
                  - 170
                  - 171
                  - 172
                  - 173
                  - 174
                  - 175
                  - 176
                  - 177
                  - 178
                  - 179
                  - 180
                  - 181
                  - 182
                  - 183
                  - 184
                  - 185
                  - 186
                  - 187
                  - 188
                  - 189
                  - 190
                  - 191
                  - 192
                  - 193
                  - 194
                  - 195
                  - 196
                  - 197
                  - 198
                  - 199
                  - 200
                  - 201
                  - 202
                  - 203
                  - 204
                  - 205
                  - 206
                  - 207
                  - 208
                  - 209
                  - 210
                  - 211
                  - 212
                  - 213
                  - 214
                  - 215
                  - 216
                  - 217
                  - 218
                  - 219
                  - 220
                  - 221
                  - 222
                  - 223
                  - 224
                  - 225
                  - 226
                  - 227
                  - 228
                  - 229
                  - 230
                  - 231
                  - 232
                  - 233
                  - 234
                  - 235
                  - 236
                  - 237
                  - 238
                  - 239
                  - 240
                  - 241
                  - 242
                  - 243
                  - 244
                  - 245
                  - 246
                  - 247
                  - 248
                  - 249
                  - 250
                  - 251
                  - 252
                  - 253
                  - 254
                  - 255
                  - 256
                  - 257
                  - 258
                  - 259
                  - 260
                  - 261
                  - 262
                  - 263
                  - 264
                  - 265
                  - 266
                  - 267
                  - 268
                  - 269
                  - 270
                  - 271
                  - 272
                  - 273
                  - 274
                  - 275
                  - 276
                  - 277
                  - 278
                  - 279
                  - 280
                  - 281
                  - 282
                  - 283
                  - 284
                  - 285
                  - 286
                  - 287
                  - 288
                  - 289
                  - 290
                  - 291
                  - 292
                  - 293
                  - 294
                  - 295
                  - 296
                  - 297
                  - 298
                  - 299
                  - 300
                  - 301
                  - 302
                  - 303
                  - 304
                  - 305
                  - 306
                  - 307
                  - 308
                  - 309
                  - 310
                  - 311
                  - 312
                  - 313
                  - 314
                  - 315
                  - 316
                  - 317
                  - 318
                  - 319
                  - 320
                  - 321
                  - 322
                  - 323
                  - 324
                  - 325
                  - 326
                  - 327
                  - 328
                  - 329
                  - 330
                  - 331
                  - 332
                  - 333
                  - 334
                  - 335
                  - 336
                  - 337
                  - 338
                  - 339
                  - 340
                  - 341
                  - 342
                  - 343
                  - 344
                  - 345
                  - 346
                  - 347
                  - 348
                  - 349
                  - 350
                  - 351
                  - 352
                  - 353
                  - 354
                  - 355
                  - 356
                  - 357
                  - 358
                  - 359
                  - 360
                  - 361
                  - 362
                  - 363
                  - 364
                  - 365
                  - 366
                  - 367
                  - 368
                  - 369
                  - 370
                  - 371
                  - 372
                  - 373
                  - 374
                  - 375
                  - 376
                  - 377
                  - 378
                  - 379
                  - 380
                  - 381
                  - 382
                  - 383
                  - 384
                  - 385
                  - 386
                  - 387
                  - 388
                  - 389
                  - 390
                  - 391
                  - 392
                  - 393
                  - 394
                  - 395
                  - 396
                  - 397
                  - 398
                  - 399
                  - 400
                  - 401
                  - 402
                  - 403
                  - 404
                  - 405
                  - 406
                  - 407
                  - 408
                  - 409
                  - 410
                  - 411
                  - 412
                  - 413
                  - 414
                  - 415
                  - 416
                  - 417
                  - 418
                  - 419
                  - 420
                  - 421
                  - 422
                  - 423
                  - 424
                  - 425
                  - 426
                  - 427
                  - 428
                  - 429
                  - 430
                  - 431
                  - 432
                  - 433
                  - 434
                  - 435
                  - 436
                  - 437
                  - 438
                  - 439
                  - 440
                  - 441
                  - 442
                  - 443
                  - 444
                  - 445
                  - 446
                  - 447
                  - 448
                  - 449
                  - 450
                  - 451
                  - 452
                  - 453
                  - 454
                  - 455
                  - 456
                  - 457
                  - 458
                  - 459
                  - 460
                  - 461
                  - 462
                  - 463
                  - 464
                  - 465
                  - 466
                  - 467
                  - 468
                  - 469
                  - 470
                  - 471
                  - 472
                  - 473
                  - 474
                  - 475
                  - 476
                  - 477
                  - 478
                  - 479
                  - 480
                  - 481
                  - 482
                  - 483
                  - 484
                  - 485
                  - 486
                  - 487
                  - 488
                  - 489
                  - 490
                  - 491
                  - 492
                  - 493
                  - 494
                  - 495
                  - 496
                  - 497
                  - 498
                  - 499
                  - 500
                  - 501
                  - 502
                  - 503
                  - 504
                  - 505
                  - 506
                  - 507
                  - 508
                  - 509
                  - 510
                  - 511
                  mgr: *1244
              newExceptionArch: 1
              nmiLevel: 4
              numOfDCacheIntfs: 1
              numOfDataPortsIntfs: 0
              numOfDataRamsIntfs: 0
              numOfDataRomsIntfs: 0
              numOfICacheIntfs: 1
              numOfInstRamIntfs: 1
              numOfInstRomIntfs: 1
              numOfSysInterfaces: 0
              numOfTieInPortIntfs: 0
              numOfTieInQueueIntfs: 0
              numOfTieModules: 3
              numOfTieOutPortIntfs: 0
              numOfTieOutQueueIntfs: 0
              numOfUnifiedRamsIntfs: 0
              numROMPatchRegs: 0
              ocdOption: 1
              optionNames:
                APB: 0
                Booleans: 1
                CRC: 0
                Clamps: 1
                ConditionalStore: 0
                Coprocessor: 1
                Core: 1
                DCPortsQueues: 1
                DTLB: 0
                DataCache: 1
                DataPort: 0
                DataRam: 0
                DataRom: 0
                Debug: 1
                Density: 1
                Div32: 1
                Exceptions: 1
                HiFi4: 1
                ILA: 0
                IMMU: 1
                ITLB: 0
                InstCache: 1
                InstRam: 0
                InstRom: 0
                Interrupts: 1
                Loops: 1
                MAC16: 0
                MMU: 0
                MUL32: 1
                MemoryErrors: 0
                MinMax: 1
                Misc: 1
                Mul16: 1
                NormShiftAmount: 1
                OCD: 1
                PRID: 1
                PopCount: 0
                SNOOP: 0
                SignExtend: 1
                Speculation: 0
                Synchronization: 1
                TIE: 1
                Timers: 1
                UnifiedRam: 0
                VTMMU: 0
                WideInstr: 1
                Windows: 1
              ourSemDataGating: 1
              parent: *448
              pc_ufb: 0
              pcwidth: 32
              physicalAddressWidth: 32
              pifAsync: 0
              pifBridgeType: AXI
              pifDataTracePort: 1
              pifInReqIdBits: 0
              pifInReqRouteIdBits: 0
              pifMasterIntfc: *1304
              pifOutReqIdBits: 6
              pifReadDataAddressBits: 3
              pifReadDataBits: 64
              pifReadDataBytes: 8
              pifReqAttribute: 1
              pifReqDomain: 0
              pifServicesRequests: 0
              pifTracePort: 1
              pifWriteDataAddressBits: 3
              pifWriteDataBits: 64
              pifWriteDataBytes: 8
              pifWriteResponse: 1
              portName: xt
              prefetch: *1283
              prefetch_to_i: 1
              prid: 0
              properties:
                moduleName: xpg_hifi4_MockingBird_PROD
                netlistVisible: ~
              regFile: {}
              registerFile: *1284
              rmwDmemDMA: 0
              rmwDmemLS: 0
              rmwDmemSG: 0
              rmwDmemUDMA: 0
              rmwDmems: []
              rmwMutex: 0
              rmwMutexAllAgents: []
              rmwMutexExtAgents: []
              rmwMutexIntAgents: []
              scalarLoadStoreWidth: 64
              semDataGating: user_defined
              semDataGatingAll: ''
              semDataGatingUser: 1
              sg: 0
              sgDataRams: []
              sgPorts: 0
              smallCore: 0
              specialRegs:
              - &1319 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: LBEG
                number: 0
                privileged: 0
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1320 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: LEND
                number: 1
                privileged: 0
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1321 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: LCOUNT
                number: 2
                privileged: 0
                resetValue: 0
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1322 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: MEMCTL
                number: 97
                privileged: 0
                resetValue: 1
                size: 32
                syncInstr: ISYNC
                validMask: 16776961
              - &1323 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: SAR
                number: 3
                privileged: 0
                resetValue: ~
                size: 6
                syncInstr: ESYNC
                validMask: 63
              - &1324 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: PRID
                number: 235
                privileged: 1
                resetValue: 0
                size: 32
                syncInstr: ''
                validMask: 4294967295
              - &1325 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: PREFCTL
                number: 40
                privileged: 0
                resetValue: ~
                size: 8
                syncInstr: ISYNC
                validMask: 255
              - &1326 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: WINDOWSTART
                number: 73
                privileged: 1
                resetValue: ~
                size: 16
                syncInstr: RSYNC
                validMask: 65535
              - &1327 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: WINDOWBASE
                number: 72
                privileged: 1
                resetValue: ~
                size: 4
                syncInstr: RSYNC
                validMask: 15
              - &1328 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EPC_1
                number: 177
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ESYNC
                validMask: 4294967295
              - &1329 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EXCSAVE_1
                number: 209
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ''
                validMask: 4294967295
              - &1330 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: DEPC
                number: 192
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ESYNC
                validMask: 4294967295
              - &1331 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EXCVADDR
                number: 238
                privileged: 1
                resetValue: 0
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1332 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields:
                  EXCCAUSE: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 0
                      - 5
                    bitmap: []
                    name: EXCCAUSE
                    valueName:
                      0_5:
                      - - ILLEGAL
                        - 0
                      - - SYSCALL
                        - 1
                      - - IFETCHERROR
                        - 2
                      - - LOADSTOREERROR
                        - 3
                      - - LEVEL1INTERRUPT
                        - 4
                      - - ALLOCA
                        - 5
                index: ~
                indexed: 0
                name: EXCCAUSE
                number: 232
                privileged: 1
                resetValue: ~
                size: 6
                syncInstr: ''
                validMask: 63
              - &1333 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields:
                  CALLINC: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 16
                      - 17
                    bitmap: []
                    name: CALLINC
                    valueName:
                      16_17: []
                  EXCM: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 4
                      - 4
                    bitmap: []
                    name: EXCM
                    valueName:
                      4_4: []
                  INTLEVEL: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 0
                      - 3
                    bitmap: []
                    name: INTLEVEL
                    valueName:
                      0_3: []
                  OWB: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 8
                      - 11
                    bitmap: []
                    name: OWB
                    valueName:
                      8_11: []
                  RING: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 6
                      - 7
                    bitmap: []
                    name: RING
                    valueName:
                      6_7: []
                  UM: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 5
                      - 5
                    bitmap: []
                    name: UM
                    valueName:
                      5_5: []
                  WOE: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 18
                      - 18
                    bitmap: []
                    name: WOE
                    valueName:
                      18_18: []
                index: ~
                indexed: 0
                name: PS
                number: 230
                privileged: 1
                resetValue: 15
                size: 32
                syncInstr: RSYNC
                validMask: 462847
              - &1334 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: INTENABLE
                number: 228
                privileged: 1
                resetValue: ~
                size: 25
                syncInstr: ''
                validMask: 33554431
              - &1335 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: INTERRUPT
                number: 226
                privileged: 1
                resetValue: ~
                size: 25
                syncInstr: ''
                validMask: 33554431
              - &1336 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: CCOUNT
                number: 234
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ''
                validMask: 4294967295
              - &1337 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: ICOUNT
                number: 236
                privileged: 1
                resetValue: 0
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1338 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: ICOUNTLEVEL
                number: 237
                privileged: 1
                resetValue: 4
                size: 4
                syncInstr: ISYNC
                validMask: 15
              - &1339 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields:
                  BREAK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 3
                      - 3
                    bitmap: []
                    name: BREAK
                    valueName:
                      3_3: []
                  BREAKN: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 4
                      - 4
                    bitmap: []
                    name: BREAKN
                    valueName:
                      4_4: []
                  DBREAK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 2
                      - 2
                    bitmap: []
                    name: DBREAK
                    valueName:
                      2_2: []
                  DEBUGDBNUM: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 8
                      - 11
                    bitmap: []
                    name: DEBUGDBNUM
                    valueName:
                      8_11: []
                  DEBUGINT: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 5
                      - 5
                    bitmap: []
                    name: DEBUGINT
                    valueName:
                      5_5: []
                  IBREAK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 1
                      - 1
                    bitmap: []
                    name: IBREAK
                    valueName:
                      1_1: []
                  ICOUNT: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 0
                      - 0
                    bitmap: []
                    name: ICOUNT
                    valueName:
                      0_0: []
                index: ~
                indexed: 0
                name: DEBUGCAUSE
                number: 233
                privileged: 1
                resetValue: ~
                size: 6
                syncInstr: ''
                validMask: 61503
              - &1340 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: VECBASE
                number: 231
                privileged: 1
                resetValue: 2684355584
                size: 32
                syncInstr: VECBASE
                validMask: 4294966272
              - &1341 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames:
                - IBREAKA
                fields: {}
                index: 0
                indexed: 1
                name: IBREAKA
                number: 128
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ''
                validMask: 4294967295
              - &1342 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: IBREAKENABLE
                number: 96
                privileged: 1
                resetValue: 0
                size: 2
                syncInstr: ISYNC
                validMask: 3
              - &1343 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames:
                - DBREAKA
                fields: {}
                index: 0
                indexed: 1
                name: DBREAKA
                number: 144
                privileged: 3
                resetValue: ~
                size: 32
                syncInstr: DSYNC
                validMask: 4294967295
              - &1344 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames:
                - DBREAKC
                fields:
                  LOADBREAK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 30
                      - 30
                    bitmap: []
                    name: LOADBREAK
                    valueName:
                      30_30: []
                  MASK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 0
                      - 5
                    bitmap: []
                    name: MASK
                    valueName:
                      0_5: []
                  STOREBREAK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 31
                      - 31
                    bitmap: []
                    name: STOREBREAK
                    valueName:
                      31_31: []
                index: 0
                indexed: 1
                name: DBREAKC
                number: 160
                privileged: 3
                resetValue: ~
                size: 32
                syncInstr: DSYNC
                validMask: 3221225535
              - &1345 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: DDR
                number: 104
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ''
                validMask: 4294967295
              - &1346 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: ~
                name: ERACCESS
                number: 95
                privileged: 1
                resetValue: 0
                size: 16
                syncInstr: ~
                validMask: 65535
              - &1347 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: BR
                number: 4
                privileged: 0
                resetValue: ~
                size: 16
                syncInstr: ESYNC
                validMask: 65535
              - &1348 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: CPENABLE
                number: 224
                privileged: 1
                resetValue: ~
                size: 2
                syncInstr: ''
                validMask: 3
              - &1349 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: MPUENB
                number: 90
                privileged: 1
                resetValue: 0
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1350 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: CACHEADRDIS
                number: 98
                privileged: 1
                resetValue: 0
                size: 8
                syncInstr: ISYNC
                validMask: 255
              - &1351 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: 0
                indexed: 1
                name: MISC_REG
                number: 244
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1352 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: 1
                indexed: 1
                name: MISC_REG
                number: 245
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1353 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: 2
                indexed: 1
                name: MISC_REG
                number: 246
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1354 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: 3
                indexed: 1
                name: MISC_REG
                number: 247
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1355 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EPC_2
                number: 178
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ESYNC
                validMask: 4294967295
              - &1356 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EPS_2
                number: 194
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: RSYNC
                validMask: 462847
              - &1357 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EXCSAVE_2
                number: 210
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ''
                validMask: 4294967295
              - &1358 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EPC_3
                number: 179
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ESYNC
                validMask: 4294967295
              - &1359 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EPS_3
                number: 195
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: RSYNC
                validMask: 462847
              - &1360 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EXCSAVE_3
                number: 211
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ''
                validMask: 4294967295
              - &1361 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EPC_4
                number: 180
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ESYNC
                validMask: 4294967295
              - &1362 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EPS_4
                number: 196
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: RSYNC
                validMask: 462847
              - &1363 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: EXCSAVE_4
                number: 212
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ''
                validMask: 4294967295
              - &1364 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames:
                - CCOMPARE
                fields: {}
                index: ~
                indexed: 0
                name: CCOMPARE_0
                number: 240
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1365 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: CCOMPARE_1
                number: 241
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1366 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: ~
                indexed: 0
                name: CCOMPARE_2
                number: 242
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1367 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: 1
                indexed: 1
                name: IBREAKA
                number: 129
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: ISYNC
                validMask: 4294967295
              - &1368 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields: {}
                index: 1
                indexed: 1
                name: DBREAKA
                number: 145
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: DSYNC
                validMask: 4294967295
              - &1369 !!perl/hash:Xtensa::Processor::SpecialReg
                altNames: []
                fields:
                  LOADBREAK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 30
                      - 30
                    bitmap: []
                    name: LOADBREAK
                    valueName:
                      30_30: []
                  MASK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 0
                      - 5
                    bitmap: []
                    name: MASK
                    valueName:
                      0_5: []
                  STOREBREAK: !!perl/hash:Xtensa::TargetISA::Field
                    bitfields:
                    - - 31
                      - 31
                    bitmap: []
                    name: STOREBREAK
                    valueName:
                      31_31: []
                index: 1
                indexed: 1
                name: DBREAKC
                number: 161
                privileged: 1
                resetValue: ~
                size: 32
                syncInstr: DSYNC
                validMask: 3221225535
              specialRegs_real:
              - *1319
              - *1320
              - *1321
              - *1322
              - *1323
              - *1324
              - *1325
              - *1326
              - *1327
              - *1328
              - *1329
              - *1330
              - *1331
              - *1332
              - *1333
              - *1334
              - *1335
              - *1336
              - *1337
              - *1338
              - *1339
              - *1340
              - *1341
              - *1342
              - *1343
              - *1344
              - *1345
              - *1346
              - *1347
              - *1348
              - *1349
              - *1350
              - *1351
              - *1352
              - *1353
              - *1354
              - *1355
              - *1356
              - *1357
              - *1358
              - *1359
              - *1360
              - *1361
              - *1362
              - *1363
              - *1364
              - *1365
              - *1366
              - *1367
              - *1368
              - *1369
              speculation: 0
              srHash:
                BR: *1347
                CACHEADRDIS: *1350
                CCOMPARE_0: *1364
                CCOMPARE_1: *1365
                CCOMPARE_2: *1366
                CCOUNT: *1336
                CPENABLE: *1348
                DBREAKA: *1343
                DBREAKC: *1344
                DDR: *1345
                DEBUGCAUSE: *1339
                DEPC: *1330
                EPC_1: *1328
                EPC_2: *1355
                EPC_3: *1358
                EPC_4: *1361
                EPS_2: *1356
                EPS_3: *1359
                EPS_4: *1362
                ERACCESS: *1346
                EXCCAUSE: *1332
                EXCSAVE_1: *1329
                EXCSAVE_2: *1357
                EXCSAVE_3: *1360
                EXCSAVE_4: *1363
                EXCVADDR: *1331
                IBREAKA: *1341
                IBREAKENABLE: *1342
                ICOUNT: *1337
                ICOUNTLEVEL: *1338
                INTENABLE: *1334
                INTERRUPT: *1335
                LBEG: *1319
                LCOUNT: *1321
                LEND: *1320
                MEMCTL: *1322
                MISC_REG: *1351
                MPUENB: *1349
                PREFCTL: *1325
                PRID: *1324
                PS: *1333
                SAR: *1323
                VECBASE: *1340
                WINDOWBASE: *1327
                WINDOWSTART: *1326
              state: {}
              sysHandlesUnalignedLoad: 0
              sysHandlesUnalignedStore: 0
              sysInterfaces: []
              system: *445
              taskEngine: 0
              testOptions: *1285
              thoroughReset: 1
              tie: *1286
              tieAttributes: {}
              tieCheckLinuxNoPorts: 1
              tieCoprocessor: {}
              tieInPortIntfc: []
              tieInQueueIntfc: []
              tieModules:
                DCPortsQueues: *1289
                HiFi4: *1287
                MUL32: *1288
              tieModulesParams: {}
              tieOutPortIntfc: []
              tieOutQueueIntfc: []
              tie_modules:
              - *1287
              - *1288
              - *1289
              timers: *1290
              timersOption: 1
              trax: *1294
              traxEnabled: 1
              traxable: 1
              typeName: xpg_hifi4_MockingBird_PROD
              uarchName: Barcelona
              udma: 0
              udmaAXIDataBits: 0
              udmaBufferDepth: 4
              udmaDataRams: 0
              udmaInstRams: 0
              udmaMaxOutstandingReq: 32
              udmaNumChannels: 1
              udmaOutstandingRows: 2
              udmaReorderBufNumRamPorts: 2
              udmaReorderBufOutstandingReq: 32
              udmaReorderBuffer: 0
              udmaTranspose: 0
              unalignedLoadAction: Exception
              unalignedStoreAction: Exception
              unifiedRamIntfc: []
              usePRID: 1
              userImplementsMul: 0
              userMul16ReadStage: 1
              userMul16WriteStage: 1
              userMul32ReadStage: 1
              userMul32WriteStage: 1
              vectorPipe: 0
              vectors: *1295
              verifyConstraints: 1
              virtualAddressWidth: 32
              writeBufferEntries: 32
          _instName: pr
          _interfaces: {}
          cifInputSignalList:
          - Busy
          - Data
          - CheckData
          cifOutputSignalList:
          - Addr
          - Attr
          - En
          - Wr
          - ByteEn
          - WordEn
          - PIFWEn
          - WrData
          - CheckWrData
          - Load
          - LoadStore
          - LoadRetired
          - RetireFlush
          - Lock
          - SleepMode
          - CLK
          cifSignalList:
          - Addr
          - Attr
          - En
          - Wr
          - ByteEn
          - WordEn
          - PIFWEn
          - WrData
          - CheckWrData
          - Load
          - LoadStore
          - LoadRetired
          - RetireFlush
          - Lock
          - SleepMode
          - CLK
          - Busy
          - Data
          - CheckData
          dataPorts: []
          dataRams: []
          dataRoms: []
          dcache: *449
          dcacheOption: 1
          icache: *530
          icacheOption: 1
          instRams: []
          instRoms: []
          localmemories: []
          memAll:
          - *530
          - *602
          - *449
          - *529
          - !!perl/hash:Xtensa::System::Memory
            __typeHierarchy: ' Memory '
            _componentsDB: {}
            _instName: prefetch
            _instances: []
            _interfaces: {}
            accessWidth: 128
            addressWidth: 7
            assoc: 1
            attributeWidth: ~
            attributes: []
            banks: 1
            basePAddr: ~
            baseVAddr: ~
            busy: 0
            cbox: 0
            dma: 0
            dynamicBaseAddr: ~
            error: none
            errorWidth: 4
            extraBits: 0
            fake: ~
            highOrderBanking: ~
            id: 0
            initPattern: 3203383023
            latency: 1
            lsAccess: 0
            name: prefetch
            numbytes: 16
            numwords: 4
            parent: *448
            physicalSlices: 1
            portName: prefetch
            properties: {}
            psize: 2048
            rcw: 0
            segments: []
            size: 2048
            softwareModel: ~
            splitReadWritePort: ~
            sramName: ~
            sramWidth: ~
            sramWords: ~
            subbanks: 1
            tieLS: 0
            type: prefetch
            typeName: Memory
            udma: ~
            verifyConstraints: 1
            vsize: 2048
          memAllExceptPrefetch:
          - *530
          - *602
          - *449
          - *529
          memCaches:
          - *530
          - *449
          memDCaches:
          - *449
          memDMA: []
          memDVAddressMapped: []
          memICaches:
          - *530
          memoryMap: !!perl/hash:Xtensa::Processor::MemoryMap
            mapping:
            - - &1370 !!perl/hash:Xtensa::System::Memory
                __typeHierarchy: ' Memory '
                _componentsDB: {}
                _index: 0
                _instName: sysram
                _instances: []
                _interfaces: {}
                accessWidth: 32
                addressWidth: 26
                assoc: 1
                attributeWidth: 0
                attributes:
                - writable
                - executable
                banks: 1
                basePAddr: 2684354560
                baseVAddr: 2684354560
                busy: 0
                cbox: 0
                dma: 0
                dynamicBaseAddr: 0
                error: none
                errorWidth: 1
                extraBits: 0
                fake: 0
                highOrderBanking: 0
                id: 0
                initPattern: 0
                latency: 1
                lsAccess: 1
                moduleName: Memory
                name: sram
                numbytes: 4
                numwords: 0
                parent: *446
                physicalSlices: 1
                pipetype: both
                portName: sysram0
                properties: {}
                psize: 268435456
                rcw: 0
                segments: []
                size: 268435456
                softwareModel: ~
                splitReadWritePort: 0
                sramName: ~
                sramWidth: 0
                sramWords: 0
                subbanks: 1
                tieLS: 1
                type: sysram
                typeName: Memory
                udma: 0
                verifyConstraints: 1
                vsize: 268435456
              - 2684354560
              - 2684354560
              - 268435456
              - 1
            - - !!perl/hash:Xtensa::System::Memory
                __typeHierarchy: ' Memory '
                _componentsDB: {}
                _instName: cached
                _instances: []
                _interfaces: {}
                accessWidth: 32
                addressWidth: 27
                assoc: 1
                attributeWidth: ~
                attributes:
                - executable
                - writable
                banks: ~
                basePAddr: 1073741824
                baseVAddr: 1073741824
                busy: ~
                cbox: ~
                dma: ~
                dynamicBaseAddr: ~
                error: ~
                errorWidth: ~
                extraBits: ~
                fake: ~
                highOrderBanking: ~
                id: 0
                initPattern: 0
                latency: 1
                lsAccess: ~
                name: cached
                numbytes: 4
                numwords: 0
                parent: *445
                physicalSlices: ~
                portName: cached
                properties: {}
                psize: 536870912
                rcw: ~
                segments: []
                size: 536870912
                softwareModel: ~
                splitReadWritePort: ~
                sramName: ~
                sramWidth: ~
                sramWords: ~
                subbanks: ~
                tieLS: ~
                type: sysram
                typeName: Memory
                udma: ~
                verifyConstraints: 1
                vsize: 536870912
              - 1073741824
              - 1073741824
              - 536870912
              - 1
            - - !!perl/hash:Xtensa::System::Memory
                __typeHierarchy: ' Memory '
                _componentsDB: {}
                _instName: noncached
                _instances: []
                _interfaces: {}
                accessWidth: 32
                addressWidth: 27
                assoc: 1
                attributeWidth: ~
                attributes:
                - executable
                - writable
                banks: ~
                basePAddr: 1610612736
                baseVAddr: 1610612736
                busy: ~
                cbox: ~
                dma: ~
                dynamicBaseAddr: ~
                error: ~
                errorWidth: ~
                extraBits: ~
                fake: ~
                highOrderBanking: ~
                id: 0
                initPattern: 0
                latency: 1
                lsAccess: ~
                name: noncached
                numbytes: 4
                numwords: 0
                parent: *445
                physicalSlices: ~
                portName: noncached
                properties: {}
                psize: 536870912
                rcw: ~
                segments: []
                size: 536870912
                softwareModel: ~
                splitReadWritePort: ~
                sramName: ~
                sramWidth: ~
                sramWords: ~
                subbanks: ~
                tieLS: ~
                type: sysram
                typeName: Memory
                udma: ~
                verifyConstraints: 1
                vsize: 536870912
              - 1610612736
              - 1610612736
              - 536870912
              - 1
          moduleName: hifi4_MockingBird_PROD_XT
          numOfCores: 1
          numOfDataPorts: 0
          numOfDataRams: 0
          numOfDataRoms: 0
          numOfInstRams: 0
          numOfInstRoms: 0
          numOfUnifiedRams: 0
          parent: *446
          portName: pr
          properties:
            dvPifLeaf: ~
            netlistGenerateModule: ~
            netlistVisible: ~
          realMemoryMap: !!perl/hash:Xtensa::Processor::MemoryMap
            mapping:
            - - *1370
              - 2684354560
              - 2684354560
              - 268435456
              - 1
          system: *445
          tie_full_filename: /project/cust/genapp/RI-2019.1/build/mediatek_hifi4/prod/hifi4_MockingBird_PROD/314227/MATHFUN_V4.tie
          tie_module_full_filenames:
          - /home/xpgcust/tree/RI-2019.1/ib/p4root/Coprocessors/HiFi3/Tie/HiFi4.tie
          - /home/xpgcust/tree/RI-2019.1/ib/p4root/Coprocessors/MUL32/mul32.tie
          - /home/xpgcust/tree/RI-2019.1/ib/p4root/Coprocessors/DCPortsQueues/DCPortsQueues.tie.tpp
          tie_module_rename_maps:
          - EMPTY
          - EMPTY
          - EMPTY
          tie_module_rename_tie:
          - EMPTY
          - EMPTY
          - EMPTY
          tie_module_renamers:
          - EMPTY
          - EMPTY
          - EMPTY
          typeName: hifi4_MockingBird_PROD_XT
          unifiedRams: []
          verifyConstraints: 1
          xt: *603
        sysram.0: *1370
      _instName: xtb
      _interfaces: {}
      moduleName: hifi4_MockingBird_PROD_Xtbench
      parent: ~
      portName: xtb
      pr: *448
      properties: {}
      sysRamCount: 1
      sysRomCount: 0
      sysram:
      - *1370
      sysrom: []
      typeName: hifi4_MockingBird_PROD_Xtbench
      uartAccessWidth: 32
      verifyConstraints: 1
    xtb.Uart: *447
    xtb.pr: *448
    xtb.pr.dcache: *449
    xtb.pr.dcache.dataBanks[0]: *450
    xtb.pr.dcache.dataBanks[1]: *462
    xtb.pr.dcache.dataBanks[2]: *472
    xtb.pr.dcache.dataBanks[3]: *482
    xtb.pr.dcache.tagBanks[0]: *492
    xtb.pr.dcache.tagBanks[1]: *499
    xtb.pr.dcache.tagBanks[2]: *506
    xtb.pr.dcache.tagBanks[3]: *513
    xtb.pr.icache: *530
    xtb.pr.icache.dataBanks[0]: *531
    xtb.pr.icache.dataBanks[1]: *540
    xtb.pr.icache.dataBanks[2]: *549
    xtb.pr.icache.dataBanks[3]: *558
    xtb.pr.icache.tagBanks[0]: *567
    xtb.pr.icache.tagBanks[1]: *574
    xtb.pr.icache.tagBanks[2]: *581
    xtb.pr.icache.tagBanks[3]: *588
    xtb.pr.xt: *603
    xtb.pr.xt.OCD: *604
    xtb.pr.xt._loadStoreUnits[0]: *605
    xtb.pr.xt._loadStoreUnits[1]: *606
    xtb.pr.xt.axi: *607
    xtb.pr.xt.cacheAttribute: *608
    xtb.pr.xt.core: *609
    xtb.pr.xt.debug: *610
    xtb.pr.xt.env: *611
    xtb.pr.xt.env.build: *612
    xtb.pr.xt.env.cadTools: *1240
    xtb.pr.xt.env.fpga: *1241
    xtb.pr.xt.env.implementation: *1242
    xtb.pr.xt.env.verification: *1243
    xtb.pr.xt.immu: *1246
    xtb.pr.xt.immu.MPUbgMapList[0]: *1247
    xtb.pr.xt.immu.MPUbgMapList[1]: *1248
    xtb.pr.xt.interrupts: *1249
    xtb.pr.xt.interrupts.interrupt[0]: *1250
    xtb.pr.xt.interrupts.interrupt[10]: *1252
    xtb.pr.xt.interrupts.interrupt[11]: *1253
    xtb.pr.xt.interrupts.interrupt[12]: *1254
    xtb.pr.xt.interrupts.interrupt[13]: *1255
    xtb.pr.xt.interrupts.interrupt[14]: *1256
    xtb.pr.xt.interrupts.interrupt[15]: *1257
    xtb.pr.xt.interrupts.interrupt[16]: *1258
    xtb.pr.xt.interrupts.interrupt[17]: *1259
    xtb.pr.xt.interrupts.interrupt[18]: *1260
    xtb.pr.xt.interrupts.interrupt[19]: *1261
    xtb.pr.xt.interrupts.interrupt[1]: *1251
    xtb.pr.xt.interrupts.interrupt[20]: *1263
    xtb.pr.xt.interrupts.interrupt[21]: *1264
    xtb.pr.xt.interrupts.interrupt[22]: *1265
    xtb.pr.xt.interrupts.interrupt[23]: *1266
    xtb.pr.xt.interrupts.interrupt[24]: *1267
    xtb.pr.xt.interrupts.interrupt[2]: *1262
    xtb.pr.xt.interrupts.interrupt[3]: *1268
    xtb.pr.xt.interrupts.interrupt[4]: *1269
    xtb.pr.xt.interrupts.interrupt[5]: *1270
    xtb.pr.xt.interrupts.interrupt[6]: *1271
    xtb.pr.xt.interrupts.interrupt[7]: *1272
    xtb.pr.xt.interrupts.interrupt[8]: *1273
    xtb.pr.xt.interrupts.interrupt[9]: *1274
    xtb.pr.xt.miscOperations: *1275
    xtb.pr.xt.mmu: *1276
    xtb.pr.xt.mmu.dtlb: *1277
    xtb.pr.xt.mmu.dtlb.ways[0]: *1278
    xtb.pr.xt.mmu.dtlb.ways[0].assoc: *1279
    xtb.pr.xt.mmu.itlb: *1280
    xtb.pr.xt.mmu.itlb.ways[0]: *1281
    xtb.pr.xt.mmu.itlb.ways[0].assoc: *1282
    xtb.pr.xt.prefetch: *1283
    xtb.pr.xt.registerFile: *1284
    xtb.pr.xt.testOptions: *1285
    xtb.pr.xt.tie: *1286
    xtb.pr.xt.tie_modules[0]: *1287
    xtb.pr.xt.tie_modules[1]: *1288
    xtb.pr.xt.tie_modules[2]: *1289
    xtb.pr.xt.timers: *1290
    xtb.pr.xt.timers.timer[0]: *1291
    xtb.pr.xt.timers.timer[1]: *1292
    xtb.pr.xt.timers.timer[2]: *1293
    xtb.pr.xt.trax: *1294
    xtb.pr.xt.vectors: *1295
    xtb.pr.xt.vectors.vectorList[0]: *1296
    xtb.pr.xt.vectors.vectorList[1]: *1297
    xtb.pr.xt.vectors.vectorList[2]: *1298
    xtb.pr.xt.vectors.vectorList[3]: *1299
    xtb.pr.xt.vectors.vectorList[4]: *1300
    xtb.pr.xt.vectors.vectorList[5]: *1301
    xtb.pr.xt.vectors.vectorList[6]: *1302
    xtb.pr.xt.vectors.vectorList[7]: *1303
    xtb.sysram[0]: *1370
  _instName: TopLevelSystem
  _interfaces: {}
  _modulesMap:
    AXI:
    - xtb.pr.xt.axi
    Build:
    - xtb.pr.xt.env.build
    CacheAttribute:
    - xtb.pr.xt.cacheAttribute
    CadTools:
    - xtb.pr.xt.env.cadTools
    Core:
    - xtb.pr.xt.core
    DCPortsQueues:
    - xtb.pr.xt.tie_modules[2]
    DataCache:
    - xtb.pr.dcache
    Debug:
    - xtb.pr.xt.debug
    DesignImplementation:
    - xtb.pr.xt.env.implementation
    DesignVerification:
    - xtb.pr.xt.env.verification
    FPGABoard:
    - xtb.pr.xt.env.fpga
    HiFi4:
    - xtb.pr.xt.tie_modules[0]
    InstCache:
    - xtb.pr.icache
    Interrupt:
    - xtb.pr.xt.interrupts.interrupt[0]
    Interrupt_1:
    - xtb.pr.xt.interrupts.interrupt[1]
    Interrupt_10:
    - xtb.pr.xt.interrupts.interrupt[10]
    Interrupt_11:
    - xtb.pr.xt.interrupts.interrupt[11]
    Interrupt_12:
    - xtb.pr.xt.interrupts.interrupt[12]
    Interrupt_13:
    - xtb.pr.xt.interrupts.interrupt[13]
    Interrupt_14:
    - xtb.pr.xt.interrupts.interrupt[14]
    Interrupt_15:
    - xtb.pr.xt.interrupts.interrupt[15]
    Interrupt_16:
    - xtb.pr.xt.interrupts.interrupt[16]
    Interrupt_17:
    - xtb.pr.xt.interrupts.interrupt[17]
    Interrupt_18:
    - xtb.pr.xt.interrupts.interrupt[18]
    Interrupt_19:
    - xtb.pr.xt.interrupts.interrupt[19]
    Interrupt_2:
    - xtb.pr.xt.interrupts.interrupt[2]
    Interrupt_20:
    - xtb.pr.xt.interrupts.interrupt[20]
    Interrupt_21:
    - xtb.pr.xt.interrupts.interrupt[21]
    Interrupt_22:
    - xtb.pr.xt.interrupts.interrupt[22]
    Interrupt_23:
    - xtb.pr.xt.interrupts.interrupt[23]
    Interrupt_24:
    - xtb.pr.xt.interrupts.interrupt[24]
    Interrupt_3:
    - xtb.pr.xt.interrupts.interrupt[3]
    Interrupt_4:
    - xtb.pr.xt.interrupts.interrupt[4]
    Interrupt_5:
    - xtb.pr.xt.interrupts.interrupt[5]
    Interrupt_6:
    - xtb.pr.xt.interrupts.interrupt[6]
    Interrupt_7:
    - xtb.pr.xt.interrupts.interrupt[7]
    Interrupt_8:
    - xtb.pr.xt.interrupts.interrupt[8]
    Interrupt_9:
    - xtb.pr.xt.interrupts.interrupt[9]
    Interrupts:
    - xtb.pr.xt.interrupts
    LoadStore:
    - xtb.pr.xt._loadStoreUnits[0]
    LoadStore_1:
    - xtb.pr.xt._loadStoreUnits[1]
    MMU:
    - xtb.pr.xt.mmu
    MPUbgMap:
    - xtb.pr.xt.immu.MPUbgMapList[0]
    MPUbgMap_1:
    - xtb.pr.xt.immu.MPUbgMapList[1]
    MUL32:
    - xtb.pr.xt.tie_modules[1]
    Memory:
    - xtb.sysram[0]
    MiscOperations:
    - xtb.pr.xt.miscOperations
    OCD:
    - xtb.pr.xt.OCD
    Prefetch:
    - xtb.pr.xt.prefetch
    RegisterFile:
    - xtb.pr.xt.registerFile
    SRam:
    - xtb.pr.dcache.dataBanks[0]
    - xtb.pr.dcache.dataBanks[1]
    - xtb.pr.dcache.dataBanks[2]
    - xtb.pr.dcache.dataBanks[3]
    SRam_1:
    - xtb.pr.dcache.tagBanks[0]
    - xtb.pr.dcache.tagBanks[1]
    - xtb.pr.dcache.tagBanks[2]
    - xtb.pr.dcache.tagBanks[3]
    SRam_2:
    - xtb.pr.icache.dataBanks[0]
    - xtb.pr.icache.dataBanks[1]
    - xtb.pr.icache.dataBanks[2]
    - xtb.pr.icache.dataBanks[3]
    SRam_3:
    - xtb.pr.icache.tagBanks[0]
    - xtb.pr.icache.tagBanks[1]
    - xtb.pr.icache.tagBanks[2]
    - xtb.pr.icache.tagBanks[3]
    TIE:
    - xtb.pr.xt.tie
    TLB:
    - xtb.pr.xt.mmu.itlb
    TLBAssoc:
    - xtb.pr.xt.mmu.itlb.ways[0].assoc
    - xtb.pr.xt.mmu.dtlb.ways[0].assoc
    TLBWay:
    - xtb.pr.xt.mmu.itlb.ways[0]
    - xtb.pr.xt.mmu.dtlb.ways[0]
    TLB_1:
    - xtb.pr.xt.mmu.dtlb
    TRAX:
    - xtb.pr.xt.trax
    TestOptions:
    - xtb.pr.xt.testOptions
    Timer:
    - xtb.pr.xt.timers.timer[0]
    Timer_1:
    - xtb.pr.xt.timers.timer[1]
    Timer_2:
    - xtb.pr.xt.timers.timer[2]
    Timers:
    - xtb.pr.xt.timers
    Uart:
    - xtb.Uart
    Vector:
    - xtb.pr.xt.vectors.vectorList[0]
    Vector_1:
    - xtb.pr.xt.vectors.vectorList[1]
    Vector_2:
    - xtb.pr.xt.vectors.vectorList[2]
    Vector_3:
    - xtb.pr.xt.vectors.vectorList[3]
    Vector_4:
    - xtb.pr.xt.vectors.vectorList[4]
    Vector_5:
    - xtb.pr.xt.vectors.vectorList[5]
    Vector_6:
    - xtb.pr.xt.vectors.vectorList[6]
    Vector_7:
    - xtb.pr.xt.vectors.vectorList[7]
    Vectors:
    - xtb.pr.xt.vectors
    hifi4_MockingBird_PROD_Environment:
    - xtb.pr.xt.env
    hifi4_MockingBird_PROD_XT:
    - xtb.pr
    hifi4_MockingBird_PROD_Xtbench:
    - xtb
    mpu_ca_4kpg:
    - xtb.pr.xt.immu
    xpg_hifi4_MockingBird_PROD:
    - xtb.pr.xt
  _processors: {}
  addrLayout: ~
  byteEnableWidth: ~
  componentInstances:
    xtb: *446
    xtb.Uart: *447
    xtb.pr: *448
    xtb.pr.dcache: *449
    xtb.pr.dcache.dataBanks[0]: *450
    xtb.pr.dcache.dataBanks[1]: *462
    xtb.pr.dcache.dataBanks[2]: *472
    xtb.pr.dcache.dataBanks[3]: *482
    xtb.pr.dcache.tagBanks[0]: *492
    xtb.pr.dcache.tagBanks[1]: *499
    xtb.pr.dcache.tagBanks[2]: *506
    xtb.pr.dcache.tagBanks[3]: *513
    xtb.pr.icache: *530
    xtb.pr.icache.dataBanks[0]: *531
    xtb.pr.icache.dataBanks[1]: *540
    xtb.pr.icache.dataBanks[2]: *549
    xtb.pr.icache.dataBanks[3]: *558
    xtb.pr.icache.tagBanks[0]: *567
    xtb.pr.icache.tagBanks[1]: *574
    xtb.pr.icache.tagBanks[2]: *581
    xtb.pr.icache.tagBanks[3]: *588
    xtb.pr.xt: *603
    xtb.pr.xt.OCD: *604
    xtb.pr.xt._loadStoreUnits[0]: *605
    xtb.pr.xt._loadStoreUnits[1]: *606
    xtb.pr.xt.axi: *607
    xtb.pr.xt.cacheAttribute: *608
    xtb.pr.xt.core: *609
    xtb.pr.xt.debug: *610
    xtb.pr.xt.env: *611
    xtb.pr.xt.env.build: *612
    xtb.pr.xt.env.cadTools: *1240
    xtb.pr.xt.env.fpga: *1241
    xtb.pr.xt.env.implementation: *1242
    xtb.pr.xt.env.verification: *1243
    xtb.pr.xt.immu: *1246
    xtb.pr.xt.immu.MPUbgMapList[0]: *1247
    xtb.pr.xt.immu.MPUbgMapList[1]: *1248
    xtb.pr.xt.interrupts: *1249
    xtb.pr.xt.interrupts.interrupt[0]: *1250
    xtb.pr.xt.interrupts.interrupt[10]: *1252
    xtb.pr.xt.interrupts.interrupt[11]: *1253
    xtb.pr.xt.interrupts.interrupt[12]: *1254
    xtb.pr.xt.interrupts.interrupt[13]: *1255
    xtb.pr.xt.interrupts.interrupt[14]: *1256
    xtb.pr.xt.interrupts.interrupt[15]: *1257
    xtb.pr.xt.interrupts.interrupt[16]: *1258
    xtb.pr.xt.interrupts.interrupt[17]: *1259
    xtb.pr.xt.interrupts.interrupt[18]: *1260
    xtb.pr.xt.interrupts.interrupt[19]: *1261
    xtb.pr.xt.interrupts.interrupt[1]: *1251
    xtb.pr.xt.interrupts.interrupt[20]: *1263
    xtb.pr.xt.interrupts.interrupt[21]: *1264
    xtb.pr.xt.interrupts.interrupt[22]: *1265
    xtb.pr.xt.interrupts.interrupt[23]: *1266
    xtb.pr.xt.interrupts.interrupt[24]: *1267
    xtb.pr.xt.interrupts.interrupt[2]: *1262
    xtb.pr.xt.interrupts.interrupt[3]: *1268
    xtb.pr.xt.interrupts.interrupt[4]: *1269
    xtb.pr.xt.interrupts.interrupt[5]: *1270
    xtb.pr.xt.interrupts.interrupt[6]: *1271
    xtb.pr.xt.interrupts.interrupt[7]: *1272
    xtb.pr.xt.interrupts.interrupt[8]: *1273
    xtb.pr.xt.interrupts.interrupt[9]: *1274
    xtb.pr.xt.miscOperations: *1275
    xtb.pr.xt.mmu: *1276
    xtb.pr.xt.mmu.dtlb: *1277
    xtb.pr.xt.mmu.dtlb.ways[0]: *1278
    xtb.pr.xt.mmu.dtlb.ways[0].assoc: *1279
    xtb.pr.xt.mmu.itlb: *1280
    xtb.pr.xt.mmu.itlb.ways[0]: *1281
    xtb.pr.xt.mmu.itlb.ways[0].assoc: *1282
    xtb.pr.xt.prefetch: *1283
    xtb.pr.xt.registerFile: *1284
    xtb.pr.xt.testOptions: *1285
    xtb.pr.xt.tie: *1286
    xtb.pr.xt.tie_modules[0]: *1287
    xtb.pr.xt.tie_modules[1]: *1288
    xtb.pr.xt.tie_modules[2]: *1289
    xtb.pr.xt.timers: *1290
    xtb.pr.xt.timers.timer[0]: *1291
    xtb.pr.xt.timers.timer[1]: *1292
    xtb.pr.xt.timers.timer[2]: *1293
    xtb.pr.xt.trax: *1294
    xtb.pr.xt.vectors: *1295
    xtb.pr.xt.vectors.vectorList[0]: *1296
    xtb.pr.xt.vectors.vectorList[1]: *1297
    xtb.pr.xt.vectors.vectorList[2]: *1298
    xtb.pr.xt.vectors.vectorList[3]: *1299
    xtb.pr.xt.vectors.vectorList[4]: *1300
    xtb.pr.xt.vectors.vectorList[5]: *1301
    xtb.pr.xt.vectors.vectorList[6]: *1302
    xtb.pr.xt.vectors.vectorList[7]: *1303
    xtb.sysram[0]: *1370
  componentTypes: {}
  components:
  - *1370
  env: ~
  interfaceInstances:
    xtb.pr.dcache.dataBanks[0].global: *451
    xtb.pr.dcache.dataBanks[0].sramPort: *454
    xtb.pr.dcache.dataBanks[1].global: *463
    xtb.pr.dcache.dataBanks[1].sramPort: *465
    xtb.pr.dcache.dataBanks[2].global: *473
    xtb.pr.dcache.dataBanks[2].sramPort: *475
    xtb.pr.dcache.dataBanks[3].global: *483
    xtb.pr.dcache.dataBanks[3].sramPort: *485
    xtb.pr.dcache.dataIntfc: *520
    xtb.pr.dcache.global: *525
    xtb.pr.dcache.tagBanks[0].global: *493
    xtb.pr.dcache.tagBanks[0].sramPort: *495
    xtb.pr.dcache.tagBanks[1].global: *500
    xtb.pr.dcache.tagBanks[1].sramPort: *502
    xtb.pr.dcache.tagBanks[2].global: *507
    xtb.pr.dcache.tagBanks[2].sramPort: *509
    xtb.pr.dcache.tagBanks[3].global: *514
    xtb.pr.dcache.tagBanks[3].sramPort: *516
    xtb.pr.dcache.tagIntfc: *527
    xtb.pr.icache.dataBanks[0].global: *532
    xtb.pr.icache.dataBanks[0].sramPort: *534
    xtb.pr.icache.dataBanks[1].global: *541
    xtb.pr.icache.dataBanks[1].sramPort: *543
    xtb.pr.icache.dataBanks[2].global: *550
    xtb.pr.icache.dataBanks[2].sramPort: *552
    xtb.pr.icache.dataBanks[3].global: *559
    xtb.pr.icache.dataBanks[3].sramPort: *561
    xtb.pr.icache.dataIntfc: *595
    xtb.pr.icache.global: *598
    xtb.pr.icache.tagBanks[0].global: *568
    xtb.pr.icache.tagBanks[0].sramPort: *570
    xtb.pr.icache.tagBanks[1].global: *575
    xtb.pr.icache.tagBanks[1].sramPort: *577
    xtb.pr.icache.tagBanks[2].global: *582
    xtb.pr.icache.tagBanks[2].sramPort: *584
    xtb.pr.icache.tagBanks[3].global: *589
    xtb.pr.icache.tagBanks[3].sramPort: *591
    xtb.pr.icache.tagIntfc: *600
    xtb.pr.xt.pifMasterIntfc: *1304
  interfaceTypes: {}
  parent: ~
  pifAddressWidth: ~
  pifInterruptWidth: ~
  pifReadDataWidth: ~
  pifWriteDataWidth: ~
  portName: TopLevelSystem
  properties: {}
  sari_full_filename: /project/cust/genapp/RI-2019.1/build/mediatek_hifi4/prod/hifi4_MockingBird_PROD/314227/hifi4_MockingBird_PROD.sr
  topComponent: *446
  typeName: System
  verifyConstraints: 1
_code_fixup:
- [ *id0, '_noname', '' ]
- [ *id1, '_noname', '' ]
- [ *id2, '_noname', '' ]
- [ *id3, '_noname', '' ]
- [ *id4, '_noname', '' ]
- [ *id5, '_noname', '' ]
- [ *id6, '_noname', '' ]
- [ *id7, '_noname', '' ]
- [ *id8, '_noname', '' ]
- [ *id9, '_noname', '' ]
- [ *id10, '_noname', '' ]
- [ *id11, '_noname', '' ]
- [ *id12, '_noname', '' ]
- [ *id13, '_noname', '' ]
