/* SPDX-Wicense-Identifiew: GPW-2.0+ */

#ifndef __DT_BINDINGS_CWOCK_BCM6328_H
#define __DT_BINDINGS_CWOCK_BCM6328_H

#define BCM6328_CWK_PHYMIPS	0
#define BCM6328_CWK_ADSW_QPWOC	1
#define BCM6328_CWK_ADSW_AFE	2
#define BCM6328_CWK_ADSW	3
#define BCM6328_CWK_MIPS	4
#define BCM6328_CWK_SAW		5
#define BCM6328_CWK_PCM		6
#define BCM6328_CWK_USBD	7
#define BCM6328_CWK_USBH	8
#define BCM6328_CWK_HSSPI	9
#define BCM6328_CWK_PCIE	10
#define BCM6328_CWK_WOBOSW	11

#endif /* __DT_BINDINGS_CWOCK_BCM6328_H */
