<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L124'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- SIMachineScheduler.cpp - SI Scheduler Interface -------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// SI Machine Scheduler interface</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineScheduler.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;machine-scheduler&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This scheduler implements a different scheduling algorithm than</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// GenericScheduler.</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// There are several specific architecture behaviours that can&apos;t be modelled</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// for GenericScheduler:</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// . When accessing the result of an SGPR load instruction, you have to wait</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// for all the SGPR load instructions before your current instruction to</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// have finished.</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// . When accessing the result of an VGPR load instruction, you have to wait</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// for all the VGPR load instructions previous to the VGPR load instruction</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// you are interested in to finish.</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// . The less the register pressure, the best load latencies are hidden</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Moreover some specifities (like the fact a lot of instructions in the shader</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// have few dependencies) makes the generic scheduler have some unpredictable</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// behaviours. For example when register pressure becomes high, it can either</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// manage to prevent register pressure from going too high, or it can</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// increase register pressure even more than if it hadn&apos;t taken register</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// pressure into account.</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Also some other bad behaviours are generated, like loading at the beginning</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// of the shader a constant in VGPR you won&apos;t need until the end of the shader.</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The scheduling problem for SI can distinguish three main parts:</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// . Hiding high latencies (texture sampling, etc)</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// . Hiding low latencies (SGPR constant loading, etc)</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// . Keeping register usage low for better latency hiding and general</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   performance</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Some other things can also affect performance, but are hard to predict</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// (cache usage, the fact the HW can issue several instructions from different</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// wavefronts if different types, etc)</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This scheduler tries to solve the scheduling problem by dividing it into</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// simpler sub-problems. It divides the instructions into blocks, schedules</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// locally inside the blocks where it takes care of low latencies, and then</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// chooses the order of the blocks by taking care of high latencies.</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Dividing the instructions into blocks helps control keeping register</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// usage low.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// First the instructions are put into blocks.</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   We want the blocks help control register usage and hide high latencies</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   later. To help control register usage, we typically want all local</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   computations, when for example you create a result that can be consumed</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   right away, to be contained in a block. Block inputs and outputs would</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   typically be important results that are needed in several locations of</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   the shader. Since we do want blocks to help hide high latencies, we want</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   the instructions inside the block to have a minimal set of dependencies</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   on high latencies. It will make it easy to pick blocks to hide specific</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   high latencies.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   The block creation algorithm is divided into several steps, and several</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   variants can be tried during the scheduling process.</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Second the order of the instructions inside the blocks is chosen.</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   At that step we do take into account only register usage and hiding</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   low latency instructions</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Third the block order is chosen, there we try to hide high latencies</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and keep register usage low.</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// After the third step, a pass is done to improve the hiding of low</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// latencies.</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Actually when talking about &apos;low latency&apos; or &apos;high latency&apos; it includes</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// both the latency to get the cache (or global mem) data go to the register,</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and the bandwidth limitations.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Increasing the number of active wavefronts helps hide the former, but it</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// doesn&apos;t solve the latter, thus why even if wavefront count is high, we have</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// to try have as many instructions hiding high latencies as possible.</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The OpenCL doc says for example latency of 400 cycles for a global mem</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// access, which is hidden by 10 instructions if the wavefront count is 10.</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Some figures taken from AMD docs:</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Both texture and constant L1 caches are 4-way associative with 64 bytes</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// lines.</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Constant cache is shared with 4 CUs.</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// For texture sampling, the address generation unit receives 4 texture</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// addresses per cycle, thus we could expect texture sampling latency to be</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// equivalent to 4 instructions in the very best case (a VGPR is 64 work items,</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instructions in a wavefront group are executed every 4 cycles),</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// or 16 instructions if the other wavefronts associated to the 3 other VALUs</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// of the CU do texture sampling too. (Don&apos;t take these figures too seriously,</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// as I&apos;m not 100% sure of the computation)</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Data exports should get similar latency.</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// For constant loading, the cache is shader with 4 CUs.</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The doc says &quot;a throughput of 16B/cycle for each of the 4 Compute Unit&quot;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// I guess if the other CU don&apos;t read the cache, it can go up to 64B/cycle.</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// It means a simple s_buffer_load should take one instruction to hide, as</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// well as a s_buffer_loadx2 and potentially a s_buffer_loadx8 if on the same</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// cache line.</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// As of today the driver doesn&apos;t preload the constants in cache, thus the</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// first loads get extra latency. The doc says global memory access can be</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 300-600 cycles. We do not specially take that into account when scheduling</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// As we expect the driver to be able to preload the constants soon.</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// common code //</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>static const char *getReasonStr(SIScheduleCandReason Reason) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  switch (Reason) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case NoCand:         return &quot;NOCAND&quot;</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case RegUsage:       return &quot;REGUSAGE&quot;</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L127' href='#L127'><span>127:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Latency:        return &quot;LATENCY&quot;</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Successor:      return &quot;SUCCESSOR&quot;</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Depth:          return &quot;DEPTH&quot;</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case NodeOrder:      return &quot;ORDER&quot;</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unknown reason!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace SISched {</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool tryLess(int TryVal, int CandVal,</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    SISchedulerCandidate &amp;TryCand,</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    SISchedulerCandidate &amp;Cand,</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>                    SIScheduleCandReason Reason) {</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  if (TryVal &lt; CandVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    TryCand.Reason = Reason;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (TryVal &gt; CandVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (Cand.Reason &gt; Reason)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Cand.Reason = Reason;</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  Cand.setRepeat(Reason);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool tryGreater(int TryVal, int CandVal,</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       SISchedulerCandidate &amp;TryCand,</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       SISchedulerCandidate &amp;Cand,</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                       SIScheduleCandReason Reason) {</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  if (TryVal &gt; CandVal) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    TryCand.Reason = Reason;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (TryVal &lt; CandVal) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Cand.Reason &gt; Reason</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>Cand.Reason = Reason</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Cand.setRepeat(Reason);</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace SISched</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SIScheduleBlock //</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>void SIScheduleBlock::addUnit(SUnit *SU) {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  NodeNum2Index[SU-&gt;NodeNum] = SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  SUnits.push_back(SU);</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SIScheduleBlock::traceCandidate(const SISchedCandidate &amp;Cand) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &quot;  SU(&quot; &lt;&lt; Cand.SU-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; getReasonStr(Cand.Reason);</span></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &apos;\n&apos;;</span></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIScheduleBlock::tryCandidateTopDown(SISchedCandidate &amp;Cand,</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>                                          SISchedCandidate &amp;TryCand) {</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initialize the candidate if needed.</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  if (!Cand.isValid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    TryCand.Reason = NodeOrder;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  if (Cand.SGPRUsage &gt; 60 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      <span class='red'>SISched::tryLess(TryCand.SGPRUsage, Cand.SGPRUsage,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       TryCand, Cand, RegUsage)</span>)</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L199'><span>199:7</span></a></span>) to (<span class='line-number'><a href='#L199'><span>201:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (199:7)
     Condition C2 --> (200:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Schedule low latency instructions as top as possible.</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Order of priority is:</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // . Low latency instructions which do not depend on other low latency</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   instructions we haven&apos;t waited for</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // . Other instructions which do not depend on low latency instructions</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   we haven&apos;t waited for</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // . Low latencies</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // . All other instructions</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Goal is to get: low latency instructions - independent instructions</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     - (eventually some more low latency instructions)</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     - instructions that depend on the first low latency instructions.</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If in the block there is a lot of constant loads, the SGPR usage</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // could go quite high, thus above the arbitrary limit of 60 will encourage</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // use the already loaded constants (in order to release some SGPRs) before</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // loading more.</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  if (SISched::tryLess(TryCand.HasLowLatencyNonWaitedParent,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                       Cand.HasLowLatencyNonWaitedParent,</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                       TryCand, Cand, SIScheduleCandReason::Depth))</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  if (SISched::tryGreater(TryCand.IsLowLatency, Cand.IsLowLatency,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                          TryCand, Cand, SIScheduleCandReason::Depth))</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (TryCand.IsLowLatency &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      <span class='red'>SISched::tryLess(TryCand.LowLatencyOffset, Cand.LowLatencyOffset,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       TryCand, Cand, SIScheduleCandReason::Depth)</span>)</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L228'><span>228:7</span></a></span>) to (<span class='line-number'><a href='#L228'><span>230:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (228:7)
     Condition C2 --> (229:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  if (SISched::tryLess(TryCand.VGPRUsage, Cand.VGPRUsage,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                       TryCand, Cand, RegUsage))</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fall through to original instruction order.</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  if (TryCand.SU-&gt;NodeNum &lt; Cand.SU-&gt;NodeNum) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    TryCand.Reason = NodeOrder;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>SUnit* SIScheduleBlock::pickNode() {</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  SISchedCandidate TopCand;</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  for (SUnit* SU : TopReadySUs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    SISchedCandidate TryCand;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    std::vector&lt;unsigned&gt; pressure;</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    std::vector&lt;unsigned&gt; MaxPressure;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Predict register usage after this instruction.</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    TryCand.SU = SU;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    TopRPTracker.getDownwardPressure(SU-&gt;getInstr(), pressure, MaxPressure);</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    TryCand.SGPRUsage = pressure[AMDGPU::RegisterPressureSets::SReg_32];</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    TryCand.VGPRUsage = pressure[AMDGPU::RegisterPressureSets::VGPR_32];</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    TryCand.IsLowLatency = DAG-&gt;IsLowLatencySU[SU-&gt;NodeNum];</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    TryCand.LowLatencyOffset = DAG-&gt;LowLatencyOffset[SU-&gt;NodeNum];</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    TryCand.HasLowLatencyNonWaitedParent =</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>      HasLowLatencyNonWaitedParent[NodeNum2Index[SU-&gt;NodeNum]];</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    tryCandidateTopDown(TopCand, TryCand);</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    if (TryCand.Reason != NoCand)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      TopCand.setBest(TryCand);</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  return TopCand.SU;</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Schedule something valid.</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>void SIScheduleBlock::fastSchedule() {</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  TopReadySUs.clear();</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (Scheduled)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>undoSchedule()</span>;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (SUnit* SU : SUnits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (!SU-&gt;NumPredsLeft)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      TopReadySUs.push_back(SU);</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>  while (!TopReadySUs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = TopReadySUs[0];</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    ScheduledSUnits.push_back(SU);</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    nodeScheduled(SU);</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Scheduled = true;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns if the register was set between first and last.</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isDefBetween(unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           SlotIndex First, SlotIndex Last,</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                           const LiveIntervals *LIS) {</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  for (MachineRegisterInfo::def_instr_iterator</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>       UI = MRI-&gt;def_instr_begin(Reg),</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>       UE = MRI-&gt;def_instr_end(); UI != UE; <div class='tooltip'>++UI<span class='tooltip-content'>18</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    const MachineInstr* MI = &amp;*UI;</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    if (MI-&gt;isDebugValue())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    SlotIndex InstSlot = LIS-&gt;getInstructionIndex(*MI).getRegSlot();</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    if (InstSlot &gt;= First &amp;&amp; <div class='tooltip'>InstSlot &lt;= Last<span class='tooltip-content'>40</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L300'><span>300:9</span></a></span>) to (<span class='line-number'><a href='#L300'><span>300:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (300:9)
     Condition C2 --> (300:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIScheduleBlock::initRegPressure(MachineBasicBlock::iterator BeginBlock,</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                      MachineBasicBlock::iterator EndBlock) {</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  IntervalPressure Pressure, BotPressure;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  RegPressureTracker RPTracker(Pressure), BotRPTracker(BotPressure);</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  LiveIntervals *LIS = DAG-&gt;getLIS();</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineRegisterInfo *MRI = DAG-&gt;getMRI();</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  DAG-&gt;initRPTracker(TopRPTracker);</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  DAG-&gt;initRPTracker(BotRPTracker);</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  DAG-&gt;initRPTracker(RPTracker);</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Goes though all SU. RPTracker captures what had to be alive for the SUs</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to execute, and what is still alive at the end.</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (SUnit* SU : ScheduledSUnits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    RPTracker.setPos(SU-&gt;getInstr());</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    RPTracker.advance();</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Close the RPTracker to finalize live ins/outs.</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  RPTracker.closeRegion();</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initialize the live ins and live outs.</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  TopRPTracker.addLiveRegs(RPTracker.getPressure().LiveInRegs);</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  BotRPTracker.addLiveRegs(RPTracker.getPressure().LiveOutRegs);</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not Track Physical Registers, because it messes up.</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  for (const auto &amp;RegMaskPair : RPTracker.getPressure().LiveInRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    if (RegMaskPair.RegUnit.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      LiveInRegs.insert(RegMaskPair.RegUnit);</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  LiveOutRegs.clear();</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There is several possibilities to distinguish:</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1) Reg is not input to any instruction in the block, but is output of one</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2) 1) + read in the block and not needed after it</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 3) 1) + read in the block but needed in another block</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4) Reg is input of an instruction but another block will read it too</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 5) Reg is input of an instruction and then rewritten in the block.</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    result is not read in the block (implies used in another block)</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 6) Reg is input of an instruction and then rewritten in the block.</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    result is read in the block and not needed in another block</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 7) Reg is input of an instruction and then rewritten in the block.</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    result is read in the block but also needed in another block</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LiveInRegs will contains all the regs in situation 4, 5, 6, 7</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We want LiveOutRegs to contain only Regs whose content will be read after</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in another block, and whose content was written in the current block,</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that is we want it to get 1, 3, 5, 7</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since we made the MIs of a block to be packed all together before</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // scheduling, then the LiveIntervals were correct, and the RPTracker was</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // able to correctly handle 5 vs 6, 2 vs 3.</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (Note: This is not sufficient for RPTracker to not do mistakes for case 4)</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The RPTracker&apos;s LiveOutRegs has 1, 3, (some correct or incorrect)4, 5, 7</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Comparing to LiveInRegs is not sufficient to differentiate 4 vs 5, 7</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The use of findDefBetween removes the case 4.</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  for (const auto &amp;RegMaskPair : RPTracker.getPressure().LiveOutRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    Register Reg = RegMaskPair.RegUnit;</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    if (Reg.isVirtual() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        isDefBetween(Reg, LIS-&gt;getInstructionIndex(*BeginBlock).getRegSlot(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                     LIS-&gt;getInstructionIndex(*EndBlock).getRegSlot(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                     LIS)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L360'><span>360:9</span></a></span>) to (<span class='line-number'><a href='#L360'><span>363:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (360:9)
     Condition C2 --> (361:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      LiveOutRegs.insert(Reg);</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pressure = sum_alive_registers register size</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Internally llvm will represent some registers as big 128 bits registers</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for example, but they actually correspond to 4 actual 32 bits registers.</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Thus Pressure is not equal to num_alive_registers * constant.</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  LiveInPressure = TopPressure.MaxSetPressure;</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  LiveOutPressure = BotPressure.MaxSetPressure;</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prepares TopRPTracker for top down scheduling.</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  TopRPTracker.closeTop();</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIScheduleBlock::schedule(MachineBasicBlock::iterator BeginBlock,</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                               MachineBasicBlock::iterator EndBlock) {</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (!Scheduled)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>fastSchedule()</span>;</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PreScheduling phase to set LiveIn and LiveOut.</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  initRegPressure(BeginBlock, EndBlock);</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  undoSchedule();</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Schedule for real now.</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  TopReadySUs.clear();</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (SUnit* SU : SUnits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (!SU-&gt;NumPredsLeft)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      TopReadySUs.push_back(SU);</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>  while (!TopReadySUs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = pickNode();</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    ScheduledSUnits.push_back(SU);</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    TopRPTracker.setPos(SU-&gt;getInstr());</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    TopRPTracker.advance();</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    nodeScheduled(SU);</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: compute InternalAdditionalPressure.</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  InternalAdditionalPressure.resize(TopPressure.MaxSetPressure.size());</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check everything is right.</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  assert(SUnits.size() == ScheduledSUnits.size() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>            TopReadySUs.empty());</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  <div class='tooltip'>for (SUnit* SU : SUnits)<span class='tooltip-content'>24</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    assert(SU-&gt;isScheduled &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>              SU-&gt;NumPredsLeft == 0);</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Scheduled = true;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>void SIScheduleBlock::undoSchedule() {</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (SUnit* SU : SUnits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L422' href='#L422'><span>422:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SU-&gt;isScheduled = false;</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>    for (SDep&amp; Succ : SU-&gt;Succs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>      if (BC-&gt;isSUInBlock(Succ.getSUnit(), ID))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>        undoReleaseSucc(SU, &amp;Succ);</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  HasLowLatencyNonWaitedParent.assign(SUnits.size(), 0);</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  ScheduledSUnits.clear();</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Scheduled = false;</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>void SIScheduleBlock::undoReleaseSucc(SUnit *SU, SDep *SuccEdge) {</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  SUnit *SuccSU = SuccEdge-&gt;getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  if (SuccEdge-&gt;isWeak()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ++SuccSU-&gt;WeakPredsLeft;</span></pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  ++SuccSU-&gt;NumPredsLeft;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>void SIScheduleBlock::releaseSucc(SUnit *SU, SDep *SuccEdge) {</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>  SUnit *SuccSU = SuccEdge-&gt;getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>  if (SuccEdge-&gt;isWeak()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L447' href='#L447'><span>447:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>165</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    --SuccSU-&gt;WeakPredsLeft;</span></pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>  if (SuccSU-&gt;NumPredsLeft == 0) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L452' href='#L452'><span>452:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>165</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;*** Scheduling failed! ***\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    DAG-&gt;dumpNode(*SuccSU);</span></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot; has been released too many times!\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(nullptr);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>  --SuccSU-&gt;NumPredsLeft;</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Release Successors of the SU that are in the block or not.</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>void SIScheduleBlock::releaseSuccessors(SUnit *SU, bool InOrOutBlock) {</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  for (SDep&amp; Succ : SU-&gt;Succs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>339</span>, <span class='None'>False</span>: <span class='covered-line'>210</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    SUnit *SuccSU = Succ.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    if (SuccSU-&gt;NodeNum &gt;= DAG-&gt;SUnits.size())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    if (BC-&gt;isSUInBlock(SuccSU, ID) != InOrOutBlock)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138</span>, <span class='None'>False</span>: <span class='covered-line'>165</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    releaseSucc(SU, &amp;Succ);</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    if (SuccSU-&gt;NumPredsLeft == 0 &amp;&amp; <div class='tooltip'>InOrOutBlock<span class='tooltip-content'>89</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L475'><span>475:9</span></a></span>) to (<span class='line-number'><a href='#L475'><span>475:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (475:9)
     Condition C2 --> (475:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>      TopReadySUs.push_back(SuccSU);</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>void SIScheduleBlock::nodeScheduled(SUnit *SU) {</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is in TopReadySUs</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  assert (!SU-&gt;NumPredsLeft);</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  std::vector&lt;SUnit *&gt;::iterator I = llvm::find(TopReadySUs, SU);</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  if (I == TopReadySUs.end()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;Data Structure Bug in SI Scheduler\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(nullptr);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  TopReadySUs.erase(I);</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  releaseSuccessors(SU, true);</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Scheduling this node will trigger a wait,</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // thus propagate to other instructions that they do not need to wait either.</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  if (HasLowLatencyNonWaitedParent[NodeNum2Index[SU-&gt;NodeNum]])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    HasLowLatencyNonWaitedParent.assign(SUnits.size(), 0);</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  if (DAG-&gt;IsLowLatencySU[SU-&gt;NodeNum]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>     for (SDep&amp; Succ : SU-&gt;Succs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      std::map&lt;unsigned, unsigned&gt;::iterator I =</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        NodeNum2Index.find(Succ.getSUnit()-&gt;NodeNum);</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      if (I != NodeNum2Index.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        HasLowLatencyNonWaitedParent[I-&gt;second] = 1;</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>  SU-&gt;isScheduled = true;</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>void SIScheduleBlock::finalizeUnits() {</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We remove links from outside blocks to enable scheduling inside the block.</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (SUnit* SU : SUnits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L509' href='#L509'><span>509:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    releaseSuccessors(SU, false);</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (DAG-&gt;IsHighLatencySU[SU-&gt;NodeNum])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      HighLatencyBlock = true;</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  HasLowLatencyNonWaitedParent.resize(SUnits.size(), 0);</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// we maintain ascending order of IDs</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>void SIScheduleBlock::addPred(SIScheduleBlock *Pred) {</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  unsigned PredID = Pred-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if not already predecessor.</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  for (SIScheduleBlock* P : Preds) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    if (PredID == P-&gt;getID())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  Preds.push_back(Pred);</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  assert(none_of(Succs,</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                 [=](std::pair&lt;SIScheduleBlock*,</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                     SIScheduleBlockLinkKind&gt; S) {</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                   return PredID == S.first-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                    }) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>         &quot;Loop in the Block Graph!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIScheduleBlock::addSucc(SIScheduleBlock *Succ,</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                              SIScheduleBlockLinkKind Kind) {</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  unsigned SuccID = Succ-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if not already predecessor.</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  for (std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt; &amp;S : Succs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L541' href='#L541'><span>541:64</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (SuccID == S.first-&gt;getID()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if (S.second == SIScheduleBlockLinkKind::NoData &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          <div class='tooltip'>Kind == SIScheduleBlockLinkKind::Data<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L543'><span>543:11</span></a></span>) to (<span class='line-number'><a href='#L543'><span>544:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (543:11)
     Condition C2 --> (544:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        S.second = Kind;</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  if (Succ-&gt;isHighLatencyBlock())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>++NumHighLatencySuccessors</span>;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  Succs.push_back(std::pair(Succ, Kind));</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  assert(none_of(Preds,</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                 [=](SIScheduleBlock *P) { return SuccID == P-&gt;getID(); }) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>         &quot;Loop in the Block Graph!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SIScheduleBlock::printDebug(bool full) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &quot;Block (&quot; &lt;&lt; ID &lt;&lt; &quot;)\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!full</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L561' href='#L561'><span>561:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>dbgs() &lt;&lt; &quot;\nContains High Latency Instruction: &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         &lt;&lt; HighLatencyBlock &lt;&lt; &apos;\n&apos;;</span></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &quot;\nDepends On:\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (SIScheduleBlock* P : Preds)</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L567' href='#L567'><span>567:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    P-&gt;printDebug(false);</span></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &quot;\nSuccessors:\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt; S : Succs) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L572' href='#L572'><span>572:63</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>S.second == SIScheduleBlockLinkKind::Data</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>dbgs() &lt;&lt; &quot;(Data Dep) &quot;</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    S.first-&gt;printDebug(false);</span></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>Scheduled</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L578' href='#L578'><span>578:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;LiveInPressure &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &lt;&lt; LiveInPressure[AMDGPU::RegisterPressureSets::SReg_32] &lt;&lt; &apos; &apos;</span></pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &lt;&lt; LiveInPressure[AMDGPU::RegisterPressureSets::VGPR_32] &lt;&lt; &apos;\n&apos;;</span></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;LiveOutPressure &quot;</span></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &lt;&lt; LiveOutPressure[AMDGPU::RegisterPressureSets::SReg_32] &lt;&lt; &apos; &apos;</span></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &lt;&lt; LiveOutPressure[AMDGPU::RegisterPressureSets::VGPR_32] &lt;&lt; &quot;\n\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;LiveIns:\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (unsigned Reg : LiveInRegs)</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L586' href='#L586'><span>586:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>dbgs() &lt;&lt; printVRegOrUnit(Reg, DAG-&gt;getTRI()) &lt;&lt; &apos; &apos;</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    dbgs() &lt;&lt; &quot;\nLiveOuts:\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (unsigned Reg : LiveOutRegs)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>dbgs() &lt;&lt; printVRegOrUnit(Reg, DAG-&gt;getTRI()) &lt;&lt; &apos; &apos;</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &quot;\nInstructions:\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (const SUnit* SU : SUnits)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>DAG-&gt;dumpNode(*SU)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  dbgs() &lt;&lt; &quot;///////////////////////\n&quot;;</span></pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SIScheduleBlockCreator //</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIScheduleBlockCreator::SIScheduleBlockCreator(SIScheduleDAGMI *DAG)</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    : DAG(DAG) {}</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIScheduleBlocks</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>SIScheduleBlockCreator::getBlocks(SISchedulerBlockCreatorVariant BlockVariant) {</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::map&lt;SISchedulerBlockCreatorVariant, SIScheduleBlocks&gt;::iterator B =</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Blocks.find(BlockVariant);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (B == Blocks.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    SIScheduleBlocks Res;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    createBlocksForVariant(BlockVariant);</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    topologicalSort();</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    scheduleInsideBlocks();</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    fillStats();</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Res.Blocks = CurrentBlocks;</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Res.TopDownIndex2Block = TopDownIndex2Block;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Res.TopDownBlock2Index = TopDownBlock2Index;</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Blocks[BlockVariant] = Res;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return Res;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return B-&gt;second;</span></pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>bool SIScheduleBlockCreator::isSUInBlock(SUnit *SU, unsigned ID) {</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>  if (SU-&gt;NodeNum &gt;= DAG-&gt;SUnits.size())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>  return CurrentBlocks[Node2CurrentBlock[SU-&gt;NodeNum]]-&gt;getID() == ID;</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorHighLatenciesAlone() {</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = DAG-&gt;SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>70</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[i];</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (DAG-&gt;IsHighLatencySU[SU-&gt;NodeNum]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      CurrentColoring[SU-&gt;NodeNum] = NextReservedID++;</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>hasDataDependencyPred(const SUnit &amp;SU, const SUnit &amp;FromSU) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (const auto &amp;PredDep : SU.Preds)</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>PredDep.getSUnit() == &amp;FromSU</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>PredDep.getKind() == llvm::SDep::Data</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L647'><span>647:9</span></a></span>) to (<span class='line-number'><a href='#L647'><span>648:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (647:9)
     Condition C2 --> (648:9)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorHighLatenciesGroups() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned DAGSize = DAG-&gt;SUnits.size();</span></pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned NumHighLatencies = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned GroupSize;</span></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int Color = NextReservedID;</span></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned Count = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  std::set&lt;unsigned&gt; FormingGroup;</span></pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (unsigned i = 0, e = DAGSize; </span><span class='red'>i != e</span><span class='red'>; </span><span class='red'>++i</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L662' href='#L662'><span>662:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SUnit *SU = &amp;DAG-&gt;SUnits[i];</span></pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>DAG-&gt;IsHighLatencySU[SU-&gt;NodeNum]</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L664' href='#L664'><span>664:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>++NumHighLatencies</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>NumHighLatencies == 0</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>NumHighLatencies &lt;= 6</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L671' href='#L671'><span>671:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>GroupSize = 2</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else </span><span class='red'>if (</span><span class='red'>NumHighLatencies &lt;= 12</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>GroupSize = 3</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  else</span></pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>GroupSize = 4</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (unsigned SUNum : DAG-&gt;TopDownIndex2SU) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L678' href='#L678'><span>678:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const SUnit &amp;SU = DAG-&gt;SUnits[SUNum];</span></pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>DAG-&gt;IsHighLatencySU[SU.NodeNum]</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      unsigned CompatibleGroup = true;</span></pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      int ProposedColor = Color;</span></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      std::vector&lt;int&gt; AdditionalElements;</span></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We don&apos;t want to put in the same block</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // two high latency instructions that depend</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // on each other.</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // One way would be to check canAddEdge</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // in both directions, but that currently is not</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // enough because there the high latency order is</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // enforced (via links).</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Instead, look at the dependencies between the</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // high latency instructions and deduce if it is</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // a data dependency or not.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      for (unsigned j : FormingGroup) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        bool HasSubGraph;</span></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        std::vector&lt;int&gt; SubGraph;</span></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // By construction (topological order), if SU and</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // DAG-&gt;SUnits[j] are linked, DAG-&gt;SUnits[j] is necessary</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // in the parent graph of SU.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#ifndef NDEBUG</span></pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        SubGraph = DAG-&gt;GetTopo()-&gt;GetSubGraph(SU, DAG-&gt;SUnits[j],</span></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                               HasSubGraph);</span></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        assert(!HasSubGraph);</span></pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>#endif</span></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>SubGraph = DAG-&gt;GetTopo()-&gt;GetSubGraph(DAG-&gt;SUnits[j], SU,</span></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                               HasSubGraph);</span></pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        if (</span><span class='red'>!HasSubGraph</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L708' href='#L708'><span>708:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>continue</span><span class='red'>; // No dependencies between each other</span></pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        else </span><span class='red'>if (</span><span class='red'>SubGraph.size() &gt; 5</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Too many elements would be required to be added to the block.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          CompatibleGroup = false;</span></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          break;</span></pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Check the type of dependency<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          for (unsigned k : SubGraph) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L717' href='#L717'><span>717:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // If in the path to join the two instructions,</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // there is another high latency instruction,</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // or instructions colored for another block</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // abort the merge.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            if (</span><span class='red'>DAG-&gt;IsHighLatencySU[k]</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L722' href='#L722'><span>722:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                </span><span class='red'>(</span><span class='red'>CurrentColoring[k] != ProposedColor</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L723' href='#L723'><span>723:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                 </span><span class='red'>CurrentColoring[k] != 0</span><span class='red'>)) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L724' href='#L724'><span>724:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L722'><span>722:17</span></a></span>) to (<span class='line-number'><a href='#L722'><span>724:42</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (722:17)
     Condition C2 --> (723:18)
     Condition C3 --> (724:18)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              CompatibleGroup = false;</span></pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              break;</span></pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // If one of the SU in the subgraph depends on the result of SU j,</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // there&apos;ll be a data dependency.</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>if (</span><span class='red'>hasDataDependencyPred(DAG-&gt;SUnits[k], DAG-&gt;SUnits[j])</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              CompatibleGroup = false;</span></pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              break;</span></pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span></pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          if (</span><span class='red'>!CompatibleGroup</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L735' href='#L735'><span>735:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Same check for the SU</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>if (</span><span class='red'>hasDataDependencyPred(SU, DAG-&gt;SUnits[j])</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            CompatibleGroup = false;</span></pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            break;</span></pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Add all the required instructions to the block</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // These cannot live in another block (because they</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // depend (order dependency) on one of the</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // instruction in the block, and are required for the</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // high latency instruction we add.</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>llvm::append_range(AdditionalElements, SubGraph);</span></pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>if (</span><span class='red'>CompatibleGroup</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        FormingGroup.insert(SU.NodeNum);</span></pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        for (unsigned j : AdditionalElements)</span><span class='red'></span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>CurrentColoring[j] = ProposedColor</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        CurrentColoring[SU.NodeNum] = ProposedColor;</span></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ++Count;</span></pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Found one incompatible instruction,</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // or has filled a big enough group.</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // -&gt; start a new one.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!CompatibleGroup</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L760' href='#L760'><span>760:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        FormingGroup.clear();</span></pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Color = ++NextReservedID;</span></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ProposedColor = Color;</span></pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        FormingGroup.insert(SU.NodeNum);</span></pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        CurrentColoring[SU.NodeNum] = ProposedColor;</span></pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Count = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'> else </span><span class='red'>if (</span><span class='red'>Count == GroupSize</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L767' href='#L767'><span>767:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        FormingGroup.clear();</span></pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Color = ++NextReservedID;</span></pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ProposedColor = Color;</span></pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Count = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorComputeReservedDependencies() {</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = DAG-&gt;SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::map&lt;std::set&lt;unsigned&gt;, unsigned&gt; ColorCombinations;</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  CurrentTopDownReservedDependencyColoring.clear();</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  CurrentBottomUpReservedDependencyColoring.clear();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  CurrentTopDownReservedDependencyColoring.resize(DAGSize, 0);</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  CurrentBottomUpReservedDependencyColoring.resize(DAGSize, 0);</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Traverse TopDown, and give different colors to SUs depending</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // on which combination of High Latencies they depend on.</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (unsigned SUNum : DAG-&gt;TopDownIndex2SU) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    std::set&lt;unsigned&gt; SUColors;</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Already given.</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (CurrentColoring[SU-&gt;NodeNum]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L795' href='#L795'><span>795:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      CurrentTopDownReservedDependencyColoring[SU-&gt;NodeNum] =</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurrentColoring[SU-&gt;NodeNum];</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>   <div class='tooltip'>for (SDep&amp; PredDep : SU-&gt;Preds)<span class='tooltip-content'>66</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L801' href='#L801'><span>801:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      SUnit *Pred = PredDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      if (PredDep.isWeak() || Pred-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L803' href='#L803'><span>803:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
  Branch (<span class='line-number'><a name='L803' href='#L803'><span>803:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L803'><span>803:11</span></a></span>) to (<span class='line-number'><a href='#L803'><span>803:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (803:11)
     Condition C2 --> (803:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      if (CurrentTopDownReservedDependencyColoring[Pred-&gt;NodeNum] &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L805' href='#L805'><span>805:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        SUColors.insert(CurrentTopDownReservedDependencyColoring[Pred-&gt;NodeNum]);</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Color 0 by default.</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    if (SUColors.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L809' href='#L809'><span>809:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Same color than parents.</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    if (SUColors.size() == 1 &amp;&amp; <div class='tooltip'>*SUColors.begin() &gt; DAGSize<span class='tooltip-content'>10</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L812' href='#L812'><span>812:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L812' href='#L812'><span>812:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L812' href='#L812'><span>812:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L812'><span>812:9</span></a></span>) to (<span class='line-number'><a href='#L812'><span>812:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (812:9)
     Condition C2 --> (812:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      CurrentTopDownReservedDependencyColoring[SU-&gt;NodeNum] =</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        *SUColors.begin();</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      std::map&lt;std::set&lt;unsigned&gt;, unsigned&gt;::iterator Pos =</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        ColorCombinations.find(SUColors);</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      if (Pos != ColorCombinations.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L818' href='#L818'><span>818:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          CurrentTopDownReservedDependencyColoring[SU-&gt;NodeNum] = Pos-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        CurrentTopDownReservedDependencyColoring[SU-&gt;NodeNum] =</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          NextNonReservedID;</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        ColorCombinations[SUColors] = NextNonReservedID++;</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  ColorCombinations.clear();</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Same as before, but BottomUp.</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (unsigned SUNum : DAG-&gt;BottomUpIndex2SU) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L832' href='#L832'><span>832:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    std::set&lt;unsigned&gt; SUColors;</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Already given.</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (CurrentColoring[SU-&gt;NodeNum]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L837' href='#L837'><span>837:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      CurrentBottomUpReservedDependencyColoring[SU-&gt;NodeNum] =</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurrentColoring[SU-&gt;NodeNum];</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    <div class='tooltip'>for (SDep&amp; SuccDep : SU-&gt;Succs)<span class='tooltip-content'>66</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      SUnit *Succ = SuccDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      if (SuccDep.isWeak() || Succ-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L845' href='#L845'><span>845:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
  Branch (<span class='line-number'><a name='L845' href='#L845'><span>845:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L845'><span>845:11</span></a></span>) to (<span class='line-number'><a href='#L845'><span>845:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (845:11)
     Condition C2 --> (845:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>      if (CurrentBottomUpReservedDependencyColoring[Succ-&gt;NodeNum] &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L847' href='#L847'><span>847:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>        SUColors.insert(CurrentBottomUpReservedDependencyColoring[Succ-&gt;NodeNum]);</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep color 0.</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    if (SUColors.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L851' href='#L851'><span>851:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Same color than parents.</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    if (SUColors.size() == 1 &amp;&amp; *SUColors.begin() &gt; DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L854'><span>854:9</span></a></span>) to (<span class='line-number'><a href='#L854'><span>854:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (854:9)
     Condition C2 --> (854:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      CurrentBottomUpReservedDependencyColoring[SU-&gt;NodeNum] =</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>        *SUColors.begin();</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      std::map&lt;std::set&lt;unsigned&gt;, unsigned&gt;::iterator Pos =</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        ColorCombinations.find(SUColors);</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (Pos != ColorCombinations.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L860' href='#L860'><span>860:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        CurrentBottomUpReservedDependencyColoring[SU-&gt;NodeNum] = Pos-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        CurrentBottomUpReservedDependencyColoring[SU-&gt;NodeNum] =</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          NextNonReservedID;</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        ColorCombinations[SUColors] = NextNonReservedID++;</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorAccordingToReservedDependencies() {</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::map&lt;std::pair&lt;unsigned, unsigned&gt;, unsigned&gt; ColorCombinations;</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Every combination of colors given by the top down</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and bottom up Reserved node dependency</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (const SUnit &amp;SU : DAG-&gt;SUnits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L877' href='#L877'><span>877:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    std::pair&lt;unsigned, unsigned&gt; SUColors;</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // High latency instructions: already given.</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (CurrentColoring[SU.NodeNum])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L881' href='#L881'><span>881:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    SUColors.first = CurrentTopDownReservedDependencyColoring[SU.NodeNum];</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    SUColors.second = CurrentBottomUpReservedDependencyColoring[SU.NodeNum];</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    std::map&lt;std::pair&lt;unsigned, unsigned&gt;, unsigned&gt;::iterator Pos =</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      ColorCombinations.find(SUColors);</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    if (Pos != ColorCombinations.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L889' href='#L889'><span>889:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      CurrentColoring[SU.NodeNum] = Pos-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      CurrentColoring[SU.NodeNum] = NextNonReservedID;</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      ColorCombinations[SUColors] = NextNonReservedID++;</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorEndsAccordingToDependencies() {</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = DAG-&gt;SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::vector&lt;int&gt; PendingColoring = CurrentColoring;</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  assert(DAGSize &gt;= 1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>         CurrentBottomUpReservedDependencyColoring.size() == DAGSize &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>         CurrentTopDownReservedDependencyColoring.size() == DAGSize);</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is no reserved block at all, do nothing. We don&apos;t want</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // everything in one block.</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (*llvm::max_element(CurrentBottomUpReservedDependencyColoring) == 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      <div class='tooltip'>*llvm::max_element(CurrentTopDownReservedDependencyColoring) == 0<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L907'><span>907:7</span></a></span>) to (<span class='line-number'><a href='#L907'><span>908:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (907:7)
     Condition C2 --> (908:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned SUNum : DAG-&gt;BottomUpIndex2SU)<span class='tooltip-content'>4</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L911' href='#L911'><span>911:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    std::set&lt;unsigned&gt; SUColors;</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    std::set&lt;unsigned&gt; SUColorsPending;</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    if (CurrentColoring[SU-&gt;NodeNum] &lt;= (int)DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    if (CurrentBottomUpReservedDependencyColoring[SU-&gt;NodeNum] &gt; 0 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>        <div class='tooltip'>CurrentTopDownReservedDependencyColoring[SU-&gt;NodeNum] &gt; 0<span class='tooltip-content'>18</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L919'><span>919:9</span></a></span>) to (<span class='line-number'><a href='#L919'><span>920:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (919:9)
     Condition C2 --> (920:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>for (SDep&amp; SuccDep : SU-&gt;Succs)</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L923' href='#L923'><span>923:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SUnit *Succ = SuccDep.getSUnit();</span></pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>SuccDep.isWeak()</span><span class='red'> || </span><span class='red'>Succ-&gt;NodeNum &gt;= DAGSize</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L925'><span>925:11</span></a></span>) to (<span class='line-number'><a href='#L925'><span>925:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (925:11)
     Condition C2 --> (925:31)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>if (</span><span class='red'>CurrentBottomUpReservedDependencyColoring[Succ-&gt;NodeNum] &gt; 0</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>CurrentTopDownReservedDependencyColoring[Succ-&gt;NodeNum] &gt; 0</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L928' href='#L928'><span>928:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L927'><span>927:11</span></a></span>) to (<span class='line-number'><a href='#L927'><span>928:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (927:11)
     Condition C2 --> (928:11)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>SUColors.insert(CurrentColoring[Succ-&gt;NodeNum])</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SUColorsPending.insert(PendingColoring[Succ-&gt;NodeNum]);</span></pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If there is only one child/parent block, and that block</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is not among the ones we are removing in this path, then</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // merge the instruction to that block<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>SUColors.size() == 1</span><span class='red'> &amp;&amp; </span><span class='red'>SUColorsPending.size() == 1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L935'><span>935:9</span></a></span>) to (<span class='line-number'><a href='#L935'><span>935:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (935:9)
     Condition C2 --> (935:33)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>PendingColoring[SU-&gt;NodeNum] = *SUColors.begin()</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else // TODO: Attribute new colors depending on color</span></pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>         // combination of children.</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>PendingColoring[SU-&gt;NodeNum] = NextNonReservedID++</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  CurrentColoring = PendingColoring;</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorForceConsecutiveOrderInGroup() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned DAGSize = DAG-&gt;SUnits.size();</span></pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned PreviousColor;</span></pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  std::set&lt;unsigned&gt; SeenColors;</span></pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>DAGSize &lt;= 1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>PreviousColor = CurrentColoring[0];</span></pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (unsigned i = 1, e = DAGSize; </span><span class='red'>i != e</span><span class='red'>; </span><span class='red'>++i</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SUnit *SU = &amp;DAG-&gt;SUnits[i];</span></pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned CurrentColor = CurrentColoring[i];</span></pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned PreviousColorSave = PreviousColor;</span></pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(i == SU-&gt;NodeNum)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>CurrentColor != PreviousColor</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>SeenColors.insert(PreviousColor)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    PreviousColor = CurrentColor;</span></pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>CurrentColoring[SU-&gt;NodeNum] &lt;= (int)DAGSize</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>SeenColors.find(CurrentColor) == SeenColors.end()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L968' href='#L968'><span>968:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>PreviousColorSave != CurrentColor</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L971' href='#L971'><span>971:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>CurrentColoring[i] = NextNonReservedID++</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else</span></pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>CurrentColoring[i] = CurrentColoring[i-1]</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorMergeConstantLoadsNextGroup() {</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = DAG-&gt;SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (unsigned SUNum : DAG-&gt;BottomUpIndex2SU) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L981' href='#L981'><span>981:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    std::set&lt;unsigned&gt; SUColors;</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (CurrentColoring[SU-&gt;NodeNum] &lt;= (int)DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L985' href='#L985'><span>985:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No predecessor: Vgpr constant loading.</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Low latency instructions usually have a predecessor (the address)</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    if (SU-&gt;Preds.size() &gt; 0 &amp;&amp; <div class='tooltip'>!DAG-&gt;IsLowLatencySU[SU-&gt;NodeNum]<span class='tooltip-content'>49</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L990' href='#L990'><span>990:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
  Branch (<span class='line-number'><a name='L990' href='#L990'><span>990:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L990'><span>990:9</span></a></span>) to (<span class='line-number'><a href='#L990'><span>990:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (990:9)
     Condition C2 --> (990:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    <div class='tooltip'>for (SDep&amp; SuccDep : SU-&gt;Succs)<span class='tooltip-content'>23</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L993' href='#L993'><span>993:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      SUnit *Succ = SuccDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>      if (SuccDep.isWeak() || Succ-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L995' href='#L995'><span>995:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L995' href='#L995'><span>995:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L995'><span>995:11</span></a></span>) to (<span class='line-number'><a href='#L995'><span>995:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (995:11)
     Condition C2 --> (995:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      SUColors.insert(CurrentColoring[Succ-&gt;NodeNum]);</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    if (SUColors.size() == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L999' href='#L999'><span>999:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      CurrentColoring[SU-&gt;NodeNum] = *SUColors.begin();</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorMergeIfPossibleNextGroup() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned DAGSize = DAG-&gt;SUnits.size();</span></pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (unsigned SUNum : DAG-&gt;BottomUpIndex2SU) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1007' href='#L1007'><span>1007:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</span></pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    std::set&lt;unsigned&gt; SUColors;</span></pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>CurrentColoring[SU-&gt;NodeNum] &lt;= (int)DAGSize</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>for (SDep&amp; SuccDep : SU-&gt;Succs)</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1014' href='#L1014'><span>1014:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       SUnit *Succ = SuccDep.getSUnit();</span></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>SuccDep.isWeak()</span><span class='red'> || </span><span class='red'>Succ-&gt;NodeNum &gt;= DAGSize</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1016' href='#L1016'><span>1016:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1016' href='#L1016'><span>1016:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1016'><span>1016:11</span></a></span>) to (<span class='line-number'><a href='#L1016'><span>1016:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1016:11)
     Condition C2 --> (1016:31)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>SUColors.insert(CurrentColoring[Succ-&gt;NodeNum]);</span></pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>SUColors.size() == 1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1020' href='#L1020'><span>1020:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>CurrentColoring[SU-&gt;NodeNum] = *SUColors.begin()</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorMergeIfPossibleNextGroupOnlyForReserved() {</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = DAG-&gt;SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (unsigned SUNum : DAG-&gt;BottomUpIndex2SU) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1028' href='#L1028'><span>1028:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    std::set&lt;unsigned&gt; SUColors;</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (CurrentColoring[SU-&gt;NodeNum] &lt;= (int)DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    <div class='tooltip'>for (SDep&amp; SuccDep : SU-&gt;Succs)<span class='tooltip-content'>64</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1035' href='#L1035'><span>1035:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>       SUnit *Succ = SuccDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>      if (SuccDep.isWeak() || Succ-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1037'><span>1037:11</span></a></span>) to (<span class='line-number'><a href='#L1037'><span>1037:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1037:11)
     Condition C2 --> (1037:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>      SUColors.insert(CurrentColoring[Succ-&gt;NodeNum]);</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    if (SUColors.size() == 1 &amp;&amp; <div class='tooltip'>*SUColors.begin() &lt;= DAGSize<span class='tooltip-content'>52</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1041' href='#L1041'><span>1041:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
  Branch (<span class='line-number'><a name='L1041' href='#L1041'><span>1041:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L1041' href='#L1041'><span>1041:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1041'><span>1041:9</span></a></span>) to (<span class='line-number'><a href='#L1041'><span>1041:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1041:9)
     Condition C2 --> (1041:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      CurrentColoring[SU-&gt;NodeNum] = *SUColors.begin();</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorMergeIfPossibleSmallGroupsToNextGroup() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned DAGSize = DAG-&gt;SUnits.size();</span></pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  std::map&lt;unsigned, unsigned&gt; ColorCount;</span></pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (unsigned SUNum : DAG-&gt;BottomUpIndex2SU) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1050' href='#L1050'><span>1050:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</span></pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned color = CurrentColoring[SU-&gt;NodeNum];</span></pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>     ++ColorCount[color];</span></pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (unsigned SUNum : DAG-&gt;BottomUpIndex2SU) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1056' href='#L1056'><span>1056:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</span></pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned color = CurrentColoring[SU-&gt;NodeNum];</span></pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    std::set&lt;unsigned&gt; SUColors;</span></pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>CurrentColoring[SU-&gt;NodeNum] &lt;= (int)DAGSize</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1061' href='#L1061'><span>1061:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>if (</span><span class='red'>ColorCount[color] &gt; 1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1064' href='#L1064'><span>1064:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>for (SDep&amp; SuccDep : SU-&gt;Succs)</span><span class='red'> </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1067' href='#L1067'><span>1067:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       SUnit *Succ = SuccDep.getSUnit();</span></pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>SuccDep.isWeak()</span><span class='red'> || </span><span class='red'>Succ-&gt;NodeNum &gt;= DAGSize</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1069'><span>1069:11</span></a></span>) to (<span class='line-number'><a href='#L1069'><span>1069:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1069:11)
     Condition C2 --> (1069:31)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>SUColors.insert(CurrentColoring[Succ-&gt;NodeNum]);</span></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>SUColors.size() == 1</span><span class='red'> &amp;&amp; </span><span class='red'>*SUColors.begin() != color</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1073'><span>1073:9</span></a></span>) to (<span class='line-number'><a href='#L1073'><span>1073:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1073:9)
     Condition C2 --> (1073:33)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      --ColorCount[color];</span></pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CurrentColoring[SU-&gt;NodeNum] = *SUColors.begin();</span></pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ++ColorCount[*SUColors.begin()];</span></pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void SIScheduleBlockCreator::cutHugeBlocks() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::regroupNoUserInstructions() {</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = DAG-&gt;SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  int GroupID = NextNonReservedID++;</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (unsigned SUNum : DAG-&gt;BottomUpIndex2SU) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[SUNum];</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    bool hasSuccessor = false;</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (CurrentColoring[SU-&gt;NodeNum] &lt;= (int)DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    <div class='tooltip'>for (SDep&amp; SuccDep : SU-&gt;Succs)<span class='tooltip-content'>66</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1096' href='#L1096'><span>1096:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>       SUnit *Succ = SuccDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      if (SuccDep.isWeak() || Succ-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1098' href='#L1098'><span>1098:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
  Branch (<span class='line-number'><a name='L1098' href='#L1098'><span>1098:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1098'><span>1098:11</span></a></span>) to (<span class='line-number'><a href='#L1098'><span>1098:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1098:11)
     Condition C2 --> (1098:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>      hasSuccessor = true;</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    if (!hasSuccessor)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1102' href='#L1102'><span>1102:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      CurrentColoring[SU-&gt;NodeNum] = GroupID;</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::colorExports() {</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned ExportColor = NextNonReservedID++;</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 8&gt; ExpGroup;</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Put all exports together in a block.</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The block will naturally end up being scheduled last,</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // thus putting exports at the end of the schedule, which</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is better for performance.</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // However we must ensure, for safety, the exports can be put</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // together in the same block without any other instruction.</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This could happen, for example, when scheduling after regalloc</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if reloading a spilled register from memory using the same</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register than used in a previous export.</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If that happens, do not regroup the exports.</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  for (unsigned SUNum : DAG-&gt;TopDownIndex2SU) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1121' href='#L1121'><span>1121:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    const SUnit &amp;SU = DAG-&gt;SUnits[SUNum];</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    if (SIInstrInfo::isEXP(*SU.getInstr())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1123' href='#L1123'><span>1123:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // SU is an export instruction. Check whether one of its successor</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // dependencies is a non-export, in which case we skip export grouping.</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      for (const SDep &amp;SuccDep : SU.Succs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1126' href='#L1126'><span>1126:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        const SUnit *SuccSU = SuccDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        if (SuccDep.isWeak() || SuccSU-&gt;NodeNum &gt;= DAG-&gt;SUnits.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1128' href='#L1128'><span>1128:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L1128' href='#L1128'><span>1128:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1128'><span>1128:13</span></a></span>) to (<span class='line-number'><a href='#L1128'><span>1128:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1128:13)
     Condition C2 --> (1128:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Ignore these dependencies.</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        assert(SuccSU-&gt;isInstr() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>               &quot;SUnit unexpectedly not representing an instruction!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        if (!SIInstrInfo::isEXP(*SuccSU-&gt;getInstr())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1135' href='#L1135'><span>1135:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // A non-export depends on us. Skip export grouping.</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Note that this is a bit pessimistic: We could still group all other</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // exports that are not depended on by non-exports, directly or</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // indirectly. Simply skipping this particular export but grouping all</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // others would not account for indirect dependencies.</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          return;</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      ExpGroup.push_back(SUNum);</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The group can be formed. Give the color.</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  for (unsigned j : ExpGroup)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1149' href='#L1149'><span>1149:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    CurrentColoring[j] = ExportColor;</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::createBlocksForVariant(SISchedulerBlockCreatorVariant BlockVariant) {</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = DAG-&gt;SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::map&lt;unsigned,unsigned&gt; RealID;</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  CurrentBlocks.clear();</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  CurrentColoring.clear();</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  CurrentColoring.resize(DAGSize, 0);</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  Node2CurrentBlock.clear();</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Restore links previous scheduling variant has overridden.</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  DAG-&gt;restoreSULinksLeft();</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  NextReservedID = 1;</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  NextNonReservedID = DAGSize + 1;</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Coloring the graph\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (BlockVariant == SISchedulerBlockCreatorVariant::LatenciesGrouped)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1170' href='#L1170'><span>1170:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>colorHighLatenciesGroups()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    colorHighLatenciesAlone();</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  colorComputeReservedDependencies();</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  colorAccordingToReservedDependencies();</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  colorEndsAccordingToDependencies();</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (BlockVariant == SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1177' href='#L1177'><span>1177:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>colorForceConsecutiveOrderInGroup()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  regroupNoUserInstructions();</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  colorMergeConstantLoadsNextGroup();</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  colorMergeIfPossibleNextGroupOnlyForReserved();</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  colorExports();</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Put SUs of same color into same block</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  Node2CurrentBlock.resize(DAGSize, -1);</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>70</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1186' href='#L1186'><span>1186:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[i];</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    unsigned Color = CurrentColoring[SU-&gt;NodeNum];</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (RealID.find(Color) == RealID.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1189' href='#L1189'><span>1189:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      int ID = CurrentBlocks.size();</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      BlockPtrs.push_back(std::make_unique&lt;SIScheduleBlock&gt;(DAG, this, ID));</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      CurrentBlocks.push_back(BlockPtrs.rbegin()-&gt;get());</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      RealID[Color] = ID;</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    CurrentBlocks[RealID[Color]]-&gt;addUnit(SU);</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    Node2CurrentBlock[SU-&gt;NodeNum] = RealID[Color];</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Build dependencies between blocks.</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>70</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1200' href='#L1200'><span>1200:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;DAG-&gt;SUnits[i];</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    int SUID = Node2CurrentBlock[i];</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>     for (SDep&amp; SuccDep : SU-&gt;Succs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1203' href='#L1203'><span>1203:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>       SUnit *Succ = SuccDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>      if (SuccDep.isWeak() || Succ-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1205' href='#L1205'><span>1205:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>113</span>]
  Branch (<span class='line-number'><a name='L1205' href='#L1205'><span>1205:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1205'><span>1205:11</span></a></span>) to (<span class='line-number'><a href='#L1205'><span>1205:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1205:11)
     Condition C2 --> (1205:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      if (Node2CurrentBlock[Succ-&gt;NodeNum] != SUID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1207' href='#L1207'><span>1207:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>        CurrentBlocks[SUID]-&gt;addSucc(CurrentBlocks[Node2CurrentBlock[Succ-&gt;NodeNum]],</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                                     SuccDep.isCtrl() ? <div class='tooltip'>NoData<span class='tooltip-content'>13</span></div> : <div class='tooltip'>Data<span class='tooltip-content'>24</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1209' href='#L1209'><span>1209:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    for (SDep&amp; PredDep : SU-&gt;Preds) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      SUnit *Pred = PredDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      if (PredDep.isWeak() || Pred-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1213'><span>1213:11</span></a></span>) to (<span class='line-number'><a href='#L1213'><span>1213:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1213:11)
     Condition C2 --> (1213:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      if (Node2CurrentBlock[Pred-&gt;NodeNum] != SUID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>        CurrentBlocks[SUID]-&gt;addPred(CurrentBlocks[Node2CurrentBlock[Pred-&gt;NodeNum]]);</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Free root and leafs of all blocks to enable scheduling inside them.</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  for (SIScheduleBlock *Block : CurrentBlocks)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1221' href='#L1221'><span>1221:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Block-&gt;finalizeUnits();</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;Blocks created:\n\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    for (SIScheduleBlock *Block : CurrentBlocks)</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Block-&gt;printDebug(true);</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Two functions taken from Codegen/MachineScheduler.cpp</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Non-const version.</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MachineBasicBlock::iterator</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>nextIfDebug(MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>            MachineBasicBlock::const_iterator End) {</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  for (; I != End; <div class='tooltip'><span class='red'>++I</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1236' href='#L1236'><span>1236:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    if (!I-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  return I;</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::topologicalSort() {</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = CurrentBlocks.size();</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::vector&lt;int&gt; WorkList;</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Topological Sort\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  WorkList.reserve(DAGSize);</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  TopDownIndex2Block.resize(DAGSize);</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  TopDownBlock2Index.resize(DAGSize);</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  BottomUpIndex2Block.resize(DAGSize);</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1254' href='#L1254'><span>1254:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = CurrentBlocks[i];</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    unsigned Degree = Block-&gt;getSuccs().size();</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TopDownBlock2Index[i] = Degree;</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (Degree == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1258' href='#L1258'><span>1258:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      WorkList.push_back(i);</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  int Id = DAGSize;</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  while (!WorkList.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1264' href='#L1264'><span>1264:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    int i = WorkList.back();</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = CurrentBlocks[i];</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    WorkList.pop_back();</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TopDownBlock2Index[i] = --Id;</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TopDownIndex2Block[Id] = i;</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    for (SIScheduleBlock* Pred : Block-&gt;getPreds()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1270' href='#L1270'><span>1270:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      if (!--TopDownBlock2Index[Pred-&gt;getID()])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>        WorkList.push_back(Pred-&gt;getID());</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check correctness of the ordering.</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1278' href='#L1278'><span>1278:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = CurrentBlocks[i];</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    for (SIScheduleBlock* Pred : Block-&gt;getPreds()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1280' href='#L1280'><span>1280:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      assert(TopDownBlock2Index[i] &gt; TopDownBlock2Index[Pred-&gt;getID()] &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      &quot;Wrong Top Down topological sorting&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  BottomUpIndex2Block = std::vector&lt;int&gt;(TopDownIndex2Block.rbegin(),</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                         TopDownIndex2Block.rend());</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::scheduleInsideBlocks() {</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = CurrentBlocks.size();</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\nScheduling Blocks\n\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We do schedule a valid scheduling such that a Block corresponds</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to a range of instructions.</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;First phase: Fast scheduling for Reg Liveness\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1299' href='#L1299'><span>1299:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = CurrentBlocks[i];</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Block-&gt;fastSchedule();</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Note: the following code, and the part restoring previous position</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is by far the most expensive operation of the Scheduler.</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not update CurrentTop.</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  MachineBasicBlock::iterator CurrentTopFastSched = DAG-&gt;getCurrentTop();</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::vector&lt;MachineBasicBlock::iterator&gt; PosOld;</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::vector&lt;MachineBasicBlock::iterator&gt; PosNew;</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  PosOld.reserve(DAG-&gt;SUnits.size());</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  PosNew.reserve(DAG-&gt;SUnits.size());</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1314' href='#L1314'><span>1314:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    int BlockIndice = TopDownIndex2Block[i];</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = CurrentBlocks[BlockIndice];</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    std::vector&lt;SUnit*&gt; SUs = Block-&gt;getScheduledUnits();</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    for (SUnit* SU : SUs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1319' href='#L1319'><span>1319:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      MachineInstr *MI = SU-&gt;getInstr();</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      MachineBasicBlock::iterator Pos = MI;</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      PosOld.push_back(Pos);</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      if (&amp;*CurrentTopFastSched == MI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1323' href='#L1323'><span>1323:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>        PosNew.push_back(Pos);</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>        CurrentTopFastSched = nextIfDebug(++CurrentTopFastSched,</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>                                          DAG-&gt;getCurrentBottom());</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Update the instruction stream.</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        DAG-&gt;getBB()-&gt;splice(CurrentTopFastSched, DAG-&gt;getBB(), MI);</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Update LiveIntervals.</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Note: Moving all instructions and calling handleMove every time</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // is the most cpu intensive operation of the scheduler.</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // It would gain a lot if there was a way to recompute the</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // LiveIntervals for the entire scheduling region.</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        DAG-&gt;getLIS()-&gt;handleMove(*MI, /*UpdateFlags=*/true);</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        PosNew.push_back(CurrentTopFastSched);</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now we have Block of SUs == Block of MI.</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We do the final schedule for the instructions inside the block.</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The property that all the SUs of the Block are grouped together as MI</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is used for correct reg usage tracking.</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1346' href='#L1346'><span>1346:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = CurrentBlocks[i];</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    std::vector&lt;SUnit*&gt; SUs = Block-&gt;getScheduledUnits();</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Block-&gt;schedule((*SUs.begin())-&gt;getInstr(), (*SUs.rbegin())-&gt;getInstr());</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Restoring MI Pos\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Restore old ordering (which prevents a LIS-&gt;handleMove bug).</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  for (unsigned i = PosOld.size(), e = 0; i != e; <div class='tooltip'>--i<span class='tooltip-content'>70</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1354' href='#L1354'><span>1354:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    MachineBasicBlock::iterator POld = PosOld[i-1];</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    MachineBasicBlock::iterator PNew = PosNew[i-1];</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (PNew != POld) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1357' href='#L1357'><span>1357:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Update the instruction stream.</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      DAG-&gt;getBB()-&gt;splice(POld, DAG-&gt;getBB(), PNew);</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Update LiveIntervals.</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      DAG-&gt;getLIS()-&gt;handleMove(*POld, /*UpdateFlags=*/true);</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    for (SIScheduleBlock *Block : CurrentBlocks)</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Block-&gt;printDebug(true);</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleBlockCreator::fillStats() {</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  unsigned DAGSize = CurrentBlocks.size();</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1375' href='#L1375'><span>1375:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    int BlockIndice = TopDownIndex2Block[i];</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = CurrentBlocks[BlockIndice];</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (Block-&gt;getPreds().empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1378' href='#L1378'><span>1378:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Block-&gt;Depth = 0;</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      unsigned Depth = 0;</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      for (SIScheduleBlock *Pred : Block-&gt;getPreds()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1382' href='#L1382'><span>1382:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        if (Depth &lt; Pred-&gt;Depth + Pred-&gt;getCost())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>          Depth = Pred-&gt;Depth + Pred-&gt;getCost();</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      Block-&gt;Depth = Depth;</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = DAGSize; i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1390' href='#L1390'><span>1390:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    int BlockIndice = BottomUpIndex2Block[i];</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = CurrentBlocks[BlockIndice];</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (Block-&gt;getSuccs().empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1393' href='#L1393'><span>1393:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      Block-&gt;Height = 0;</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      unsigned Height = 0;</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      for (const auto &amp;Succ : Block-&gt;getSuccs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1397' href='#L1397'><span>1397:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        Height = std::max(Height, Succ.first-&gt;Height + Succ.first-&gt;getCost());</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      Block-&gt;Height = Height;</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SIScheduleBlockScheduler //</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIScheduleBlockScheduler::SIScheduleBlockScheduler(SIScheduleDAGMI *DAG,</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   SISchedulerBlockSchedulerVariant Variant,</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   SIScheduleBlocks  BlocksStruct) :</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  DAG(DAG), Variant(Variant), Blocks(BlocksStruct.Blocks),</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  LastPosWaitedHighLatency(0), NumBlockScheduled(0), VregCurrentUsage(0),</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SregCurrentUsage(0), maxVregUsage(0), maxSregUsage(0) {</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fill the usage of every output</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Warning: while by construction we always have a link between two blocks</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // when one needs a result from the other, the number of users of an output</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is not the sum of child blocks having as input the same virtual register.</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Here is an example. A produces x and y. B eats x and produces x&apos;.</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // C eats x&apos; and y. The register coalescer may have attributed the same</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // virtual register to x and x&apos;.</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To count accurately, we do a topological sort. In case the register is</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // found for several parents, we increment the usage of the one with the</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // highest topological index.</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  LiveOutRegsNumUsages.resize(Blocks.size());</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  for (SIScheduleBlock *Block : Blocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1424' href='#L1424'><span>1424:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    for (unsigned Reg : Block-&gt;getInRegs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1425' href='#L1425'><span>1425:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      bool Found = false;</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      int topoInd = -1;</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      for (SIScheduleBlock* Pred: Block-&gt;getPreds()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1428' href='#L1428'><span>1428:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        std::set&lt;unsigned&gt; PredOutRegs = Pred-&gt;getOutRegs();</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        std::set&lt;unsigned&gt;::iterator RegPos = PredOutRegs.find(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        if (RegPos != PredOutRegs.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1432' href='#L1432'><span>1432:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          Found = true;</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          if (topoInd &lt; BlocksStruct.TopDownBlock2Index[Pred-&gt;getID()]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1434' href='#L1434'><span>1434:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>            topoInd = BlocksStruct.TopDownBlock2Index[Pred-&gt;getID()];</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      if (!Found)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1440' href='#L1440'><span>1440:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      int PredID = BlocksStruct.TopDownIndex2Block[topoInd];</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      ++LiveOutRegsNumUsages[PredID][Reg];</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  LastPosHighLatencyParentScheduled.resize(Blocks.size(), 0);</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  BlockNumPredsLeft.resize(Blocks.size());</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  BlockNumSuccsLeft.resize(Blocks.size());</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = Blocks.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1452' href='#L1452'><span>1452:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = Blocks[i];</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    BlockNumPredsLeft[i] = Block-&gt;getPreds().size();</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    BlockNumSuccsLeft[i] = Block-&gt;getSuccs().size();</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = Blocks.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = Blocks[i];</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    assert(Block-&gt;getID() == i);</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::set&lt;unsigned&gt; InRegs = DAG-&gt;getInRegs();</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  addLiveRegs(InRegs);</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Increase LiveOutRegsNumUsages for blocks</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // producing registers consumed in another</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // scheduling region.</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  for (unsigned Reg : DAG-&gt;getOutRegs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1471' href='#L1471'><span>1471:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    for (unsigned i = 0, e = Blocks.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>12</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1472' href='#L1472'><span>1472:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Do reverse traversal</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      int ID = BlocksStruct.TopDownIndex2Block[Blocks.size()-1-i];</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      SIScheduleBlock *Block = Blocks[ID];</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      const std::set&lt;unsigned&gt; &amp;OutRegs = Block-&gt;getOutRegs();</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      if (OutRegs.find(Reg) == OutRegs.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1478' href='#L1478'><span>1478:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      ++LiveOutRegsNumUsages[ID][Reg];</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fill LiveRegsConsumers for regs that were already</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // defined before scheduling.</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  for (SIScheduleBlock *Block : Blocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1488' href='#L1488'><span>1488:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    for (unsigned Reg : Block-&gt;getInRegs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1489' href='#L1489'><span>1489:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      bool Found = false;</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      for (SIScheduleBlock* Pred: Block-&gt;getPreds()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1491' href='#L1491'><span>1491:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        std::set&lt;unsigned&gt; PredOutRegs = Pred-&gt;getOutRegs();</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        std::set&lt;unsigned&gt;::iterator RegPos = PredOutRegs.find(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        if (RegPos != PredOutRegs.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1495' href='#L1495'><span>1495:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          Found = true;</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      if (!Found)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1501' href='#L1501'><span>1501:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        ++LiveRegsConsumers[Reg];</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  for (unsigned i = 0, e = Blocks.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1506' href='#L1506'><span>1506:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIScheduleBlock *Block = Blocks[i];</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (BlockNumPredsLeft[i] == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1508' href='#L1508'><span>1508:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      ReadyBlocks.push_back(Block);</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  while (SIScheduleBlock *Block = pickBlock()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1513' href='#L1513'><span>1513:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    BlocksScheduled.push_back(Block);</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    blockScheduled(Block);</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Block Order:&quot;; for (SIScheduleBlock *Block</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                            : BlocksScheduled) {</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &apos; &apos; &lt;&lt; Block-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } dbgs() &lt;&lt; &apos;\n&apos;;);</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIScheduleBlockScheduler::tryCandidateLatency(SIBlockSchedCandidate &amp;Cand,</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                                   SIBlockSchedCandidate &amp;TryCand) {</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (!Cand.isValid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1526' href='#L1526'><span>1526:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TryCand.Reason = NodeOrder;</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to hide high latencies.</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>SISched::tryLess(TryCand.LastPosHighLatParentScheduled,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1532' href='#L1532'><span>1532:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                 Cand.LastPosHighLatParentScheduled, TryCand, Cand, Latency)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Schedule high latencies early so you can hide them better.</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>SISched::tryGreater(TryCand.IsHighLatency, Cand.IsHighLatency,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1536' href='#L1536'><span>1536:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                          TryCand, Cand, Latency)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>TryCand.IsHighLatency</span><span class='red'> &amp;&amp; </span><span class='red'>SISched::tryGreater(TryCand.Height, Cand.Height,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1539' href='#L1539'><span>1539:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1539' href='#L1539'><span>1539:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                   TryCand, Cand, Depth)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1539'><span>1539:7</span></a></span>) to (<span class='line-number'><a href='#L1539'><span>1540:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1539:7)
     Condition C2 --> (1539:32)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>SISched::tryGreater(TryCand.NumHighLatencySuccessors,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1542' href='#L1542'><span>1542:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                          Cand.NumHighLatencySuccessors,</span></pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                          TryCand, Cand, Successor)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIScheduleBlockScheduler::tryCandidateRegUsage(SIBlockSchedCandidate &amp;Cand,</pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                                    SIBlockSchedCandidate &amp;TryCand) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!Cand.isValid()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1551' href='#L1551'><span>1551:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    TryCand.Reason = NodeOrder;</span></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>if (</span><span class='red'>SISched::tryLess(TryCand.VGPRUsageDiff &gt; 0, Cand.VGPRUsageDiff &gt; 0,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1556' href='#L1556'><span>1556:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       TryCand, Cand, RegUsage)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>SISched::tryGreater(TryCand.NumSuccessors &gt; 0,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1559' href='#L1559'><span>1559:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                          Cand.NumSuccessors &gt; 0,</span></pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                          TryCand, Cand, Successor)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>SISched::tryGreater(TryCand.Height, Cand.Height, TryCand, Cand, Depth)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1563' href='#L1563'><span>1563:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>if (</span><span class='red'>SISched::tryLess(TryCand.VGPRUsageDiff, Cand.VGPRUsageDiff,</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1565' href='#L1565'><span>1565:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       TryCand, Cand, RegUsage)</span><span class='red'>)</span></pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>SIScheduleBlock *SIScheduleBlockScheduler::pickBlock() {</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  SIBlockSchedCandidate Cand;</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  std::vector&lt;SIScheduleBlock*&gt;::iterator Best;</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  SIScheduleBlock *Block;</pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  if (ReadyBlocks.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1575' href='#L1575'><span>1575:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  DAG-&gt;fillVgprSgprCost(LiveRegs.begin(), LiveRegs.end(),</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                        VregCurrentUsage, SregCurrentUsage);</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (VregCurrentUsage &gt; maxVregUsage)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1580' href='#L1580'><span>1580:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    maxVregUsage = VregCurrentUsage;</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (SregCurrentUsage &gt; maxSregUsage)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1582' href='#L1582'><span>1582:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    maxSregUsage = SregCurrentUsage;</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Picking New Blocks\n&quot;; dbgs() &lt;&lt; &quot;Available: &quot;;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             for (SIScheduleBlock *Block</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                  : ReadyBlocks) dbgs()</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             &lt;&lt; Block-&gt;getID() &lt;&lt; &apos; &apos;;</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             dbgs() &lt;&lt; &quot;\nCurrent Live:\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             for (unsigned Reg</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                  : LiveRegs) dbgs()</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             &lt;&lt; printVRegOrUnit(Reg, DAG-&gt;getTRI()) &lt;&lt; &apos; &apos;;</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             dbgs() &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             dbgs() &lt;&lt; &quot;Current VGPRs: &quot; &lt;&lt; VregCurrentUsage &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             dbgs() &lt;&lt; &quot;Current SGPRs: &quot; &lt;&lt; SregCurrentUsage &lt;&lt; &apos;\n&apos;;);</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Cand.Block = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  for (std::vector&lt;SIScheduleBlock*&gt;::iterator I = ReadyBlocks.begin(),</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>       E = ReadyBlocks.end(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1598' href='#L1598'><span>1598:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    SIBlockSchedCandidate TryCand;</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TryCand.Block = *I;</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TryCand.IsHighLatency = TryCand.Block-&gt;isHighLatencyBlock();</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TryCand.VGPRUsageDiff =</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      checkRegUsageImpact(TryCand.Block-&gt;getInRegs(),</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          TryCand.Block-&gt;getOutRegs())[AMDGPU::RegisterPressureSets::VGPR_32];</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TryCand.NumSuccessors = TryCand.Block-&gt;getSuccs().size();</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TryCand.NumHighLatencySuccessors =</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      TryCand.Block-&gt;getNumHighLatencySuccessors();</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TryCand.LastPosHighLatParentScheduled =</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      (unsigned int) std::max&lt;int&gt; (0,</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>         LastPosHighLatencyParentScheduled[TryCand.Block-&gt;getID()] -</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>           LastPosWaitedHighLatency);</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    TryCand.Height = TryCand.Block-&gt;Height;</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try not to increase VGPR usage too much, else we may spill.</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (VregCurrentUsage &gt; 120 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1614' href='#L1614'><span>1614:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        Variant != SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1615' href='#L1615'><span>1615:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1614'><span>1614:9</span></a></span>) to (<span class='line-number'><a href='#L1614'><span>1615:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1614:9)
     Condition C2 --> (1615:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!tryCandidateRegUsage(Cand, TryCand)</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1616' href='#L1616'><span>1616:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>Variant != SISchedulerBlockSchedulerVariant::BlockRegUsage</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1617' href='#L1617'><span>1617:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1616'><span>1616:11</span></a></span>) to (<span class='line-number'><a href='#L1616'><span>1617:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1616:11)
     Condition C2 --> (1617:11)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>tryCandidateLatency(Cand, TryCand)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre><span class='red'>    }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      if (!tryCandidateLatency(Cand, TryCand))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1620' href='#L1620'><span>1620:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>tryCandidateRegUsage(Cand, TryCand)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (TryCand.Reason != NoCand) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      Cand.setBest(TryCand);</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      Best = I;</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Best Current Choice: &quot; &lt;&lt; Cand.Block-&gt;getID() &lt;&lt; &apos; &apos;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                        &lt;&lt; getReasonStr(Cand.Reason) &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Picking: &quot; &lt;&lt; Cand.Block-&gt;getID() &lt;&lt; &apos;\n&apos;;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             dbgs() &lt;&lt; &quot;Is a block with high latency instruction: &quot;</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                    &lt;&lt; (Cand.IsHighLatency ? &quot;yes\n&quot; : &quot;no\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             dbgs() &lt;&lt; &quot;Position of last high latency dependency: &quot;</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                    &lt;&lt; Cand.LastPosHighLatParentScheduled &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             dbgs() &lt;&lt; &quot;VGPRUsageDiff: &quot; &lt;&lt; Cand.VGPRUsageDiff &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>             dbgs() &lt;&lt; &apos;\n&apos;;);</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  Block = Cand.Block;</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  ReadyBlocks.erase(Best);</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return Block;</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Tracking of currently alive registers to determine VGPR Usage.</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>void SIScheduleBlockScheduler::addLiveRegs(std::set&lt;unsigned&gt; &amp;Regs) {</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  for (Register Reg : Regs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1647' href='#L1647'><span>1647:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For now only track virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    if (!Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1649' href='#L1649'><span>1649:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If not already in the live set, then add it.</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    (void) LiveRegs.insert(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIScheduleBlockScheduler::decreaseLiveRegs(SIScheduleBlock *Block,</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                       std::set&lt;unsigned&gt; &amp;Regs) {</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  for (unsigned Reg : Regs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1658' href='#L1658'><span>1658:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For now only track virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    std::set&lt;unsigned&gt;::iterator Pos = LiveRegs.find(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    assert (Pos != LiveRegs.end() &amp;&amp; // Reg must be live.</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>               LiveRegsConsumers.find(Reg) != LiveRegsConsumers.end() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>               LiveRegsConsumers[Reg] &gt;= 1);</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    --LiveRegsConsumers[Reg];</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    if (LiveRegsConsumers[Reg] == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1665' href='#L1665'><span>1665:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      LiveRegs.erase(Pos);</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>void SIScheduleBlockScheduler::releaseBlockSuccs(SIScheduleBlock *Parent) {</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  for (const auto &amp;Block : Parent-&gt;getSuccs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1671' href='#L1671'><span>1671:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    if (--BlockNumPredsLeft[Block.first-&gt;getID()] == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1672' href='#L1672'><span>1672:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      ReadyBlocks.push_back(Block.first);</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    if (Parent-&gt;isHighLatencyBlock() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1675' href='#L1675'><span>1675:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        <div class='tooltip'>Block.second == SIScheduleBlockLinkKind::Data<span class='tooltip-content'>12</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1676' href='#L1676'><span>1676:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1675'><span>1675:9</span></a></span>) to (<span class='line-number'><a href='#L1675'><span>1676:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1675:9)
     Condition C2 --> (1676:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      LastPosHighLatencyParentScheduled[Block.first-&gt;getID()] = NumBlockScheduled;</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>void SIScheduleBlockScheduler::blockScheduled(SIScheduleBlock *Block) {</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  decreaseLiveRegs(Block, Block-&gt;getInRegs());</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  addLiveRegs(Block-&gt;getOutRegs());</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  releaseBlockSuccs(Block);</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  for (const auto &amp;RegP : LiveOutRegsNumUsages[Block-&gt;getID()]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1685' href='#L1685'><span>1685:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We produce this register, thus it must not be previously alive.</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    assert(LiveRegsConsumers.find(RegP.first) == LiveRegsConsumers.end() ||</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>           LiveRegsConsumers[RegP.first] == 0);</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    LiveRegsConsumers[RegP.first] += RegP.second;</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (LastPosHighLatencyParentScheduled[Block-&gt;getID()] &gt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1691' href='#L1691'><span>1691:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        (unsigned)LastPosWaitedHighLatency)</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    LastPosWaitedHighLatency =</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      LastPosHighLatencyParentScheduled[Block-&gt;getID()];</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  ++NumBlockScheduled;</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::vector&lt;int&gt;</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIScheduleBlockScheduler::checkRegUsageImpact(std::set&lt;unsigned&gt; &amp;InRegs,</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                     std::set&lt;unsigned&gt; &amp;OutRegs) {</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  std::vector&lt;int&gt; DiffSetPressure;</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  DiffSetPressure.assign(DAG-&gt;getTRI()-&gt;getNumRegPressureSets(), 0);</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  for (Register Reg : InRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1704' href='#L1704'><span>1704:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For now only track virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    if (!Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1706' href='#L1706'><span>1706:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    if (LiveRegsConsumers[Reg] &gt; 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1708' href='#L1708'><span>1708:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    PSetIterator PSetI = DAG-&gt;getMRI()-&gt;getPressureSets(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    for (; PSetI.isValid(); <div class='tooltip'>++PSetI<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1711' href='#L1711'><span>1711:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      DiffSetPressure[*PSetI] -= PSetI.getWeight();</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  for (Register Reg : OutRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1716' href='#L1716'><span>1716:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For now only track virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (!Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1718' href='#L1718'><span>1718:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    PSetIterator PSetI = DAG-&gt;getMRI()-&gt;getPressureSets(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    for (; PSetI.isValid(); <div class='tooltip'>++PSetI<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1721' href='#L1721'><span>1721:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      DiffSetPressure[*PSetI] += PSetI.getWeight();</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return DiffSetPressure;</pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SIScheduler //</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct SIScheduleBlockResult</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIScheduler::scheduleVariant(SISchedulerBlockCreatorVariant BlockVariant,</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                             SISchedulerBlockSchedulerVariant ScheduleVariant) {</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SIScheduleBlocks Blocks = BlockCreator.getBlocks(BlockVariant);</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SIScheduleBlockScheduler Scheduler(DAG, ScheduleVariant, Blocks);</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  std::vector&lt;SIScheduleBlock*&gt; ScheduledBlocks;</pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  struct SIScheduleBlockResult Res;</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  ScheduledBlocks = Scheduler.getBlocks();</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  for (SIScheduleBlock *Block : ScheduledBlocks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1741' href='#L1741'><span>1741:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    std::vector&lt;SUnit*&gt; SUs = Block-&gt;getScheduledUnits();</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    for (SUnit* SU : SUs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1744' href='#L1744'><span>1744:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>      Res.SUs.push_back(SU-&gt;NodeNum);</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  Res.MaxSGPRUsage = Scheduler.getSGPRUsage();</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  Res.MaxVGPRUsage = Scheduler.getVGPRUsage();</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  return Res;</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SIScheduleDAGMI //</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIScheduleDAGMI::SIScheduleDAGMI(MachineSchedContext *C) :</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  ScheduleDAGMILive(C, std::make_unique&lt;GenericScheduler&gt;(C)) {</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  SITII = static_cast&lt;const SIInstrInfo*&gt;(TII);</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  SITRI = static_cast&lt;const SIRegisterInfo*&gt;(TRI);</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>SIScheduleDAGMI::~SIScheduleDAGMI() = default;</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Code adapted from scheduleDAG.cpp</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Does a topological sort over the SUs.</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Both TopDown and BottomUp</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleDAGMI::topologicalSort() {</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  Topo.InitDAGTopologicalSorting();</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  TopDownIndex2SU = std::vector&lt;int&gt;(Topo.begin(), Topo.end());</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  BottomUpIndex2SU = std::vector&lt;int&gt;(Topo.rbegin(), Topo.rend());</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Move low latencies further from their user without</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// increasing SGPR usage (in general)</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is to be replaced by a better pass that would</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// take into account SGPR usage (based on VGPR Usage</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and the corresponding wavefront count), that would</pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// try to merge groups of loads if it make sense, etc</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleDAGMI::moveLowLatencies() {</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>   unsigned DAGSize = SUnits.size();</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>   int LastLowLatencyUser = -1;</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>   int LastLowLatencyPos = -1;</pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>   for (unsigned i = 0, e = ScheduledSUnits.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>70</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1784' href='#L1784'><span>1784:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;SUnits[ScheduledSUnits[i]];</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    bool IsLowLatencyUser = false;</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    unsigned MinPos = 0;</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    for (SDep&amp; PredDep : SU-&gt;Preds) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1789' href='#L1789'><span>1789:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      SUnit *Pred = PredDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      if (SITII-&gt;isLowLatencyInstruction(*Pred-&gt;getInstr())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1791' href='#L1791'><span>1791:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        IsLowLatencyUser = true;</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      if (Pred-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1794' href='#L1794'><span>1794:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      unsigned PredPos = ScheduledSUnitsInv[Pred-&gt;NodeNum];</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      if (PredPos &gt;= MinPos)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1797' href='#L1797'><span>1797:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>        MinPos = PredPos + 1;</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (SITII-&gt;isLowLatencyInstruction(*SU-&gt;getInstr())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1801' href='#L1801'><span>1801:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      unsigned BestPos = LastLowLatencyUser + 1;</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if ((int)BestPos &lt;= LastLowLatencyPos)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1803' href='#L1803'><span>1803:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        BestPos = LastLowLatencyPos + 1;</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if (BestPos &lt; MinPos)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1805' href='#L1805'><span>1805:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        BestPos = MinPos;</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if (BestPos &lt; i) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1807' href='#L1807'><span>1807:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        for (unsigned u = i; </span><span class='red'>u &gt; BestPos</span><span class='red'>; </span><span class='red'>--u</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1808' href='#L1808'><span>1808:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          ++ScheduledSUnitsInv[ScheduledSUnits[u-1]];</span></pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          ScheduledSUnits[u] = ScheduledSUnits[u-1];</span></pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ScheduledSUnits[BestPos] = SU-&gt;NodeNum;</span></pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ScheduledSUnitsInv[SU-&gt;NodeNum] = BestPos;</span></pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      LastLowLatencyPos = BestPos;</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if (IsLowLatencyUser)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1816' href='#L1816'><span>1816:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>LastLowLatencyUser = BestPos</span>;</pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    } else if (IsLowLatencyUser) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1818' href='#L1818'><span>1818:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      LastLowLatencyUser = i;</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Moves COPY instructions on which depends</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the low latency instructions too.</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    } else if (SU-&gt;getInstr()-&gt;getOpcode() == AMDGPU::COPY) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1822' href='#L1822'><span>1822:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      bool CopyForLowLat = false;</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      for (SDep&amp; SuccDep : SU-&gt;Succs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1824' href='#L1824'><span>1824:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>        SUnit *Succ = SuccDep.getSUnit();</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>        if (SuccDep.isWeak() || Succ-&gt;NodeNum &gt;= DAGSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1826' href='#L1826'><span>1826:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
  Branch (<span class='line-number'><a name='L1826' href='#L1826'><span>1826:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1826'><span>1826:13</span></a></span>) to (<span class='line-number'><a href='#L1826'><span>1826:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1826:13)
     Condition C2 --> (1826:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        if (SITII-&gt;isLowLatencyInstruction(*Succ-&gt;getInstr())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1828' href='#L1828'><span>1828:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          CopyForLowLat = true;</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      if (!CopyForLowLat)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1832' href='#L1832'><span>1832:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (MinPos &lt; i) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1834' href='#L1834'><span>1834:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        for (unsigned u = i; </span><span class='red'>u &gt; MinPos</span><span class='red'>; </span><span class='red'>--u</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1835' href='#L1835'><span>1835:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          ++ScheduledSUnitsInv[ScheduledSUnits[u-1]];</span></pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          ScheduledSUnits[u] = ScheduledSUnits[u-1];</span></pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ScheduledSUnits[MinPos] = SU-&gt;NodeNum;</span></pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        ScheduledSUnitsInv[SU-&gt;NodeNum] = MinPos;</span></pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>void SIScheduleDAGMI::restoreSULinksLeft() {</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  for (unsigned i = 0, e = SUnits.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>70</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1847' href='#L1847'><span>1847:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnits[i].isScheduled = false;</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnits[i].WeakPredsLeft = SUnitsLinksBackup[i].WeakPredsLeft;</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnits[i].NumPredsLeft = SUnitsLinksBackup[i].NumPredsLeft;</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnits[i].WeakSuccsLeft = SUnitsLinksBackup[i].WeakSuccsLeft;</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnits[i].NumSuccsLeft = SUnitsLinksBackup[i].NumSuccsLeft;</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return the Vgpr and Sgpr usage corresponding to some virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template&lt;typename _Iterator&gt; void</pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIScheduleDAGMI::fillVgprSgprCost(_Iterator First, _Iterator End,</pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                  unsigned &amp;VgprUsage, unsigned &amp;SgprUsage) {</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  VgprUsage = 0;</pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  SgprUsage = 0;</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  for (_Iterator RegI = First; RegI != End; <div class='tooltip'>++RegI<span class='tooltip-content'>34</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1862' href='#L1862'><span>1862:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    Register Reg = *RegI;</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For now only track virtual registers</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    if (!Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1865' href='#L1865'><span>1865:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    PSetIterator PSetI = MRI.getPressureSets(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    for (; PSetI.isValid(); <div class='tooltip'>++PSetI<span class='tooltip-content'>34</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1868' href='#L1868'><span>1868:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      if (*PSetI == AMDGPU::RegisterPressureSets::VGPR_32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1869' href='#L1869'><span>1869:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>        VgprUsage += PSetI.getWeight();</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      else if (*PSetI == AMDGPU::RegisterPressureSets::SReg_32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1871' href='#L1871'><span>1871:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>        SgprUsage += PSetI.getWeight();</pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIScheduleDAGMI::schedule()</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SmallVector&lt;SUnit*, 8&gt; TopRoots, BotRoots;</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SIScheduleBlockResult Best, Temp;</pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Preparing Scheduling\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  buildDAGWithRegPressure();</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  postProcessDAG();</pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dump());</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (PrintDAGs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1887' href='#L1887'><span>1887:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>dump()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (ViewMISchedDAGs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1889' href='#L1889'><span>1889:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>viewGraph()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  topologicalSort();</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  findRootsAndBiasEdges(TopRoots, BotRoots);</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We reuse several ScheduleDAGMI and ScheduleDAGMILive</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // functions, but to make them happy we must initialize</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the default Scheduler implementation (even if we do not</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // run it)</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SchedImpl-&gt;initialize(this);</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  initQueues(TopRoots, BotRoots);</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fill some stats to help scheduling.</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SUnitsLinksBackup = SUnits;</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  IsLowLatencySU.clear();</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  LowLatencyOffset.clear();</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  IsHighLatencySU.clear();</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  IsLowLatencySU.resize(SUnits.size(), 0);</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  LowLatencyOffset.resize(SUnits.size(), 0);</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  IsHighLatencySU.resize(SUnits.size(), 0);</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  for (unsigned i = 0, e = (unsigned)SUnits.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>70</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1912' href='#L1912'><span>1912:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;SUnits[i];</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    const MachineOperand *BaseLatOp;</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    int64_t OffLatReg;</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    if (SITII-&gt;isLowLatencyInstruction(*SU-&gt;getInstr())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1916' href='#L1916'><span>1916:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      IsLowLatencySU[i] = 1;</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      bool OffsetIsScalable;</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      if (SITII-&gt;getMemOperandWithOffset(*SU-&gt;getInstr(), BaseLatOp, OffLatReg,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1919' href='#L1919'><span>1919:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                                         OffsetIsScalable, TRI))</pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        LowLatencyOffset[i] = OffLatReg;</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    } else if (SITII-&gt;isHighLatencyDef(SU-&gt;getInstr()-&gt;getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1922' href='#L1922'><span>1922:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      IsHighLatencySU[i] = 1;</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  SIScheduler Scheduler(this);</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  Best = Scheduler.scheduleVariant(SISchedulerBlockCreatorVariant::LatenciesAlone,</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                   SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage);</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if VGPR usage is extremely high, try other good performing variants</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which could lead to lower VGPR usage</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (Best.MaxVGPRUsage &gt; 180) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1932' href='#L1932'><span>1932:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    static const std::pair&lt;SISchedulerBlockCreatorVariant,</span></pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                           SISchedulerBlockSchedulerVariant&gt;</span></pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Variants[] = {</span></pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { LatenciesAlone, BlockRegUsageLatency },</span></pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      { LatenciesAlone, BlockRegUsage },<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { LatenciesGrouped, BlockLatencyRegUsage },</span></pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      { LatenciesGrouped, BlockRegUsageLatency },</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      { LatenciesGrouped, BlockRegUsage },<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { LatenciesAlonePlusConsecutive, BlockLatencyRegUsage },</span></pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      { LatenciesAlonePlusConsecutive, BlockRegUsageLatency },</pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      { LatenciesAlonePlusConsecutive, BlockRegUsage }<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    };</span></pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (std::pair&lt;SISchedulerBlockCreatorVariant, SISchedulerBlockSchedulerVariant&gt; v : Variants) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1945' href='#L1945'><span>1945:88</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Temp = Scheduler.scheduleVariant(v.first, v.second);</span></pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Temp.MaxVGPRUsage &lt; Best.MaxVGPRUsage</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1947' href='#L1947'><span>1947:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>Best = Temp</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if VGPR usage is still extremely high, we may spill. Try other variants</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which are less performing, but that could lead to lower VGPR usage.</pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  if (Best.MaxVGPRUsage &gt; 200) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1953' href='#L1953'><span>1953:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    static const std::pair&lt;SISchedulerBlockCreatorVariant,</span></pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                           SISchedulerBlockSchedulerVariant&gt;</span></pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Variants[] = {</span></pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      { LatenciesAlone, BlockRegUsageLatency },<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { LatenciesAlone, BlockRegUsage },</span></pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      { LatenciesGrouped, BlockLatencyRegUsage },<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { LatenciesGrouped, BlockRegUsageLatency },</span></pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { LatenciesGrouped, BlockRegUsage },</span></pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//      { LatenciesAlonePlusConsecutive, BlockLatencyRegUsage },<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { LatenciesAlonePlusConsecutive, BlockRegUsageLatency },</span></pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { LatenciesAlonePlusConsecutive, BlockRegUsage }</span></pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    };</span></pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (std::pair&lt;SISchedulerBlockCreatorVariant, SISchedulerBlockSchedulerVariant&gt; v : Variants) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1966' href='#L1966'><span>1966:88</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Temp = Scheduler.scheduleVariant(v.first, v.second);</span></pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>Temp.MaxVGPRUsage &lt; Best.MaxVGPRUsage</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1968' href='#L1968'><span>1968:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>Best = Temp</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  ScheduledSUnits = Best.SUs;</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  ScheduledSUnitsInv.resize(SUnits.size());</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  for (unsigned i = 0, e = (unsigned)SUnits.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>70</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1976' href='#L1976'><span>1976:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    ScheduledSUnitsInv[ScheduledSUnits[i]] = i;</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  moveLowLatencies();</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Tell the outside world about the result of the scheduling.</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  assert(TopRPTracker.getPos() == RegionBegin &amp;&amp; &quot;bad initial Top tracker&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  TopRPTracker.setPos(CurrentTop);</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  for (unsigned I : ScheduledSUnits) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1987' href='#L1987'><span>1987:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    SUnit *SU = &amp;SUnits[I];</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    scheduleMI(SU, true);</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Scheduling SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>                      &lt;&lt; *SU-&gt;getInstr());</pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  assert(CurrentTop == CurrentBottom &amp;&amp; &quot;Nonempty unscheduled zone.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  placeDebugValues();</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &quot;*** Final schedule for &quot;</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>           &lt;&lt; printMBBReference(*begin()-&gt;getParent()) &lt;&lt; &quot; ***\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    dumpSchedule();</pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    dbgs() &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>