
% ----------------------------------------------------
% Bluespec References 
% ----------------------------------------------------

% --------------
% PHD Theses
% --------------

@PHDTHESIS{Hoe:Thesis,
        AUTHOR = "James C. Hoe",
        TITLE = {{Operation-Centric Hardware Description and Synthesis}},
        SCHOOL = "MIT",
        YEAR = {2000},
        ADDRESS = {Cambridge,~MA}
}

@PHDTHESIS{Shen:Thesis,
        AUTHOR = "Xiaowei Shen",
        TITLE = {{Design and Verification of Adaptive Cache Coherence Protocols}},
        SCHOOL = "MIT",
        YEAR = {2000},
        ADDRESS = {Cambridge,~MA}
}

@PHDTHESIS{Rosenband:Thesis,
        AUTHOR = "Daniel L. Rosenband",
        TITLE = {{A Performance Driven Approach for Hardware Synthesis of Guarded Atomic Actions}},
        SCHOOL = "MIT",
        YEAR = {2005},
        ADDRESS = {Cambridge,~MA}
}
% --------------
% Masters Theses
% --------------

@MASTERSTHESIS{Lis:Thesis,
        AUTHOR = "Mieszko Lis",
        TITLE = {{Superscalar Processors via Automatic Microarchitecture Transformations}},
        SCHOOL = "MIT",
        MONTH = {May},
        YEAR = 2000,
        ADDRESS = {Cambridge,~MA}
}

@MASTERSTHESIS{Dave:MSThesis,
        AUTHOR = "Nirav Dave",
        TITLE = {{Designing a Processor in Bluespec }},
        SCHOOL = "MIT",
        MONTH = {Jan},
        YEAR = 2005,
        ADDRESS = {Cambridge,~MA}
}

@MASTERSTHESIS{Dave:MSThesisPutGet,
        AUTHOR = "Nirav Dave",
        TITLE = {{Designing a Processor in Bluespec }},
        SCHOOL = "MIT",
        MONTH = {Jan},
        YEAR = 2005,
        pages = {23},
        ADDRESS = {Cambridge,~MA}
}

@MASTERSTHESIS{ChunChieh:MSThesis,
        AUTHOR = "Chun-Chieh Lin",
        TITLE = {{ Implementation of H.264 Decoder in Bluespec System Verilog}},
        SCHOOL = "MIT",
        MONTH = {Feb},
        YEAR = 2007,
        ADDRESS = {Cambridge,~MA}
}



% --------------
% Conference Papers
% --------------

@inproceedings{DBLP:conf/iccad/KarczmarekA08,
  author    = {Michal Karczmarek and
               Arvind},
  title     = {Synthesis from multi-cycle atomic actions as a solution
               to the timing closure problem},
  booktitle = {ICCAD},
  year      = {2008},
  ee        = {http://doi.acm.org/10.1145/1509456.1509475},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}


@article{ArvindNikhil:ExecutingProgram,
 author = {Arvind and Rishiyur S. Nikhil},
 title = {Executing a Program on the MIT Tagged-Token Dataflow Architecture},
 journal = {IEEE Trans. Comput.},
 volume = {39},
 number = {3},
 year = {1990},
 issn = {0018-9340},
 pages = {300--318},
 doi = {http://dx.doi.org/10.1109/12.48862},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@article{HCAA:MonsoonPerformance,
    author = "James Hicks and Derek Chiou and Boon Seong Ang and Arvind",
    title = "Performance Studies of {Id} on the {Monsoon Dataflow System}",
    journal = "Journal of Parallel and Distributed Computing",
    volume = "18",
    number = "3",
    pages = "273--300",
    year = "1993",
    url = "citeseer.ist.psu.edu/hicks94performance.html" 
}


@INPROCEEDINGS{HoeArvind:TRS_Synthesis1,
        AUTHOR = "James C. Hoe and Arvind",
        TITLE = {{Synthesis of Operation-Centric Hardware Descriptions}},
        BOOKTITLE = {{Proceedings of ICCAD'00}},
        PAGES = {511--518},
        YEAR = {2000},
        ADDRESS = {San Jose,~CA}
}

@INPROCEEDINGS{Dave:ROB,
        AUTHOR = "Nirav Dave",
        TITLE = {{Designing a Reorder Buffer in Bluespec}},
        BOOKTITLE = "Proceedings of MEMOCODE'04",
        YEAR = {2004},
        ADDRESS = {San Diego,~CA}
}

@INPROCEEDINGS{ArvindNikhilRosenbandDave:HighLevelSynthesis,
        AUTHOR = "Arvind and Rishiyur S. Nikhil and Daniel L. Rosenband and Nirav Dave",
        TITLE = {{High-level Synthesis: An Essential Ingredient for Designing Complex ASICs}},
        BOOKTITLE = "Proceedings of ICCAD'04",
        YEAR = {2004},
        ADDRESS = {San Jose,~CA}
}

@INPROCEEDINGS{ANRD:HighLevelSynthesis,
        AUTHOR = "Arvind and Rishiyur S. Nikhil and Daniel L. Rosenband and Nirav Dave",
        TITLE = {{High-level Synthesis: An Essential Ingredient for Designing Complex ASICs}},
        BOOKTITLE = "Proceedings of ICCAD'04",
        YEAR = {2004},
        ADDRESS = {San Jose,~CA}
}


@INPROCEEDINGS{RosenbandArvind:ModularScheduling,
        AUTHOR = "Daniel L. Rosenband and Arvind",
        TITLE = {{Modular Scheduling of Guarded Atomic Actions}},
        BOOKTITLE = "Proceedings of DAC'04",
        YEAR = 2004,
        ADDRESS = {San Diego,~CA}
}

@INPROCEEDINGS{Rosenband:PerformanceGuarantees,
        AUTHOR = "Daniel L. Rosenband and Arvind",
        TITLE = {{Hardware Synthesis from Guarded Atomic Actions with Performance Specifications}},
        BOOKTITLE = "Proceedings of ICCAD'05",
        YEAR = 2005,
        ADDRESS = {San Jose,~CA}
}

@INPROCEEDINGS{Rosenband:EHR,
        AUTHOR = "Daniel L. Rosenband",
        TITLE = {{The Ephemeral History Register: Flexible Scheduling for Rule-Based Designs}},
        BOOKTITLE = "Proceedings of MEMOCODE'04",
        YEAR = {2004},
        ADDRESS = {San Diego,~CA}
}


@INPROCEEDINGS{StoyShenArvind:Proofs,
        AUTHOR = "Joseph E. Stoy and Xiaowei Shen and Arvind",
        TITLE = {{Proofs of Correctness of Cache-Coherence Protocols}},
        BOOKTITLE = {{Proceedings of FME'01: Formal Methods for Increasing Software Productivity}},
        YEAR = {2001},
        PAGES = {47--71},
        PUBLISHER = {Springer-Verlag},
        ADDRESS = {London,~UK}
}

@inproceedings{Bluespec:MCD,
 author = {Ed Czeck and Ravi Nanavati and Joe Stoy},
 title = {{Reliable Design with Multiple Clock Domains}},
 booktitle = {Proceedings of Formal Methods and Models for Codesign (MEMOCODE)},
 year = {2006}
 }
 
@InProceedings{DPGA:80211,
  author = {Nirav Dave and Michael Pellauer and Steve Gerding and Arvind},
  title =  {{802.11a Transmitter: A Case Study in Microarchitectural Exploration}},
  booktitle = {Proceedings of Formal Methods and Models for Codesign (MEMOCODE)},
  year = {2006},
  ADDRESS = {Napa,~CA}
}

@INPROCEEDINGS{DAP:CompositionScheduling,
        AUTHOR = "Nirav Dave and Arvind and Michael Pellauer",
        TITLE = {{Scheduling as Rule Composition}},
        BOOKTITLE = "Proceedings of Formal Methods and Models for Codesign (MEMOCODE)",
        YEAR = {2007},
        ADDRESS = {Nice,~France}
}

@INPROCEEDINGS{Ng:OFDM,
        AUTHOR = "Man Cheuk Ng and Muralidaran Vijayaraghavan and Gopal Raghavan and Nirav Dave and Jamey Hicks and Arvind",
        TITLE = {{From WiFI to WiMAX: Techniques for IP Reuse Across Different OFDM Protocols}},
        BOOKTITLE = "Proceedings of Formal Methods and Models for Codesign (MEMOCODE)",
        YEAR = {2007},
        ADDRESS = {Nice,~France}
}

@INPROCEEDINGS{MEMOCODE2011,
        AUTHOR = "Nirav Dave and Michael Katelman and Myron King and Jose Meseguer and Arvind",
        TITLE = {{Verification of Microarchitectural Refinements in Rule-based systems}},
        BOOKTITLE = "MEMOCODE",
        YEAR = {2011},
        ADDRESS = {Cambridge,~UK}
}


@INPROCEEDINGS{Bluespec:H264,
        AUTHOR = "Kermin Fleming and Chun-Chieh Lin and Nirav Dave and Gopal Raghavan and Jamey Hicks and Arvind",
        TITLE = {{H.264 Decoder: A Case Study in Multiple Design Points}},
        BOOKTITLE = "Proceedings of Formal Methods and Models for Codesign (MEMOCODE)",
        YEAR = {2008},
        ADDRESS = {Anaheim,~CA}
}

@INPROCEEDINGS{NordinHoe:SynchronousExtensions,
        AUTHOR = "Grace Nordin and James C. Hoe",
        TITLE = {{Synchronous Extensions to Operation-Centric Hardware Description Languages}},
        BOOKTITLE = "Proceedings of MEMOCODE'04",
        YEAR = 2004,
        ADDRESS = {San Diego,~CA}
}

@inproceedings{Shen:CRF,
 author = {Xiaowei Shen and Arvind and Larry Rudolph},
 title = {Commit-reconcile \& fences (CRF): a new memory model for architects and compiler writers},
 booktitle = {Proceedings of the 26th annual international symposium on Computer architecture},
 year = {1999},
 isbn = {0-7695-0170-2},
 pages = {150--161},
 location = {Atlanta, Georgia, United States},
 doi = {http://doi.acm.org/10.1145/300979.300992},
 publisher = {IEEE Computer Society},
 }


@inproceedings{Fleming:FPGA,
  author = {K. Fleming and M. Adler and M. Pellauer and A. Parashar and Arvind and J. Emer},
  title = {Leveraging Latency-Insensitivity to Ease Multiple FPGA Design},
  booktitle = {FPGA},
  month = {February},
  year = {2011}
}


@inproceedings{DBLP:conf/memocode/VijayaraghavanA09,
  author    = {Muralidaran Vijayaraghavan and
               Arvind},
  title     = {Bounded Dataflow Networks and Latency-Insensitive circuits},
  booktitle = {MEMOCODE},
  year      = {2009},
  pages     = {171-180},
  ee        = {http://dx.doi.org/10.1109/MEMCOD.2009.5185393},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

% --------------
% Journal Articles
% --------------

@ARTICLE{HoeArvind:TRS_Synthesis2,
        AUTHOR = "James C. Hoe and Arvind",
        TITLE = {{Operation-Centric Hardware Description and Synthesis}},
        JOURNAL = {{IEEE TRANSACTIONS on Computer-Aided Design of Integrated Circuits and Systems}},
        VOLUME = {23},
        NUMBER = {9},
        MONTH = {September},
        YEAR = {2004}
}

@ARTICLE{ArvindShen:TRS_Processors,
        AUTHOR = "Arvind and Xiaowei Shen",
        TITLE = {{Using Term Rewriting Systems to Design and Verify Processors}},
        JOURNAL = {{IEEE Micro}},
        VOLUME = {19},
        NUMBER = {3},
        PAGES = {36--46},
        MONTH = May,
        YEAR = {1999}
}

% --------------
% Patents
% --------------

@MISC{ArvindHoe:Patent,
        AUTHOR = "Arvind and James C. Hoe",
        TITLE = {{Digital Circuit Synthesis System}},
        MONTH = {July},
        HOWPUBLISHED = {{United States Patent US 6,597,664 B1}},
        YEAR = {2003}
}

@MISC{Esposito:Patent,
        AUTHOR = {Thomas Esposito and Mieszko Lis and Ravi Nanavati and Joseph Stoy and Jacob Schwartz},
        TITLE = {System and Method for Scheduling {TRS} Rules},
        MONTH = {February},
        HOWPUBLISHED = {{United States Patent US 133051-0001}},
        YEAR = {2005}
}


% -------------
% Other
% -------------

@misc{BSV:LangRef,
    title = "{Bluespec Language definition}",
    author = "Lennart Augustsson and Jacob Schwarz and Rishiyur S. Nikhil",
    year = 2001,
    pages = "95",
    note = {{Sandburst Corp.}}
}

@MISC{Interra:QoR,
        AUTHOR = {{Interra Systems}},
        TITLE = {{Bluespec Testing Results: Comparing RTL Tool Output to Hand-designed RTL}},
        HOWPUBLISHED = {{\texttt{http://www.bluespec.com/images/pdfs/InterraReport042604.pdf}}},
        MONTH = {April},
        YEAR = {2004}
}

@MISC{Bluespec:www,
        AUTHOR = {{Bluespec Inc.}},
        HOWPUBLISHED = {{\texttt{http://www.bluespec.com}}},
}

@MANUAL{Bluespec:TFRG,
        TITLE = "Bluespec SystemVerilog Version~3.8 Reference Guide",
        ORGANIZATION = "Bluespec,~Inc.",
        ADDRESS = {Waltham,~MA},
        MONTH = "November",
        YEAR = {2004}
}

@MANUAL{Bluespec:UG,
        TITLE = "Bluespec SystemVerilog User Guide",
        ORGANIZATION = "Bluespec,~Inc.",
        ADDRESS = {Waltham,~MA},
        MONTH = "November",
        YEAR = {2004}
}

@UNPUBLISHED{EckerEsenSteiniLis:BSV_Eval,
        AUTHOR = {Volkan Esen and Thomas Steininger and Wolfgang Ecker and Mieszko Lis},
        TITLE = {{A Case Study in Rule-based Synthesis for IP Reuse}},
        NOTE = {Unpublished},
        MONTH = {November},
        YEAR = {2004}
}



% ----------------------------------------------------
% Other Useful References
% ----------------------------------------------------

@INPROCEEDINGS{Haskell:STM,
 AUTHOR = {Tim Harris and Simon Marlow and Simon Peyton-Jones and Maurice Herlihy},
 TITLE = {Composable Memory Transactions},
 BOOKTITLE = {PPoPP '05: Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming},
 YEAR = {2005}
 }

@article{Dijkstra:GuardedCommands,
 author = {Edsger W. Dijkstra},
 title = {Guarded commands, nondeterminacy and formal derivation of programs},
 journal = {Commun. ACM},
 volume = {18},
 number = {8},
 year = {1975},
 issn = {0001-0782},
 doi = {http://doi.acm.org/10.1145/360933.360975},
 publisher = {ACM Press},
 address = {New York, NY, USA},
 }

@book{ChandyMisra:Book,
    AUTHOR = "Chandy, K. Mani and Jayadev Misra",
    TITLE = "Parallel Program Design: A Foundation",
    PUBLISHER = {Addison-Wesley},
    ADDRESS = {Reading, Massachusetts},
    YEAR = {1988}
    }

@MANUAL{SystemVerilog:LRM,
        TITLE = "SystemVerilog 3.1a Language Reference Manual",
        ORGANIZATION = "Accelera Organization,~Inc.",
        ADDRESS = {Napa,~CA},
        MONTH = "May",
        YEAR = {2004}
}

@article{Hoare:CSP,
 author = {C. A. R. Hoare},
 title = {Communicating sequential processes},
 journal = {Commun. ACM},
 volume = {21},
 number = {8},
 year = {1978},
 issn = {0001-0782},
 pages = {666--677},
 doi = {http://doi.acm.org/10.1145/359576.359585},
 publisher = {ACM Press},
 address = {New York, NY, USA},
 }

@INPROCEEDINGS{ SystemC,
    AUTHOR = "S. Y. Liao",
    TITLE = "Towards a New Standard for System Level Design",
    PAGES = "2--7",
    BOOKTITLE = {{Proceedings of the Eighth International Workshop on Hardware/Software Codesign}},
    MONTH={May},
    YEAR={2000},
    ADDRESS= {San Diego, ~CA}
}

@article{Maessen:StoreAtomicity,
  author    = {Jan-Willem Maessen and Arvind},
  title     = {Store Atomicity for Transactional Memory},
  journal   = {Electr. Notes Theor. Comput. Sci.},
  volume    = {174},
  number    = {9},
  year      = {2007},
  pages     = {117-137},
  ee        = {http://dx.doi.org/10.1016/j.entcs.2007.04.009},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}


