<div id="pf43" class="pf w0 h0" data-page-no="43"><div class="pc pc43 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg43.png"/><div class="c xb4 y4aa we h29"><div class="t m0 x94 h19 y4ab ff2 fsa fc0 sc0 ls0 ws0">DMA Controller</div><div class="t m2 xc0 h1a y4ac ff2 fsb fc0 sc0 ls0 ws0">Crossbar switch</div><div class="t m0 x9e h1a y4ad ff2 fsb fc0 sc0 ls0">Requests</div><div class="t m0 x41 h1a y4ae ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 x92 h1a y4af ff2 fsb fc0 sc0 ls0 ws0">bridge 0</div><div class="t m0 x3e h1a y4b0 ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x3e h1a y4b1 ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xa7 h1a y4b2 ff2 fsb fc0 sc0 ls0">Transfers</div><div class="t m2 x49 h1a y4b3 ff2 fsb fc0 sc0 ls0 ws0">DMA Multiplexer</div></div><div class="t m0 xb4 h9 y4b4 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-12. DMA Controller configuration</div><div class="t m0 x8 h9 y4b5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-21.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y4b6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y4b7 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _19"> </span>DMA controller<span class="_ _d7"> </span><span class="fc1">DMA controller</span></div><div class="t m0 x4b h7 y4b8 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y4b9 ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y4ba ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x91 h7 y4bb ff2 fs4 fc0 sc0 ls0 ws0">Crossbar switch<span class="_ _21"> </span>Crossbar switch<span class="_ _d3"> </span><span class="fc1">Crossbar switch</span></div><div class="t m0 x8b h7 y4bc ff2 fs4 fc0 sc0 ls0 ws1c3">Requests <span class="fc1 ws0">DMA request sources</span></div><div class="t m0 x9 he y4bd ff1 fs1 fc0 sc0 ls0 ws0">3.4.10<span class="_ _b"> </span>Computer Operating Properly (COP) Watchdog</div><div class="t m0 xbe he y4be ff1 fs1 fc0 sc0 ls0">Configuration</div><div class="t m0 x9 hf y4bf ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip.</div><div class="c xb8 y4c0 wb h22"><div class="t m0 x7b h19 y4c1 ff2 fsa fc0 sc0 ls0">WDOG</div><div class="t m2 xc0 h1a y4c2 ff2 fsb fc0 sc0 ls0 ws0">Mode Controller</div><div class="t m0 x41 h1a y3c8 ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 x92 h1a y3c9 ff2 fsb fc0 sc0 ls0 ws0">bridge 0</div><div class="t m0 x3e h1a y3ca ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x3e h1a y3cb ff2 fsb fc0 sc0 ls0">access</div></div><div class="t m0 x48 h9 y4c3 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-13. COP watchdog configuration</div><div class="t m0 x8 h9 y4c4 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-22.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y4c5 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x94 h7 y4c6 ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y4c7 ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x1b h7 y4c8 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>67</div><a class="l" href="#pf15d" data-dest-detail='[349,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:377.046000px;bottom:514.300000px;width:59.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:498.800000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:483.300000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:467.800000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf3d" data-dest-detail='[61,"XYZ",null,622.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.796000px;bottom:452.300000px;width:64.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf40" data-dest-detail='[64,"XYZ",null,382.526,null]'><div class="d m1" style="border-style:none;position:absolute;left:363.537000px;bottom:436.800000px;width:86.526000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:96.816700px;width:68.517000px;height:9.000300px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:81.316700px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
