[submodule "数字系统设计实验/3230106231"]
	path = 数字系统设计实验/3230106231
	url = https://github.com/GgbNnD/VerilogLab.git
