{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738941412242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738941412242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 15:16:52 2025 " "Processing started: Fri Feb  7 15:16:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738941412242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941412242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tlc -c tlc " "Command: quartus_map --read_settings_files=on --write_settings_files=off tlc -c tlc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941412242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738941412539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738941412539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc.vhd 4 2 " "Found 4 design units, including 2 entities, in source file tlc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlc-tlc_arch " "Found design unit 1: tlc-tlc_arch" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738941417716 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd7seg-behavior " "Found design unit 2: bcd7seg-behavior" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738941417716 ""} { "Info" "ISGN_ENTITY_NAME" "1 tlc " "Found entity 1: tlc" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738941417716 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd7seg " "Found entity 2: bcd7seg" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738941417716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tlc " "Elaborating entity \"tlc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738941417740 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display_time tlc.vhd(29) " "VHDL Process Statement warning at tlc.vhd(29): inferring latch(es) for signal or variable \"display_time\", which holds its previous value in one or more paths through the process" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_time\[0\] tlc.vhd(29) " "Inferred latch for \"display_time\[0\]\" at tlc.vhd(29)" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_time\[1\] tlc.vhd(29) " "Inferred latch for \"display_time\[1\]\" at tlc.vhd(29)" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_time\[2\] tlc.vhd(29) " "Inferred latch for \"display_time\[2\]\" at tlc.vhd(29)" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_time\[3\] tlc.vhd(29) " "Inferred latch for \"display_time\[3\]\" at tlc.vhd(29)" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_time\[4\] tlc.vhd(29) " "Inferred latch for \"display_time\[4\]\" at tlc.vhd(29)" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_time\[5\] tlc.vhd(29) " "Inferred latch for \"display_time\[5\]\" at tlc.vhd(29)" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_time\[6\] tlc.vhd(29) " "Inferred latch for \"display_time\[6\]\" at tlc.vhd(29)" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_time\[7\] tlc.vhd(29) " "Inferred latch for \"display_time\[7\]\" at tlc.vhd(29)" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941417741 "|tlc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:digit1 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:digit1\"" {  } { { "tlc.vhd" "digit1" { Text "C:/daw99_3B2/tlc.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738941417742 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_time\[6\] display_time\[5\] " "Duplicate LATCH primitive \"display_time\[6\]\" merged with LATCH primitive \"display_time\[5\]\"" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738941418040 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_time\[7\] display_time\[5\] " "Duplicate LATCH primitive \"display_time\[7\]\" merged with LATCH primitive \"display_time\[5\]\"" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738941418040 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1738941418040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time\[4\] " "Latch display_time\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[31\] " "Ports D and ENA on the latch are fed by the same signal count\[31\]" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738941418040 ""}  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738941418040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time\[5\] " "Latch display_time\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[31\] " "Ports D and ENA on the latch are fed by the same signal count\[31\]" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738941418040 ""}  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738941418040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time\[0\] " "Latch display_time\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[31\] " "Ports D and ENA on the latch are fed by the same signal count\[31\]" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738941418041 ""}  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738941418041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time\[1\] " "Latch display_time\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[31\] " "Ports D and ENA on the latch are fed by the same signal count\[31\]" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738941418041 ""}  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738941418041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time\[2\] " "Latch display_time\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[31\] " "Ports D and ENA on the latch are fed by the same signal count\[31\]" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738941418041 ""}  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738941418041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time\[3\] " "Latch display_time\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[31\] " "Ports D and ENA on the latch are fed by the same signal count\[31\]" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738941418041 ""}  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738941418041 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "tlc.vhd" "" { Text "C:/daw99_3B2/tlc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738941418089 "|tlc|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738941418089 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738941418142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738941418345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738941418345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738941418371 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738941418371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738941418371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738941418371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738941418379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  7 15:16:58 2025 " "Processing ended: Fri Feb  7 15:16:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738941418379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738941418379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738941418379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738941418379 ""}
