MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  143.80ps 143.80ps 143.80ps 143.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  141.30ps 141.30ps 141.30ps 141.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  144.60ps 144.60ps 144.60ps 144.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  146.10ps 146.10ps 146.10ps 146.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  145.50ps 145.50ps 145.50ps 145.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  144.80ps 144.80ps 144.80ps 144.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  144.80ps 144.80ps 144.80ps 144.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  143.90ps 143.90ps 143.90ps 143.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  142.40ps 142.40ps 142.40ps 142.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  143.00ps 143.00ps 143.00ps 143.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  148.60ps 148.60ps 148.60ps 148.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  141.50ps 141.50ps 141.50ps 141.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  141.40ps 141.40ps 141.40ps 141.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  141.90ps 141.90ps 141.90ps 141.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  142.40ps 142.40ps 142.40ps 142.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  149.70ps 149.70ps 149.70ps 149.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  143.10ps 143.10ps 143.10ps 143.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  145.80ps 145.80ps 145.80ps 145.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  143.90ps 143.90ps 143.90ps 143.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  137.70ps 137.70ps 137.70ps 137.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  140.30ps 140.30ps 140.30ps 140.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  136.40ps 136.40ps 136.40ps 136.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  143.90ps 143.90ps 143.90ps 143.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  140.70ps 140.70ps 140.70ps 140.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  149.30ps 149.30ps 149.30ps 149.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  144.00ps 144.00ps 144.00ps 144.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  139.10ps 139.10ps 139.10ps 139.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  146.80ps 146.80ps 146.80ps 146.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  142.00ps 142.00ps 142.00ps 142.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  134.60ps 134.60ps 134.60ps 134.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  135.00ps 135.00ps 135.00ps 135.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  136.60ps 136.60ps 136.60ps 136.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  134.50ps 134.50ps 134.50ps 134.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  132.30ps 132.30ps 132.30ps 132.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  141.10ps 141.10ps 141.10ps 141.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  143.90ps 143.90ps 143.90ps 143.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  139.20ps 139.20ps 139.20ps 139.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  148.00ps 148.00ps 148.00ps 148.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  147.60ps 147.60ps 147.60ps 147.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  147.50ps 147.50ps 147.50ps 147.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  136.40ps 136.40ps 136.40ps 136.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  129.20ps 129.20ps 129.20ps 129.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  145.00ps 145.00ps 145.00ps 145.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  127.90ps 127.90ps 127.90ps 127.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  128.50ps 128.50ps 128.50ps 128.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  129.90ps 129.90ps 129.90ps 129.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  128.60ps 128.60ps 128.60ps 128.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  134.30ps 134.30ps 134.30ps 134.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  134.90ps 134.90ps 134.90ps 134.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  133.40ps 133.40ps 133.40ps 133.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  131.10ps 131.10ps 131.10ps 131.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  130.00ps 130.00ps 130.00ps 130.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  146.90ps 146.90ps 146.90ps 146.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  130.60ps 130.60ps 130.60ps 130.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  145.70ps 145.70ps 145.70ps 145.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  131.30ps 131.30ps 131.30ps 131.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  131.10ps 131.10ps 131.10ps 131.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  147.30ps 147.30ps 147.30ps 147.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  130.00ps 130.00ps 130.00ps 130.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  128.50ps 128.50ps 128.50ps 128.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  127.50ps 127.50ps 127.50ps 127.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  126.10ps 126.10ps 126.10ps 126.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  127.60ps 127.60ps 127.60ps 127.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  132.90ps 132.90ps 132.90ps 132.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  126.40ps 126.40ps 126.40ps 126.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  125.70ps 125.70ps 125.70ps 125.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  125.30ps 125.30ps 125.30ps 125.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  144.90ps 144.90ps 144.90ps 144.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  122.60ps 122.60ps 122.60ps 122.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  125.00ps 125.00ps 125.00ps 125.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  142.20ps 142.20ps 142.20ps 142.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  123.00ps 123.00ps 123.00ps 123.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  123.30ps 123.30ps 123.30ps 123.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  123.00ps 123.00ps 123.00ps 123.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  120.80ps 120.80ps 120.80ps 120.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  121.80ps 121.80ps 121.80ps 121.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  122.50ps 122.50ps 122.50ps 122.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  129.60ps 129.60ps 129.60ps 129.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  116.20ps 116.20ps 116.20ps 116.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  118.40ps 118.40ps 118.40ps 118.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  126.50ps 126.50ps 126.50ps 126.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  115.10ps 115.10ps 115.10ps 115.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  116.90ps 116.90ps 116.90ps 116.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  117.20ps 117.20ps 117.20ps 117.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  116.30ps 116.30ps 116.30ps 116.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  125.40ps 125.40ps 125.40ps 125.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  115.10ps 115.10ps 115.10ps 115.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  115.10ps 115.10ps 115.10ps 115.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  114.60ps 114.60ps 114.60ps 114.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  114.60ps 114.60ps 114.60ps 114.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  115.80ps 115.80ps 115.80ps 115.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  65.20ps 65.20ps 65.20ps 65.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  109.00ps 109.00ps 109.00ps 109.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  112.60ps 112.60ps 112.60ps 112.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  108.50ps 108.50ps 108.50ps 108.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  130.70ps 130.70ps 130.70ps 130.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  14.10ps 14.10ps 14.10ps 14.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  108.40ps 108.40ps 108.40ps 108.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  71.80ps 71.80ps 71.80ps 71.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  46.00ps 46.00ps 46.00ps 46.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  108.80ps 108.80ps 108.80ps 108.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  102.30ps 102.30ps 102.30ps 102.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  102.20ps 102.20ps 102.20ps 102.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  43.20ps 43.20ps 43.20ps 43.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  107.40ps 107.40ps 107.40ps 107.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  97.80ps 97.80ps 97.80ps 97.80ps 0pf view_tc
