// Seed: 3787809488
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  wire id_4;
  wire id_5;
  assign id_5 = id_5;
  wire id_6;
  ;
  wire id_7;
  ;
endmodule
module module_1 (
    input  wor   id_0,
    output tri1  id_1,
    input  uwire id_2,
    output uwire id_3,
    input  tri0  id_4,
    output tri1  id_5,
    input  uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  assign id_5 = 1;
endmodule
