# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
# Date created = 16:32:38  April 29, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		SintetizadorFrec_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY SintetizadorFrec
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:32:38  APRIL 29, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 15.1.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH tb_sintetizadorFrec -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME tb_sintetizadorFrec -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME DUT -section_id tb_sintetizadorFrec
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME tb_sintetizadorFrec -section_id tb_sintetizadorFrec
set_global_assignment -name EDA_TEST_BENCH_FILE testbench/tb_SintetizadorFrec.vhd -section_id tb_sintetizadorFrec
set_location_assignment PIN_Y2 -to clock_50
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clock_50
set_location_assignment PIN_G19 -to clock_out
set_location_assignment PIN_AB28 -to clock_sel[0]
set_location_assignment PIN_AC28 -to clock_sel[1]
set_location_assignment PIN_AC27 -to clock_sel[2]
set_location_assignment PIN_G18 -to siete_seg0[0]
set_location_assignment PIN_F22 -to siete_seg0[1]
set_location_assignment PIN_E17 -to siete_seg0[2]
set_location_assignment PIN_L26 -to siete_seg0[3]
set_location_assignment PIN_L25 -to siete_seg0[4]
set_location_assignment PIN_J22 -to siete_seg0[5]
set_location_assignment PIN_H22 -to siete_seg0[6]
set_location_assignment PIN_M24 -to siete_seg1[0]
set_location_assignment PIN_Y22 -to siete_seg1[1]
set_location_assignment PIN_W21 -to siete_seg1[2]
set_location_assignment PIN_W22 -to siete_seg1[3]
set_location_assignment PIN_W25 -to siete_seg1[4]
set_location_assignment PIN_U23 -to siete_seg1[5]
set_location_assignment PIN_U24 -to siete_seg1[6]
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name SDC_FILE SintetizadorFrec.out.sdc
set_global_assignment -name VHDL_FILE testbench/tb_SintetizadorFrec.vhd
set_global_assignment -name VHDL_FILE rtl_src/SintetizadorFrec.vhd
set_global_assignment -name VHDL_FILE rtl_src/DivisorFrec.vhd
set_global_assignment -name VHDL_FILE rtl_src/Deco7Seg.vhd
set_global_assignment -name VHDL_FILE rtl_src/registro.vhd
set_global_assignment -name CDF_FILE output_files/Chain2.cdf
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top