#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 14 15:08:18 2018
# Process ID: 4107
# Log file: /media/sf_verilog-projects/lab2-2A/lab2-2A.runs/synth_1/cntr4m8_disp.vds
# Journal file: /media/sf_verilog-projects/lab2-2A/lab2-2A.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source cntr4m8_disp.tcl -notrace
Command: synth_design -top cntr4m8_disp -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.328 ; gain = 154.520 ; free physical = 516 ; free virtual = 1842
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cntr4m8_disp' [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4m8_disp.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/imports/sf_verilog-projects/clkdiv.v:23]
	Parameter interval bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/imports/sf_verilog-projects/clkdiv.v:23]
INFO: [Synth 8-638] synthesizing module 'cntr4m8' [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4m8.v:23]
INFO: [Synth 8-638] synthesizing module 'cntr4' [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ncarry_reg in module cntr4. [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4.v:32]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ncarry_reg in module cntr4. [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4.v:32]
INFO: [Synth 8-256] done synthesizing module 'cntr4' (2#1) [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4.v:23]
INFO: [Synth 8-256] done synthesizing module 'cntr4m8' (3#1) [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4m8.v:23]
INFO: [Synth 8-256] done synthesizing module 'cntr4m8_disp' (4#1) [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4m8_disp.v:23]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[9]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[8]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[7]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[6]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[5]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 973.617 ; gain = 190.809 ; free physical = 477 ; free virtual = 1805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 973.617 ; gain = 190.809 ; free physical = 477 ; free virtual = 1805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
Finished Parsing XDC File [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1256.055 ; gain = 0.000 ; free physical = 269 ; free virtual = 1625
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.059 ; gain = 473.250 ; free physical = 269 ; free virtual = 1625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.059 ; gain = 473.250 ; free physical = 269 ; free virtual = 1625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.059 ; gain = 473.250 ; free physical = 269 ; free virtual = 1625
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-327] inferring latch for variable 'prevfcarry_reg' [/media/sf_verilog-projects/lab2-2A/lab2-2A.srcs/sources_1/imports/sources_1/new/cntr4m8.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.059 ; gain = 473.250 ; free physical = 253 ; free virtual = 1610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module cntr4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cntr4m8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.059 ; gain = 473.250 ; free physical = 253 ; free virtual = 1610
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "dclk/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[9]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[8]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[7]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[6]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[5]
WARNING: [Synth 8-3331] design cntr4m8_disp has unconnected port led[4]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.059 ; gain = 473.250 ; free physical = 253 ; free virtual = 1610
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.059 ; gain = 473.250 ; free physical = 253 ; free virtual = 1610

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 235 ; free virtual = 1594
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 235 ; free virtual = 1594

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 235 ; free virtual = 1594
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 194 ; free virtual = 1560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 194 ; free virtual = 1560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 175 ; free virtual = 1541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 176 ; free virtual = 1542
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 176 ; free virtual = 1542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 176 ; free virtual = 1542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 176 ; free virtual = 1542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 176 ; free virtual = 1542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    63|
|4     |LUT2   |     2|
|5     |LUT3   |    14|
|6     |LUT4   |     2|
|7     |LUT5   |     2|
|8     |LUT6   |    10|
|9     |FDCE   |     4|
|10    |FDPE   |     4|
|11    |FDRE   |    33|
|12    |LD     |     1|
|13    |LDC    |     4|
|14    |IBUF   |     8|
|15    |OBUF   |    10|
|16    |OBUFT  |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   180|
|2     |  ctr    |cntr4m8 |    35|
|3     |    r    |cntr4   |    31|
|4     |  dclk   |clkdiv  |   120|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 175 ; free virtual = 1541
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1256.062 ; gain = 74.293 ; free physical = 175 ; free virtual = 1541
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1256.062 ; gain = 473.254 ; free physical = 175 ; free virtual = 1541
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 13 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1256.062 ; gain = 364.734 ; free physical = 175 ; free virtual = 1541
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1288.074 ; gain = 0.000 ; free physical = 174 ; free virtual = 1541
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 15:08:56 2018...
