INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lawre/Downloads/Lab4/Lab4_Many_To_OneLFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Many_To_One_LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lawre/Downloads/Lab4_TeamX_Built_In_Self_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Built_In_Self_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lawre/Downloads/Lab4_TeamX_Scan_Chain_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scan_Chain_Design
INFO: [VRFC 10-311] analyzing module ScanDFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab4-Advanced/Problem_2_3_4/Problem_2_3_4.srcs/sim_1/new/Built_In_Self_Test_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Built_In_Self_Test_T
