# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab7_2_3.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v" \
"../../../../lab7_2_3.srcs/sources_1/new/c_counter_binary_0.v" \
"../../../../lab7_2_3.srcs/sources_1/imports/sources_1/new/lab2_2_1.v" \
"../../../../lab7_2_3.srcs/sources_1/imports/sources_1/imports/downloads/lab2_2_1_partA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
