// Seed: 4196045402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    output tri1 id_0,
    input supply1 id_1,
    input wire _id_2
);
  logic id_4;
  logic id_5;
  ;
  logic [~  id_2 : -1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
  assign id_0 = 1;
endmodule
