

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Tue Apr 26 03:20:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        project5_hls_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.223 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_dest_V_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tmp_dest_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_id_V_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tmp_id_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_user_V_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tmp_user_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tmp_strb_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_keep_V_loc = alloca i64 1"   --->   Operation 19 'alloca' 'tmp_keep_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ii_loc = alloca i64 1"   --->   Operation 20 'alloca' 'ii_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_in_buffer = alloca i64 1" [hls/example.cpp:26]   --->   Operation 21 'alloca' 'local_in_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_out_buffer = alloca i64 1" [hls/example.cpp:27]   --->   Operation 22 'alloca' 'local_out_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel = alloca i64 1" [hls/example.cpp:28]   --->   Operation 23 'alloca' 'kernel' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_KENEL_INIT, i32 %kernel"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_KENEL_INIT, i32 %kernel"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (3.25ns)   --->   "%call_ln0 = call void @example_Pipeline_RECEIVING_INPUT, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, i32 %kernel, i32 %local_in_buffer, i32 %ii_loc, i4 %tmp_keep_V_loc, i4 %tmp_strb_V_loc, i2 %tmp_user_V_loc, i5 %tmp_id_V_loc, i6 %tmp_dest_V_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_RECEIVING_INPUT, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, i32 %kernel, i32 %local_in_buffer, i32 %ii_loc, i4 %tmp_keep_V_loc, i4 %tmp_strb_V_loc, i2 %tmp_user_V_loc, i5 %tmp_id_V_loc, i6 %tmp_dest_V_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_Clear_dst, i32 %local_out_buffer"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 1" [hls/example.cpp:152]   --->   Operation 31 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr_2" [hls/example.cpp:152]   --->   Operation 32 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 4"   --->   Operation 33 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_Clear_dst, i32 %local_out_buffer"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 35 [1/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr_2" [hls/example.cpp:152]   --->   Operation 35 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 2" [hls/example.cpp:152]   --->   Operation 36 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_3" [hls/example.cpp:152]   --->   Operation 37 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 38 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i4 %kernel_addr" [hls/example.cpp:148]   --->   Operation 38 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 39 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_3" [hls/example.cpp:152]   --->   Operation 39 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 40 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i4 %kernel_addr" [hls/example.cpp:148]   --->   Operation 40 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 5" [hls/example.cpp:148]   --->   Operation 41 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_4" [hls/example.cpp:148]   --->   Operation 42 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 7" [hls/example.cpp:148]   --->   Operation 43 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_5" [hls/example.cpp:148]   --->   Operation 44 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 45 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_4" [hls/example.cpp:148]   --->   Operation 45 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 46 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_5" [hls/example.cpp:148]   --->   Operation 46 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 8" [hls/example.cpp:148]   --->   Operation 47 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_6" [hls/example.cpp:148]   --->   Operation 48 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 6" [hls/example.cpp:160]   --->   Operation 49 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_7" [hls/example.cpp:160]   --->   Operation 50 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 51 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_6" [hls/example.cpp:148]   --->   Operation 51 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 52 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_7" [hls/example.cpp:160]   --->   Operation 52 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 3" [hls/example.cpp:158]   --->   Operation 53 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_8" [hls/example.cpp:158]   --->   Operation 54 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr i32 %kernel, i64 0, i64 0" [hls/example.cpp:158]   --->   Operation 55 'getelementptr' 'kernel_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_9" [hls/example.cpp:158]   --->   Operation 56 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 57 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_8" [hls/example.cpp:158]   --->   Operation 57 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 58 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_9" [hls/example.cpp:158]   --->   Operation 58 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln158 = call void @example_Pipeline_convR, i32 %local_in_buffer, i32 %kernel_load_8, i32 %kernel_load, i32 %kernel_load_1, i32 %kernel_load_7, i32 %kernel_load_2, i32 %kernel_load_3, i32 %kernel_load_6, i32 %kernel_load_4, i32 %kernel_load_5, i32 %local_out_buffer" [hls/example.cpp:158]   --->   Operation 59 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln158 = call void @example_Pipeline_convR, i32 %local_in_buffer, i32 %kernel_load_8, i32 %kernel_load, i32 %kernel_load_1, i32 %kernel_load_7, i32 %kernel_load_2, i32 %kernel_load_3, i32 %kernel_load_6, i32 %kernel_load_4, i32 %kernel_load_5, i32 %local_out_buffer" [hls/example.cpp:158]   --->   Operation 60 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%ii_loc_load = load i32 %ii_loc"   --->   Operation 61 'load' 'ii_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_keep_V_loc_load = load i4 %tmp_keep_V_loc"   --->   Operation 62 'load' 'tmp_keep_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc_load = load i4 %tmp_strb_V_loc"   --->   Operation 63 'load' 'tmp_strb_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_user_V_loc_load = load i2 %tmp_user_V_loc"   --->   Operation 64 'load' 'tmp_user_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_id_V_loc_load = load i5 %tmp_id_V_loc"   --->   Operation 65 'load' 'tmp_id_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_dest_V_loc_load = load i6 %tmp_dest_V_loc"   --->   Operation 66 'load' 'tmp_dest_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 67 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_SENDING_OUTPUT, i32 %local_out_buffer, i32 %ii_loc_load, i4 %tmp_keep_V_loc_load, i4 %tmp_strb_V_loc_load, i2 %tmp_user_V_loc_load, i5 %tmp_id_V_loc_load, i6 %tmp_dest_V_loc_load, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 69 [1/2] (3.25ns)   --->   "%call_ln0 = call void @example_Pipeline_SENDING_OUTPUT, i32 %local_out_buffer, i32 %ii_loc_load, i4 %tmp_keep_V_loc_load, i4 %tmp_strb_V_loc_load, i2 %tmp_user_V_loc_load, i5 %tmp_id_V_loc_load, i6 %tmp_dest_V_loc_load, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 70 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_V_data_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_keep_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_strb_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %A_V_user_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A_V_last_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_V_id_V"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %A_V_dest_V"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_V_data_V"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_keep_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_strb_V"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %B_V_user_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %B_V_last_V"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %B_V_id_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_V_dest_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln274 = ret" [hls/example.cpp:274]   --->   Operation 88 'ret' 'ret_ln274' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'example_Pipeline_RECEIVING_INPUT' [45]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('kernel_addr_2', hls/example.cpp:152) [54]  (0 ns)
	'load' operation ('kernel_load', hls/example.cpp:152) on array 'kernel', hls/example.cpp:28 [55]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('kernel_load', hls/example.cpp:152) on array 'kernel', hls/example.cpp:28 [55]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('kernel_load_1', hls/example.cpp:152) on array 'kernel', hls/example.cpp:28 [57]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('kernel_load_3', hls/example.cpp:148) on array 'kernel', hls/example.cpp:28 [60]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('kernel_load_5', hls/example.cpp:148) on array 'kernel', hls/example.cpp:28 [64]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('kernel_load_7', hls/example.cpp:158) on array 'kernel', hls/example.cpp:28 [68]  (2.32 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'example_Pipeline_SENDING_OUTPUT' [73]  (3.25 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
