[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2578875 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2578875 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2578875 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 14651642 heartbeat IPC: 0.8283 cumulative IPC: 0.8283 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 26952376 heartbeat IPC: 0.813 cumulative IPC: 0.8206 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 39389089 heartbeat IPC: 0.8041 cumulative IPC: 0.815 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 51761866 heartbeat IPC: 0.8082 cumulative IPC: 0.8133 (Simulation time: 00 hr 02 min 41 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 61358528 cumulative IPC: 0.8149 (Simulation time: 00 hr 03 min 17 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 61358528 cumulative IPC: 0.8149 (Simulation time: 00 hr 03 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8149 instructions: 50000000 cycles: 61358528
CPU 0 Branch Prediction Accuracy: 96.52% MPKI: 9.704 Average ROB Occupancy at Mispredict: 59.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.704
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      17753 HIT:      17693 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      17753 HIT:      17693 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 341.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     951661 HIT:     197931 MISS:     753730 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     950909 HIT:     197755 MISS:     753154 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        280 HIT:         12 MISS:        268 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        412 HIT:        158 MISS:        254 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         60 HIT:          6 MISS:         54 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:       1779 HIT:       1779 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:       1779 HIT:       1779 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14052806 HIT:   11025483 MISS:    3027323 MSHR_MERGE:    2076075
cpu0->cpu0_L1D LOAD         ACCESS:   13396504 HIT:   10370581 MISS:    3025923 MSHR_MERGE:    2075015
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:     656242 HIT:     654902 MISS:       1340 MSHR_MERGE:       1060
cpu0->cpu0_L1D TRANSLATION  ACCESS:         60 HIT:          0 MISS:         60 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 60.87 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:       1530 HIT:       1530 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:       1530 HIT:       1530 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13946572 HIT:   13904398 MISS:      42174 MSHR_MERGE:      24421
cpu0->cpu0_DTLB LOAD         ACCESS:   13946572 HIT:   13904398 MISS:      42174 MSHR_MERGE:      24421
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.159 cycles
cpu0->LLC TOTAL        ACCESS:     753867 HIT:     503913 MISS:     249954 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     753154 HIT:     503408 MISS:     249746 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        268 HIT:         96 MISS:        172 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        391 HIT:        389 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         54 HIT:         20 MISS:         34 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 152 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      59538
  ROW_BUFFER_MISS:     190415
  AVG DBUS CONGESTED CYCLE: 3.243
Channel 0 WQ ROW_BUFFER_HIT:         43
  ROW_BUFFER_MISS:         72
  FULL:          0
Channel 0 REFRESHES ISSUED:       5114
