Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_7\Observer_Function\EB_Mk7_ObserverFunction\ip\Pararameter_Comms_SYS.qsys --block-symbol-file --output-directory=C:\DesignData\CoilDriverDesigns\Mk_7\Observer_Function\EB_Mk7_ObserverFunction\ip\Pararameter_Comms_SYS --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/Pararameter_Comms_SYS.qsys
Progress: Reading input file
Progress: Adding Parameter_GPIO [altera_avalon_pio 20.1]
Progress: Parameterizing module Parameter_GPIO
Progress: Adding Parameter_RX_RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module Parameter_RX_RAM
Progress: Adding Parameter_TX_RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module Parameter_TX_RAM
Progress: Adding Reset [altera_avalon_pio 20.1]
Progress: Parameterizing module Reset
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 20.1]
Progress: Parameterizing module clk_1
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 20.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Pararameter_Comms_SYS.Parameter_GPIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_7\Observer_Function\EB_Mk7_ObserverFunction\ip\Pararameter_Comms_SYS.qsys --synthesis=VERILOG --output-directory=C:\DesignData\CoilDriverDesigns\Mk_7\Observer_Function\EB_Mk7_ObserverFunction\ip\Pararameter_Comms_SYS\synthesis --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/Pararameter_Comms_SYS.qsys
Progress: Reading input file
Progress: Adding Parameter_GPIO [altera_avalon_pio 20.1]
Progress: Parameterizing module Parameter_GPIO
Progress: Adding Parameter_RX_RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module Parameter_RX_RAM
Progress: Adding Parameter_TX_RAM [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module Parameter_TX_RAM
Progress: Adding Reset [altera_avalon_pio 20.1]
Progress: Parameterizing module Reset
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 20.1]
Progress: Parameterizing module clk_1
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 20.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Pararameter_Comms_SYS.Parameter_GPIO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Pararameter_Comms_SYS: Generating Pararameter_Comms_SYS "Pararameter_Comms_SYS" for QUARTUS_SYNTH
Info: Parameter_GPIO: Starting RTL generation for module 'Pararameter_Comms_SYS_Parameter_GPIO'
Info: Parameter_GPIO:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Pararameter_Comms_SYS_Parameter_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_1251858549301897525.dir/0002_Parameter_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_1251858549301897525.dir/0002_Parameter_GPIO_gen//Pararameter_Comms_SYS_Parameter_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: Parameter_GPIO: Done RTL generation for module 'Pararameter_Comms_SYS_Parameter_GPIO'
Info: Parameter_GPIO: "Pararameter_Comms_SYS" instantiated altera_avalon_pio "Parameter_GPIO"
Info: Parameter_RX_RAM: Starting RTL generation for module 'Pararameter_Comms_SYS_Parameter_RX_RAM'
Info: Parameter_RX_RAM:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Pararameter_Comms_SYS_Parameter_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_1251858549301897525.dir/0003_Parameter_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_1251858549301897525.dir/0003_Parameter_RX_RAM_gen//Pararameter_Comms_SYS_Parameter_RX_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: Parameter_RX_RAM: Done RTL generation for module 'Pararameter_Comms_SYS_Parameter_RX_RAM'
Info: Parameter_RX_RAM: "Pararameter_Comms_SYS" instantiated altera_avalon_onchip_memory2 "Parameter_RX_RAM"
Info: Parameter_TX_RAM: Starting RTL generation for module 'Pararameter_Comms_SYS_Parameter_TX_RAM'
Info: Parameter_TX_RAM:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Pararameter_Comms_SYS_Parameter_TX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_1251858549301897525.dir/0004_Parameter_TX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_1251858549301897525.dir/0004_Parameter_TX_RAM_gen//Pararameter_Comms_SYS_Parameter_TX_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: Parameter_TX_RAM: Done RTL generation for module 'Pararameter_Comms_SYS_Parameter_TX_RAM'
Info: Parameter_TX_RAM: "Pararameter_Comms_SYS" instantiated altera_avalon_onchip_memory2 "Parameter_TX_RAM"
Info: Reset: Starting RTL generation for module 'Pararameter_Comms_SYS_Reset'
Info: Reset:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Pararameter_Comms_SYS_Reset --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_1251858549301897525.dir/0005_Reset_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8606_1251858549301897525.dir/0005_Reset_gen//Pararameter_Comms_SYS_Reset_component_configuration.pl  --do_build_sim=0  ]
Info: Reset: Done RTL generation for module 'Pararameter_Comms_SYS_Reset'
Info: Reset: "Pararameter_Comms_SYS" instantiated altera_avalon_pio "Reset"
Info: mm_clock_crossing_bridge_0: "Pararameter_Comms_SYS" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Pararameter_Comms_SYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "Pararameter_Comms_SYS" instantiated altera_reset_controller "rst_controller"
Info: mm_clock_crossing_bridge_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_clock_crossing_bridge_0_m0_translator"
Info: Parameter_GPIO_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Parameter_GPIO_s1_translator"
Info: mm_clock_crossing_bridge_0_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_clock_crossing_bridge_0_m0_agent"
Info: Parameter_GPIO_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Parameter_GPIO_s1_agent"
Info: Parameter_GPIO_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Parameter_GPIO_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: mm_clock_crossing_bridge_0_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "mm_clock_crossing_bridge_0_m0_limiter"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_7/Observer_Function/EB_Mk7_ObserverFunction/ip/Pararameter_Comms_SYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/DesignData/CoilDriverDesigns/Mk_7/Observer_Function/EB_Mk7_ObserverFunction/ip/Pararameter_Comms_SYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Pararameter_Comms_SYS: Done "Pararameter_Comms_SYS" with 22 modules, 32 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
