# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/basic_project/ipshared/a9be" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be" \
"../../../../Vivado_LED_toggling.srcs/sources_1/new/FSM_basicProject.v" \
"../../../../Vivado_LED_toggling.srcs/sim_1/new/FMS_Basicproject_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
