Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Reza, A.K., Hassan, M.K., Roy, K.","B&amp;#x00FC;ttiker Probe-Based Modeling of TDDB: Application to Dielectric Breakdown in MTJs and MOS Devices",2017,"IEEE Transactions on Electron Devices",,,,"","",,,10.1109/TED.2017.2715164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022183358&doi=10.1109%2fTED.2017.2715164&partnerID=40&md5=931be501c1ff5b2995f83ba4becc273e",Article in Press,Scopus,2-s2.0-85022183358
"Yogendra, K., Chamika, L., Fan, D., Shim, Y., Roy, K.","Coupled spin-torque nano-oscillator-based computation: A simulation study",2017,"ACM Journal on Emerging Technologies in Computing Systems","13","4", a56,"","",,,10.1145/3064835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024408019&doi=10.1145%2f3064835&partnerID=40&md5=f66e23cadacb73f55b1990bba736e84a",Article,Scopus,2-s2.0-85024408019
"Panda, P., Venkataramani, S., Sengupta, A., Raghunathan, A., Roy, K.","Energy-Efficient Object Detection Using Semantic Decomposition",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2017.2707077,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023743181&doi=10.1109%2fTVLSI.2017.2707077&partnerID=40&md5=a087dbf60ed5af38ccbed077f67051f3",Article in Press,Scopus,2-s2.0-85023743181
"Ankit, A., Sengupta, A., Panda, P., Roy, K.","RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks",2017,"Proceedings - Design Automation Conference","Part 128280",, 27,"","",,,10.1145/3061639.3062311,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023593996&doi=10.1145%2f3061639.3062311&partnerID=40&md5=7fc73596440274f6caf57fe0959033b3",Conference Paper,Scopus,2-s2.0-85023593996
"Wang, J.-P., Sapatnekar, S.S., Kim, C.H., Crowell, P., Koester, S., Datta, S., Roy, K., Raghunathan, A., Hu, X.S., Niemier, M., Naeemi, A., Chien, C.-L., Ross, C., Kawakami, R.","A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited",2017,"Proceedings - Design Automation Conference","Part 128280",, 16,"","",,,10.1145/3061639.3072942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023639883&doi=10.1145%2f3061639.3072942&partnerID=40&md5=b4bc59a3c597f6aff0490c495428297b",Conference Paper,Scopus,2-s2.0-85023639883
"Sharma, A., Roy, K.","Design Space Exploration of Hysteresis-Free HfZrOx-based Negative Capacitance FETs",2017,"IEEE Electron Device Letters",,,,"","",,,10.1109/LED.2017.2714659,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021724026&doi=10.1109%2fLED.2017.2714659&partnerID=40&md5=dda7d609382325414a1e433210a2fbec",Article in Press,Scopus,2-s2.0-85021724026
"Patra, D., Reza, A.K., Hassan, M.K., Katoozi, M., Cannon, E.H., Roy, K., Cao, Y.","Adaptive accelerated aging with 28nm HKMG technology",2017,"IEEE International Reliability Physics Symposium Proceedings",,, 7936351,"CR2.1","CR2.4",,,10.1109/IRPS.2017.7936351,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024364406&doi=10.1109%2fIRPS.2017.7936351&partnerID=40&md5=7a84017c3947fbe0c84ed5d690821112",Conference Paper,Scopus,2-s2.0-85024364406
"Reza, A.K., Hassan, M.K., Roy, K., Patra, D., Bansal, A., Cao, Y.","TDDB in HfSiON/SiO<inf>2</inf> dielectric stack: Büttiker probe based NEGF modeling, prediction and experiment",2017,"IEEE International Reliability Physics Symposium Proceedings",,, 7936362,"DG5.1","DG5.6",,1,10.1109/IRPS.2017.7936362,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024362246&doi=10.1109%2fIRPS.2017.7936362&partnerID=40&md5=c53359a6b31f7b00bdaa604febcbadcf",Conference Paper,Scopus,2-s2.0-85024362246
"Wijesinghe, P., Liyanagedera, C.M., Roy, K.","Fast, low power evaluation of elementary functions using radial basis function networks",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7926984,"208","213",,,10.23919/DATE.2017.7926984,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020172233&doi=10.23919%2fDATE.2017.7926984&partnerID=40&md5=a6c7e775bd04a865d9cdcc4d7f1d5f20",Conference Paper,Scopus,2-s2.0-85020172233
"Srinivasan, G., Sengupta, A., Roy, K.","Magnetic tunnel junction enabled all-spin stochastic spiking neural network",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927045,"530","535",,1,10.23919/DATE.2017.7927045,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020202697&doi=10.23919%2fDATE.2017.7927045&partnerID=40&md5=f67d1a87a4e331b9b017feddeda966ad",Conference Paper,Scopus,2-s2.0-85020202697
"Ranjan, A., Venkataramani, S., Pajouhi, Z., Venkatesan, R., Roy, K., Raghunathan, A.","STAxCache: An approximate, energy efficient STT-MRAM cache",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927016,"356","361",,,10.23919/DATE.2017.7927016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020230851&doi=10.23919%2fDATE.2017.7927016&partnerID=40&md5=64ef3a3ec3abcd99ef09874a9653a152",Conference Paper,Scopus,2-s2.0-85020230851
"Seo, Y., Fong, X., Roy, K.","Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","25","4", 7782868,"1573","1577",,,10.1109/TVLSI.2016.2631981,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006918741&doi=10.1109%2fTVLSI.2016.2631981&partnerID=40&md5=7c8e9a7b69db4b30a69fb43feeffdf26",Article,Scopus,2-s2.0-85006918741
"Jaiswal, A., Roy, S., Srinivasan, G., Roy, K.","Proposal for a Leaky-Integrate-Fire Spiking Neuron Based on Magnetoelectric Switching of Ferromagnets",2017,"IEEE Transactions on Electron Devices","64","4", 7867823,"1818","1824",,,10.1109/TED.2017.2671353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014839660&doi=10.1109%2fTED.2017.2671353&partnerID=40&md5=632308ec9b7b4b2efd1a002b151627ed",Article,Scopus,2-s2.0-85014839660
"Hassan, M.K., Roy, K.","Investigation of dependence between time-zero and time-dependent variability in high-κ NMOS transistors",2017,"Microelectronics Reliability","70",,,"22","31",,,10.1016/j.microrel.2017.01.009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011000208&doi=10.1016%2fj.microrel.2017.01.009&partnerID=40&md5=84f03f662a8ab5ca1ec6294d4ec04e7d",Article,Scopus,2-s2.0-85011000208
"Sengupta, A., Han, B., Roy, K.","Toward a spintronic deep learning spiking neural processor",2017,"Proceedings - 2016 IEEE Biomedical Circuits and Systems Conference, BioCAS 2016",,, 7833852,"544","547",,1,10.1109/BioCAS.2016.7833852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85002772688&doi=10.1109%2fBioCAS.2016.7833852&partnerID=40&md5=411caff4e6891663b93cb7ed0987b543",Conference Paper,Scopus,2-s2.0-85002772688
"Roy, K.","Document image analysis for a major indic script bangla - Advancement and scope",2017,"Communications in Computer and Information Science","709",,,"125","134",,,10.1007/978-981-10-4859-3_12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019202460&doi=10.1007%2f978-981-10-4859-3_12&partnerID=40&md5=3948932200fce8d7b3444e8eb83afa61",Conference Paper,Scopus,2-s2.0-85019202460
"Sen, S., Sarkar, R., Roy, K., Hori, N.","Recognize online handwritten bangla characters using hausdorff distance-based feature",2017,"Advances in Intelligent Systems and Computing","515",,,"541","549",,,10.1007/978-981-10-3153-3_54,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015900430&doi=10.1007%2f978-981-10-3153-3_54&partnerID=40&md5=cb7a10e7d822f999bb0b5605dbcd711e",Conference Paper,Scopus,2-s2.0-85015900430
"Azim, Z.A., Sharma, A., Roy, K.","Buffered Spin-Torque Sensors for Minimizing Delay and Energy Consumption in Global Interconnects",2017,"IEEE Magnetics Letters","8",, 7636961,"","",,,10.1109/LMAG.2016.2620427,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014813275&doi=10.1109%2fLMAG.2016.2620427&partnerID=40&md5=9014da94700d9f285d2c400bdbd4975e",Article,Scopus,2-s2.0-85014813275
"Obaidullah, S.M., Santosh, K.C., Halder, C., Das, N., Roy, K.","Word-level thirteen official indic languages database for script identification in multi-script documents",2017,"Communications in Computer and Information Science","709",,,"16","27",,,10.1007/978-981-10-4859-3_2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019199140&doi=10.1007%2f978-981-10-4859-3_2&partnerID=40&md5=af07116e167737efb3928df742155859",Conference Paper,Scopus,2-s2.0-85019199140
"Das, S., Roy, K., Saha, C.K.","A linear time series analysis of fetal heart rate to detect the variability: Measures using cardiotocography",2016,"Handbook of Research on Recent Developments in Intelligent Communication Application",,,,"471","495",,,10.4018/978-1-5225-1785-6.ch018,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016374152&doi=10.4018%2f978-1-5225-1785-6.ch018&partnerID=40&md5=535d3e9559f4768a9dcf4c0dc4464bef",Book Chapter,Scopus,2-s2.0-85016374152
"Sengupta, A., Banerjee, A., Roy, K.","Hybrid Spintronic-CMOS Spiking Neural Network with On-Chip Learning: Devices, Circuits, and Systems",2016,"Physical Review Applied","6","6", 064003,"","",,1,10.1103/PhysRevApplied.6.064003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010452322&doi=10.1103%2fPhysRevApplied.6.064003&partnerID=40&md5=5acfa545cd62fdd696b4ad8b8664fe10",Article,Scopus,2-s2.0-85010452322
"Sengupta, A., Roy, K.","A Vision for All-Spin Neural Networks: A Device to System Perspective",2016,"IEEE Transactions on Circuits and Systems I: Regular Papers","63","12", 7755884,"2267","2277",,1,10.1109/TCSI.2016.2615312,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85002902556&doi=10.1109%2fTCSI.2016.2615312&partnerID=40&md5=686dade02f4be0ae81a2c3fb8f820cb7",Article,Scopus,2-s2.0-85002902556
"Sengupta, A., Shim, Y., Roy, K.","Proposal for an all-spin artificial neural network: Emulating neural and synaptic functionalities through domain wall motion in ferromagnets",2016,"IEEE Transactions on Biomedical Circuits and Systems","10","6", 7470633,"1152","1160",,5,10.1109/TBCAS.2016.2525823,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84969581374&doi=10.1109%2fTBCAS.2016.2525823&partnerID=40&md5=56be8792dd1637aa85c9176edc3cad49",Article,Scopus,2-s2.0-84969581374
"Mrazek, V., Sarwar, S.S., Sekanina, L., Vasicek, Z., Roy, K.","Design of power-efficient approximate multipliers for approximate artificial neural networks",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967021,"","",,1,10.1145/2966986.2967021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85000949354&doi=10.1145%2f2966986.2967021&partnerID=40&md5=b57d140c174bc99a8db59376c63a5659",Conference Paper,Scopus,2-s2.0-85000949354
"Goud, A.A., Venkatesan, R., Raghunathan, A., Roy, K.","Asymmetric underlapped FinFETs for near- and super-threshold logic at sub-10nm technology nodes",2016,"ACM Journal on Emerging Technologies in Computing Systems","13","2", 23,"","",,,10.1145/2967615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84997079668&doi=10.1145%2f2967615&partnerID=40&md5=8a9356aedc318cbffd10d7a8fecb4e4d",Article,Scopus,2-s2.0-84997079668
"Pajouhi, Z., Fong, X., Raghunathan, A., Roy, K.","Yield, area, and energy optimization in STT-MRAMs using failure-aware ECC",2016,"ACM Journal on Emerging Technologies in Computing Systems","13","2", 20,"","",,,10.1145/2934685,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84997503406&doi=10.1145%2f2934685&partnerID=40&md5=285151c36478c4e524f1ff2fcbafb578",Article,Scopus,2-s2.0-84997503406
"Han, B., Sengupta, A., Roy, K.","On the energy benefits of spiking deep neural networks: A case study",2016,"Proceedings of the International Joint Conference on Neural Networks","2016-October",, 7727303,"971","976",,1,10.1109/IJCNN.2016.7727303,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85007277316&doi=10.1109%2fIJCNN.2016.7727303&partnerID=40&md5=048deb10d6243db9e2acd07bba90f016",Conference Paper,Scopus,2-s2.0-85007277316
"Liyanagedera, C.M., Yogendra, K., Roy, K., Fan, D.","Spin torque nano-oscillator based Oscillatory Neural Network",2016,"Proceedings of the International Joint Conference on Neural Networks","2016-October",, 7727360,"1387","1394",,,10.1109/IJCNN.2016.7727360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85007236748&doi=10.1109%2fIJCNN.2016.7727360&partnerID=40&md5=0e05628864fda98aca09937b80b1f16f",Conference Paper,Scopus,2-s2.0-85007236748
"Maji, S., Ahasan, S., Roy, K., Sharad, M.","Digital LDO with time-interleaved comparators for fast response and low ripple",2016,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2016-September",, 7560220,"337","342",,,10.1109/ISVLSI.2016.137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988916622&doi=10.1109%2fISVLSI.2016.137&partnerID=40&md5=11e5302196dc8a63c16f59bfaf9f86a4",Conference Paper,Scopus,2-s2.0-84988916622
"Sharmin, S., Jaiswal, A., Roy, K.","Modeling and Design Space Exploration for Bit-Cells Based on Voltage-Assisted Switching of Magnetic Tunnel Junctions",2016,"IEEE Transactions on Electron Devices","63","9", 7523276,"3493","3500",,1,10.1109/TED.2016.2587734,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979742533&doi=10.1109%2fTED.2016.2587734&partnerID=40&md5=dd9a80403e8d148218d5a08974b229da",Article,Scopus,2-s2.0-84979742533
"Fan, D., Sharad, M., Sengupta, A., Roy, K.","Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory for Energy-Efficient Brain-Inspired Computing",2016,"IEEE Transactions on Neural Networks and Learning Systems","27","9", 5962385,"1907","1919",,1,10.1109/TNNLS.2015.2462731,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939427824&doi=10.1109%2fTNNLS.2015.2462731&partnerID=40&md5=6695ca664f67b57809add058ff0ecef7",Article,Scopus,2-s2.0-84939427824
"Seo, Y., Kwon, K.-W., Fong, X., Roy, K.","High Performance and Energy-Efficient On-Chip Cache Using Dual Port (1R/1W) Spin-Orbit Torque MRAM",2016,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","6","3", 7450676,"293","304",,,10.1109/JETCAS.2016.2547701,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963579155&doi=10.1109%2fJETCAS.2016.2547701&partnerID=40&md5=164ae3c9eb3b13fc7e91c1779893821d",Article,Scopus,2-s2.0-84963579155
"Sengupta, A., Jaiswal, A., Roy, K.","True random number generation using voltage controlled spin-dice",2016,"Device Research Conference - Conference Digest, DRC","2016-August",, 7548436,"","",,,10.1109/DRC.2016.7548436,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987735555&doi=10.1109%2fDRC.2016.7548436&partnerID=40&md5=7112421b2ff86d8b9d1a66482299a340",Conference Paper,Scopus,2-s2.0-84987735555
"Srimani, T., Manna, B., Mukhopadhyay, A.K., Roy, K., Sharad, M.","Robust and high sensitivity biosensor using injection locked spin torque nano-oscillators",2016,"Device Research Conference - Conference Digest, DRC","2016-August",, 7548461,"","",,,10.1109/DRC.2016.7548461,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987719476&doi=10.1109%2fDRC.2016.7548461&partnerID=40&md5=3691f720abaccc4f70f8c2c36d774c15",Conference Paper,Scopus,2-s2.0-84987719476
"Seo, Y., Kwon, K.-W., Roy, K.","Area-Efficient SOT-MRAM With a Schottky Diode",2016,"IEEE Electron Device Letters","37","8", 7488217,"982","985",,1,10.1109/LED.2016.2578959,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84980369140&doi=10.1109%2fLED.2016.2578959&partnerID=40&md5=6bfa9a2f56c9c777443e7f615e225521",Article,Scopus,2-s2.0-84980369140
"Sengupta, A., Yogendra, K., Roy, K.","Spintronic devices for ultra-low power neuromorphic computation (Special session paper)",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527392,"922","925",,,10.1109/ISCAS.2016.7527392,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983456694&doi=10.1109%2fISCAS.2016.7527392&partnerID=40&md5=4dbf819e792d02a74f55c3922f460bce",Conference Paper,Scopus,2-s2.0-84983456694
"Narasimman, G., Roy, S., Fong, X., Roy, K., Chang, C.-H., Basu, A.","A low-voltage, low power STDP synapse implementation using domain-wall magnets for spiking neural networks",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527390,"914","917",,,10.1109/ISCAS.2016.7527390,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983463828&doi=10.1109%2fISCAS.2016.7527390&partnerID=40&md5=30ba700d918a12c2a976c99efa50b22b",Conference Paper,Scopus,2-s2.0-84983463828
"Sengupta, A., Panda, P., Wijesinghe, P., Kim, Y., Roy, K.","Magnetic tunnel junction mimics stochastic cortical spiking neurons",2016,"Scientific Reports","6",, 30039,"","",,5,10.1038/srep30039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979236493&doi=10.1038%2fsrep30039&partnerID=40&md5=99bbbfc0dc7130a86f58ba97503d42ab",Article,Scopus,2-s2.0-84979236493
"Srinivasan, G., Sengupta, A., Roy, K.","Magnetic Tunnel Junction Based Long-Term Short-Term Stochastic Synapse for a Spiking Neural Network with On-Chip STDP Learning",2016,"Scientific Reports","6",, 29545,"","",,6,10.1038/srep29545,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978382702&doi=10.1038%2fsrep29545&partnerID=40&md5=3c065aec14e8450283191fd37544c201",Article,Scopus,2-s2.0-84978382702
"Cho, W.-S., Roy, K.","Device-Circuit Cosimulation for Energy Efficiency in Sub-10-nm Gate Length Logic and Memory",2016,"IEEE Transactions on Electron Devices","63","7", 7478070,"2879","2886",,1,10.1109/TED.2016.2567385,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971450145&doi=10.1109%2fTED.2016.2567385&partnerID=40&md5=be52690eb52d879e830a6981f8bd3d27",Article,Scopus,2-s2.0-84971450145
"Fong, X., Kim, Y., Venkatesan, R., Choday, S.H., Raghunathan, A., Roy, K.","Spin-Transfer Torque Memories: Devices, Circuits, and Systems",2016,"Proceedings of the IEEE","104","7", 7448833,"1449","1488",,5,10.1109/JPROC.2016.2521712,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979492277&doi=10.1109%2fJPROC.2016.2521712&partnerID=40&md5=c91f7373239a8420d75212e38ecd08df",Review,Scopus,2-s2.0-84979492277
"Halder, C., Obaidullah, S.M., Roy, K.","Effect of writer information on Bangla handwritten character recognition",2016,"2015 5th National Conference on Computer Vision, Pattern Recognition, Image Processing and Graphics, NCVPRIPG 2015",,, 7490006,"","",,1,10.1109/NCVPRIPG.2015.7490006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979499854&doi=10.1109%2fNCVPRIPG.2015.7490006&partnerID=40&md5=6d22bdf8c3e8e262d27c0556f887770f",Conference Paper,Scopus,2-s2.0-84979499854
"Shim, Y., Sengupta, A., Roy, K.","Low-power approximate convolution computing unit with domain-wall motion based ""spin-memristor"" for image processing applications",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a21,"","",,,10.1145/2897937.2898042,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977109379&doi=10.1145%2f2897937.2898042&partnerID=40&md5=5f6b899fb46e965fcc872c4491f3b616",Conference Paper,Scopus,2-s2.0-84977109379
"Kim, Y., Venkataramani, S., Roy, K., Raghunathan, A.","Designing approximate circuits using clock overgating",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a15,"","",,2,10.1145/2897937.2898005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977090582&doi=10.1145%2f2897937.2898005&partnerID=40&md5=568c5a36bd4de2308eba9b83b7363ee2",Conference Paper,Scopus,2-s2.0-84977090582
"Panda, P., Sengupta, A., Sarwar, S.S., Srinivasan, G., Venkataramani, S., Raghunathan, A., Roy, K.","Invited - Cross-layer approximations for neuromorphic computing: From devices to circuits and systems",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a98,"","",,,10.1145/2897937.2905009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977079250&doi=10.1145%2f2897937.2905009&partnerID=40&md5=ba1392c16479c062be61a10d5e76c875",Conference Paper,Scopus,2-s2.0-84977079250
"Jaiswal, A., Roy, K.","Spin transfer torque memories for on-chip caches: Prospects and perspectives",2016,"LATS 2016 - 17th IEEE Latin-American Test Symposium",,, 7483330,"7","",,,10.1109/LATW.2016.7483330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978511554&doi=10.1109%2fLATW.2016.7483330&partnerID=40&md5=a9cc48070d7be7a18ccb74ec5684ca1d",Conference Paper,Scopus,2-s2.0-84978511554
"Roy, K., Jung, B., Peroulis, D., Raghunathan, A.","Integrated Systems in the More-Than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components",2016,"IEEE Design and Test","33","3", 5765911,"56","65",,2,10.1109/MDT.2011.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968724585&doi=10.1109%2fMDT.2011.49&partnerID=40&md5=6bf85a0eb7f6c5623d4d0e74cbc0c478",Article,Scopus,2-s2.0-84968724585
"Sharma, A., Akkala, A.G., Kulkarni, J.P., Roy, K.","Source-Underlapped GaSb-InAs TFETs with Applications to Gain Cell Embedded DRAMs",2016,"IEEE Transactions on Electron Devices","63","6", 7460916,"2563","2569",,,10.1109/TED.2016.2555627,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84992304874&doi=10.1109%2fTED.2016.2555627&partnerID=40&md5=e893d3a74c1e715fa731297cdc420c8a",Article,Scopus,2-s2.0-84992304874
"Ho, C.-H., Kim, S.Y., Panagopoulos, G.D., Roy, K.","Statistical TDDB Degradation in Memory Circuits: Bit-Cells to Arrays",2016,"IEEE Transactions on Electron Devices","63","6", 7463530,"2384","2390",,,10.1109/TED.2016.2557279,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966356721&doi=10.1109%2fTED.2016.2557279&partnerID=40&md5=4a0ef82772dd0c5c2b38e224ff007536",Article,Scopus,2-s2.0-84966356721
"Jaiswal, A., Fong, X., Roy, K.","Comprehensive Scaling Analysis of Current Induced Switching in Magnetic Memories Based on In-Plane and Perpendicular Anisotropies",2016,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","6","2", 7448468,"120","133",,1,10.1109/JETCAS.2016.2547698,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979492800&doi=10.1109%2fJETCAS.2016.2547698&partnerID=40&md5=511c3cc99bee00e4c417b523af884701",Article,Scopus,2-s2.0-84979492800
"Panda, P., Sengupta, A., Roy, K.","Conditional Deep Learning for energy-efficient and enhanced pattern recognition",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459357,"475","480",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973643647&partnerID=40&md5=557d35ec965bdb33f5b1d80c5b4729cf",Conference Paper,Scopus,2-s2.0-84973643647
"Sarwar, S.S., Venkataramani, S., Raghunathan, A., Roy, K.","Multiplier-less Artificial Neurons exploiting error resiliency for energy-efficient neural computing",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459295,"145","150",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973657640&partnerID=40&md5=b520fa99e73cc671badcb4b98de18429",Conference Paper,Scopus,2-s2.0-84973657640
"Srinivasan, G., Wijesinghe, P., Sarwar, S.S., Jaiswal, A., Roy, K.","Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459296,"151","156",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973621923&partnerID=40&md5=c693d8f311b69e3f64c691c53f6a5134",Conference Paper,Scopus,2-s2.0-84973621923
"Mungan, E.S., Lu, C., Ho, C.-H., Roy, K.","Effects of deposition process on poly-Si microscale energy harvesting systems: A simulation study",2016,"IEEE Transactions on Electron Devices","63","4", 7438994,"1650","1657",,,10.1109/TED.2016.2535275,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963747657&doi=10.1109%2fTED.2016.2535275&partnerID=40&md5=db79800725e311605e404b6368ad3e68",Article,Scopus,2-s2.0-84963747657
"Venkatesan, R., Kozhikkottu, V.J., Sharad, M., Augustine, C., Raychowdhury, A., Roy, K., Raghunathan, A.","Cache Design with Domain Wall Memory",2016,"IEEE Transactions on Computers","65","4", 7349153,"1010","1024",,3,10.1109/TC.2015.2506581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963500353&doi=10.1109%2fTC.2015.2506581&partnerID=40&md5=f9fc7179edb5b89d1de9dc730657a71c",Article,Scopus,2-s2.0-84963500353
"Sengupta, A., Panda, P., Raghunathan, A., Roy, K.","Neuromorphic Computing Enabled by Spin-Transfer Torque Devices",2016,"Proceedings of the IEEE International Conference on VLSI Design","2016-March",, 7434921,"32","37",,,10.1109/VLSID.2016.117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964577510&doi=10.1109%2fVLSID.2016.117&partnerID=40&md5=1f855a5c21ee4747454f586748bdfdd0",Conference Paper,Scopus,2-s2.0-84964577510
"Das, S., Roy, K., Saha, C.K.","A novel step towards machine diagnosis of fetal status in-utero: Calculation of baseline variability",2016,"Proceedings of 2015 IEEE International Conference on Research in Computational Intelligence and Communication Networks, ICRCICN 2015",,, 7434241,"230","234",,1,10.1109/ICRCICN.2015.7434241,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84965113968&doi=10.1109%2fICRCICN.2015.7434241&partnerID=40&md5=9bd0d1416c0a661dcfb48a43077129db",Conference Paper,Scopus,2-s2.0-84965113968
"Venkataramani, S., Roy, K., Raghunathan, A.","Efficient embedded learning for IoT devices",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428029,"308","311",,1,10.1109/ASPDAC.2016.7428029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996956262&doi=10.1109%2fASPDAC.2016.7428029&partnerID=40&md5=7147861df1f662a353e6151ed9d10bcb",Conference Paper,Scopus,2-s2.0-84996956262
"Sengupta, A., Yogendra, K., Fan, D., Roy, K.","Prospects of efficient neural computing with arrays of magneto-metallic neurons and synapses",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7427998,"115","120",,,10.1109/ASPDAC.2016.7427998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996865545&doi=10.1109%2fASPDAC.2016.7427998&partnerID=40&md5=58fcc122f8eec4655fc3a02f227cfc9a",Conference Paper,Scopus,2-s2.0-84996865545
"Yogendra, K., Fan, D., Shim, Y., Koo, M., Roy, K.","Computing with coupled Spin Torque Nano Oscillators",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428030,"312","317",,3,10.1109/ASPDAC.2016.7428030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84997051896&doi=10.1109%2fASPDAC.2016.7428030&partnerID=40&md5=c77c5717433b958577eec00dfbd67a8e",Conference Paper,Scopus,2-s2.0-84997051896
"Fong, X., Venkatesan, R., Lee, D., Raghunathan, A., Roy, K.","Embedding read-only memory in spin-transfer torque MRAM-based on-chip caches",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","3", 2439733,"992","1002",,1,10.1109/TVLSI.2015.2439733,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933567743&doi=10.1109%2fTVLSI.2015.2439733&partnerID=40&md5=2198c407595e4bf9155ffee041ec895f",Article,Scopus,2-s2.0-84933567743
"Halder, C., Obaidullah, S., Roy, K.","Offline writer identification and verification—a state-of-the-art",2016,"Advances in Intelligent Systems and Computing","435",,,"153","163",,2,10.1007/978-81-322-2757-1_17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959124867&doi=10.1007%2f978-81-322-2757-1_17&partnerID=40&md5=1995cdde9a944fbd617fd08fd1da229f",Conference Paper,Scopus,2-s2.0-84959124867
"Obaidullah, S.M., Halder, C., Das, N., Roy, K.","Visual Analytic-Based technique for handwritten indic script Identification—A greedy heuristic feature fusion framework",2016,"Advances in Intelligent Systems and Computing","404",,,"211","219",,,10.1007/978-81-322-2695-6_19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983158509&doi=10.1007%2f978-81-322-2695-6_19&partnerID=40&md5=db9a88f702f377647ae503cc12996bab",Conference Paper,Scopus,2-s2.0-84983158509
"Obaidullah, S.M., Halder, C., Das, N., Roy, K.","PWDB_13: A corpus of word-level printed document images from thirteen official indic scripts",2016,"Advances in Intelligent Systems and Computing","404",,,"233","242",,,10.1007/978-81-322-2695-6_21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983156569&doi=10.1007%2f978-81-322-2695-6_21&partnerID=40&md5=64369ef803e17f904c3b2680cb5c3e57",Conference Paper,Scopus,2-s2.0-84983156569
"Obaidullah, S.M., Halder, C., Das, N., Roy, K.","Handwritten indic script identification from document images—a statistical comparison of different attribute selection techniques in multi-classifier environment",2016,"Advances in Intelligent Systems and Computing","381",,,"491","500",,,10.1007/978-81-322-2526-3_51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983120434&doi=10.1007%2f978-81-322-2526-3_51&partnerID=40&md5=0d3bd75ccabd02b43207c7fec1a421c3",Conference Paper,Scopus,2-s2.0-84983120434
"Azim, Z., Chen, M.-C., Roy, K.","Skyrmion sensor based low power global interconnects",2016,"IEEE Transactions on Magnetics","PP","99", 7553455,"","",,,10.1109/TMAG.2016.2603462,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987958848&doi=10.1109%2fTMAG.2016.2603462&partnerID=40&md5=87d415c498c783f8542e25c469bdc732",Article,Scopus,2-s2.0-84987958848
"Obaidullah, S.M., Halder, C., Das, N., Roy, K.","An approach for automatic Indic script identification from handwritten document images",2016,"Advances in Intelligent Systems and Computing","396",,,"37","51",,,10.1007/978-81-322-2653-6_3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983189319&doi=10.1007%2f978-81-322-2653-6_3&partnerID=40&md5=af526b85aa3785c38253842c0887b05b",Conference Paper,Scopus,2-s2.0-84983189319
"Sen, S., Sarkar, R., Roy, K.","A simple and effective technique for online handwritten bangla character recognition",2016,"Advances in Intelligent Systems and Computing","404",,,"201","209",,2,10.1007/978-81-322-2695-6_18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983208681&doi=10.1007%2f978-81-322-2695-6_18&partnerID=40&md5=c3c9a92247878dd2081f28bedab7fb7b",Conference Paper,Scopus,2-s2.0-84983208681
"Halder, C., Obaidullah, S.M., Roy, K.","Offline writer identification from isolated characters using textural features",2016,"Advances in Intelligent Systems and Computing","404",,,"221","231",,1,10.1007/978-81-322-2695-6_20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983161150&doi=10.1007%2f978-81-322-2695-6_20&partnerID=40&md5=a7fe46881659b51738f46e552094d117",Conference Paper,Scopus,2-s2.0-84983161150
"Halder, C., Obaidullah, S.M., Paul, J., Roy, K.","Writer verification on Bangla handwritten characters",2016,"Advances in Intelligent Systems and Computing","396",,,"53","68",,,10.1007/978-81-322-2653-6_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983209669&doi=10.1007%2f978-81-322-2653-6_4&partnerID=40&md5=825a5486b995fb0e24f6dc2f925c7499",Conference Paper,Scopus,2-s2.0-84983209669
"Obaidullah, S.M., Halder, C., Das, N., Roy, K.","A corpus of word-level offline handwritten numeral images from official Indic scripts",2016,"Advances in Intelligent Systems and Computing","379",,,"703","711",,,10.1007/978-81-322-2517-1_67,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945975537&doi=10.1007%2f978-81-322-2517-1_67&partnerID=40&md5=899d17eb10755a1e5a6b8505b410617b",Conference Paper,Scopus,2-s2.0-84945975537
"Sen, S., Mitra, M., Chowdhury, S., Sarkar, R., Roy, K.","Quad-tree based image segmentation and feature extraction to recognize online handwritten Bangla characters",2016,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","9896 LNAI",,,"246","256",,,10.1007/978-3-319-46182-3_21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988026233&doi=10.1007%2f978-3-319-46182-3_21&partnerID=40&md5=854b09ec813263df151013038a39c3e6",Conference Paper,Scopus,2-s2.0-84988026233
"Fong, X., Kim, Y., Yogendra, K., Fan, D., Sengupta, A., Raghunathan, A., Roy, K.","Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","1", 7295574,"1","22",,13,10.1109/TCAD.2015.2481793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961737548&doi=10.1109%2fTCAD.2015.2481793&partnerID=40&md5=a3ef0679152841b2074910f622cc9837",Article,Scopus,2-s2.0-84961737548
"Fan, D., Shim, Y., Raghunathan, A., Roy, K.","STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks",2015,"IEEE Transactions on Nanotechnology","14","6", 7113894,"1013","1023",,7,10.1109/TNANO.2015.2437902,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942344133&doi=10.1109%2fTNANO.2015.2437902&partnerID=40&md5=9f9549d279891e3cde1a556e0acfa2d7",Article,Scopus,2-s2.0-84942344133
"Kwon, K.-W., Fong, X., Wijesinghe, P., Panda, P., Roy, K.","High-Density and Robust STT-MRAM Array Through Device/Circuit/Architecture Interactions",2015,"IEEE Transactions on Nanotechnology","14","6", 7159082,"1024","1034",,5,10.1109/TNANO.2015.2456510,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947772228&doi=10.1109%2fTNANO.2015.2456510&partnerID=40&md5=5ea50f9870b68a8539901f37bf315d56",Article,Scopus,2-s2.0-84947772228
"Fan, D., Maji, S., Yogendra, K., Sharad, M., Roy, K.","Injection-Locked Spin Hall-Induced Coupled-Oscillators for Energy Efficient Associative Computing",2015,"IEEE Transactions on Nanotechnology","14","6", 7230289,"1083","1093",,9,10.1109/TNANO.2015.2471092,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947751607&doi=10.1109%2fTNANO.2015.2471092&partnerID=40&md5=29d639cf388485c5eac6e3bb3bd6a444",Article,Scopus,2-s2.0-84947751607
"Roy, K., Raghunathan, A.","Approximate computing: An energy-efficient computing technique for error resilient applications",2015,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","07-10-July-2015",, 7309615,"473","475",,3,10.1109/ISVLSI.2015.130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957035536&doi=10.1109%2fISVLSI.2015.130&partnerID=40&md5=10ddab7b46b7178554787329dc1a4808",Conference Paper,Scopus,2-s2.0-84957035536
"Chippa, V.K., Venkataramani, S., Roy, K., Raghunathan, A.","StoRM: A Stochastic Recognition and Mining processor",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298220,"39","44",,3,10.1145/2627369.2627645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953375115&doi=10.1145%2f2627369.2627645&partnerID=40&md5=dc4836de1a4da83a78e23fab27b5da1e",Conference Paper,Scopus,2-s2.0-84953375115
"Venkataramani, S., Ranjan, A., Roy, K., Raghunathan, A.","AxNN: Energy-efficient neuromorphic systems using approximate computing",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298218,"27","32",,6,10.1145/2627369.2627613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953384046&doi=10.1145%2f2627369.2627613&partnerID=40&md5=e552bd33a9fe0ddb6cafc554fd61aaf9",Conference Paper,Scopus,2-s2.0-84953384046
"Ramasubramanian, S.G., Venkatesan, R., Sharad, M., Roy, K., Raghunathan, A.","SPINDLE: SPINtronic Deep Learning Engine for large-scale neuromorphic computing",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298216,"15","20",,3,10.1145/2627369.2627625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953374123&doi=10.1145%2f2627369.2627625&partnerID=40&md5=d10f37c32ac0f82a996403d0075c003e",Conference Paper,Scopus,2-s2.0-84953374123
"Cho, W.-S., Roy, K.","Leakage reduction in stacked sub-10nm double-gate MOSFETs",2015,"International Conference on Simulation of Semiconductor Processes and Devices, SISPAD","2015-October",, 7292331,"349","352",,2,10.1109/SISPAD.2015.7292331,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959345578&doi=10.1109%2fSISPAD.2015.7292331&partnerID=40&md5=ecc3e66a9b6ded9de9efa5b9997d03b4",Conference Paper,Scopus,2-s2.0-84959345578
"Yogendra, K., Fan, D., Roy, K.","Coupled Spin Torque Nano Oscillators for Low Power Neural Computation",2015,"IEEE Transactions on Magnetics","51","10", 4003909,"","",,10,10.1109/TMAG.2015.2443042,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942342275&doi=10.1109%2fTMAG.2015.2443042&partnerID=40&md5=1f7cbee504d1cae9b0dff2c57e29ee51",Article,Scopus,2-s2.0-84942342275
"Sengupta, A., Roy, K.","Spin-Transfer Torque Magnetic neuron for low power neuromorphic computing",2015,"Proceedings of the International Joint Conference on Neural Networks","2015-September",, 7280306,"","",,8,10.1109/IJCNN.2015.7280306,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951113578&doi=10.1109%2fIJCNN.2015.7280306&partnerID=40&md5=3fb5d5c3d18186dece938ffe89c18142",Conference Paper,Scopus,2-s2.0-84951113578
"Pajouhi, Z., Venkataramani, S., Yogendra, K., Raghunathan, A., Roy, K.","Exploring Spin-Transfer-Torque Devices for Logic Applications",2015,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","34","9", 7061414,"1441","1454",,3,10.1109/TCAD.2015.2413852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940052479&doi=10.1109%2fTCAD.2015.2413852&partnerID=40&md5=cd7400fcd34849877cbbf9c82ab5d7a5",Article,Scopus,2-s2.0-84940052479
"Obaidullah, S.M., Das, N., Halder, C., Roy, K.","Indic script identification from handwritten document images - An unconstrained block-level approach",2015,"2015 IEEE 2nd International Conference on Recent Trends in Information Systems, ReTIS 2015 - Proceedings",,, 7232880,"213","218",,2,10.1109/ReTIS.2015.7232880,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954091379&doi=10.1109%2fReTIS.2015.7232880&partnerID=40&md5=480700bc02c3cb35a52c9aad16e03f57",Conference Paper,Scopus,2-s2.0-84954091379
"Md. Obaidullah, S.K., Karim, R., Shaikh, S., Halder, C., Das, N., Roy, K.","Transform based approach for Indic script identification from handwritten document images",2015,"2015 3rd International Conference on Signal Processing, Communication and Networking, ICSCN 2015",,, 7219852,"","",,1,10.1109/ICSCN.2015.7219852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954115237&doi=10.1109%2fICSCN.2015.7219852&partnerID=40&md5=baa2072de17f282da2a1e1dbae75f850",Conference Paper,Scopus,2-s2.0-84954115237
"Sharma, A., Goud, A.A., Roy, K.","P-channel Tunneling Field Effect Transistor (TFET): Sub-10nm technology enablement by GaSb-InAs with doped source underlap",2015,"Device Research Conference - Conference Digest, DRC","2015-August",, 7175600,"151","152",,2,10.1109/DRC.2015.7175600,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957706071&doi=10.1109%2fDRC.2015.7175600&partnerID=40&md5=28b5275251d89276abb5d08deb307130",Conference Paper,Scopus,2-s2.0-84957706071
"Zhang, L., Fong, X., Chang, C.-H., Kong, Z.H., Roy, K.","Highly reliable spin-transfer torque magnetic ram-based physical unclonable function with multi-response-bits per cell",2015,"IEEE Transactions on Information Forensics and Security","10","8", 7084181,"1630","1642",,5,10.1109/TIFS.2015.2421481,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933042273&doi=10.1109%2fTIFS.2015.2421481&partnerID=40&md5=fb04380a338c3b64b39693e0ed757874",Article,Scopus,2-s2.0-84933042273
"Sharad, M., Fan, D., Roy, K.","Energy-Efficient and Robust Associative Computing with Injection-Locked Dual-Pillar Spin-Torque Oscillators",2015,"IEEE Transactions on Magnetics","51","7", 7017509,"","",,4,10.1109/TMAG.2015.2394379,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936806472&doi=10.1109%2fTMAG.2015.2394379&partnerID=40&md5=9ef0f62252386999fbbfca813d6b107d",Article,Scopus,2-s2.0-84936806472
"Zhang, L., Fong, X., Chang, C.-H., Kong, Z.H., Roy, K.","Optimizating Emerging Nonvolatile Memories for Dual-Mode Applications: Data Storage and Key Generator",2015,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","34","7", 7097003,"1176","1187",,4,10.1109/TCAD.2015.2427251,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933036115&doi=10.1109%2fTCAD.2015.2427251&partnerID=40&md5=f54fe4c7ddb5ef6ca2206c4d6d9dc8a6",Article,Scopus,2-s2.0-84933036115
"Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Approximate computing and the quest for computing efficiency",2015,"Proceedings - Design Automation Conference","2015-June",, a120,"","",,16,10.1145/2744769.2751163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951732025&doi=10.1145%2f2744769.2751163&partnerID=40&md5=e06d1b2ed297e6cab5ec2b866950c808",Conference Paper,Scopus,2-s2.0-84951732025
"Cho, W.-S., Roy, K.","The effects of direct source-to-drain tunneling and variation in the body thickness on (100) and (110) sub-10-nm Si double-gate transistors",2015,"IEEE Electron Device Letters","36","5", 7061426,"427","429",,5,10.1109/LED.2015.2413785,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928711315&doi=10.1109%2fLED.2015.2413785&partnerID=40&md5=53d8f6621a99e294b4135ece61f7b0c2",Article,Scopus,2-s2.0-84928711315
"Roy, K., Fan, D., Fong, X., Kim, Y., Sharad, M., Paul, S., Chatterjee, S., Bhunia, S., Mukhopadhyay, S.","Exploring Spin Transfer Torque Devices for Unconventional Computing",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems",,,,"","",,4,10.1109/JETCAS.2015.2405171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924567257&doi=10.1109%2fJETCAS.2015.2405171&partnerID=40&md5=07591cf332085ce82d23ef14b8956e21",Article in Press,Scopus,2-s2.0-84924567257
"Sengupta, A., Al Azim, Z., Fong, X., Roy, K.","Spin-orbit torque induced spike-timing dependent plasticity",2015,"Applied Physics Letters","106","9", 093704,"","",,23,10.1063/1.4914111,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924216483&doi=10.1063%2f1.4914111&partnerID=40&md5=b0183c7d9c1b57ec1acddabfe7b1fd13",Article,Scopus,2-s2.0-84924216483
"Mukhopadhyay, S., Bhunia, S., Hunter, H.C., Roy, K.","Guest editorial computing in emerging technologies (second issue)",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","1", 7047905,"1","4",,,10.1109/JETCAS.2015.2403551,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925037271&doi=10.1109%2fJETCAS.2015.2403551&partnerID=40&md5=1a8e41b55465f162e1dbfa9fb55e092d",Editorial,Scopus,2-s2.0-84925037271
"Roy, K., Fan, D., Fong, X., Kim, Y., Paul, S., Chatterjee, S., Bhunia, S., Mukhopadhyay, S.","Exploring spin transfer torque devices for unconventional computing",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","1", 7055378,"5","16",,3,10.1109/JETCAS.2015.2405171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925040658&doi=10.1109%2fJETCAS.2015.2405171&partnerID=40&md5=b68678b1d4f1ed1074569372a37254d4",Article,Scopus,2-s2.0-84925040658
"Seo, Y., Fong, X., Roy, K.","Domain wall coupling-based STT-MRAM for on-chip cache applications",2015,"IEEE Transactions on Electron Devices","62","2", 6999935,"554","560",,4,10.1109/TED.2014.2377751,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921773876&doi=10.1109%2fTED.2014.2377751&partnerID=40&md5=3b5a928636a5684fd01579ecf45b7870",Article,Scopus,2-s2.0-84921773876
"Kim, Y., Fong, X., Kwon, K.-W., Chen, M.-C., Roy, K.","Multilevel spin-orbit torque MRAMs",2015,"IEEE Transactions on Electron Devices","62","2", 6991544,"561","568",,14,10.1109/TED.2014.2377721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921800502&doi=10.1109%2fTED.2014.2377721&partnerID=40&md5=a15e53695f887ee7f7919ded6dd2e578",Article,Scopus,2-s2.0-84921800502
"Gupta, S.K., Roy, K.","Low power robust finFET-based SRAM design in scaled technologies",2015,"Circuit Design for Reliability",,,,"223","253",,1,10.1007/978-1-4614-4078-9_11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944248392&doi=10.1007%2f978-1-4614-4078-9_11&partnerID=40&md5=f2986ac06e6d2944fa060f44a55c7061",Book Chapter,Scopus,2-s2.0-84944248392
"Halder, C., Roy, K.","Writer identification from handwritten devanagari script",2015,"Advances in Intelligent Systems and Computing","340",,,"497","505",,4,10.1007/978-81-322-2247-7_51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921968361&doi=10.1007%2f978-81-322-2247-7_51&partnerID=40&md5=6db7428dec9ed724f1d5d693e4ecbf93",Conference Paper,Scopus,2-s2.0-84921968361
"Ho, C.-H., Kim, S.Y., Roy, K.","Ultra-thin dielectric breakdown in devices and circuits: A brief review",2015,"Microelectronics Reliability","55","2",,"308","317",,7,10.1016/j.microrel.2014.10.019,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921465537&doi=10.1016%2fj.microrel.2014.10.019&partnerID=40&md5=ec2e559b19a168129b7b1a9618edb650",Article,Scopus,2-s2.0-84921465537
"Chen, M.-C., Kim, Y., Yogendra, K., Roy, K.","Domino-style spin-orbit torque-based spin logic",2015,"IEEE Magnetics Letters","6",, 7283566,"","",,1,10.1109/LMAG.2015.2483598,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947216354&doi=10.1109%2fLMAG.2015.2483598&partnerID=40&md5=e2eb39fa011dd283ff8a01c332d157f2",Article,Scopus,2-s2.0-84947216354
"Pajouhi, Z., Fong, X., Roy, K.","Device/circuit/architecture co-design of reliable STT-MRAM",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092616,"1437","1442",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945902222&partnerID=40&md5=f352c70f1de94f84abdb488723b9882d",Conference Paper,Scopus,2-s2.0-84945902222
"Markandeya, H.S., Irazoqui, P.P., Roy, K.","Low-energy two-stage algorithm for high efficacy epileptic seizure detection",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","1", 6737328,"208","212",,1,10.1109/TVLSI.2014.2302798,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921823429&doi=10.1109%2fTVLSI.2014.2302798&partnerID=40&md5=08219677357223d6f4e9325806f3b7c6",Article,Scopus,2-s2.0-84921823429
"Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Approximate computing and the quest for computing efficiency",2015,"Proceedings - Design Automation Conference","2015-July",, 7167251,"","",,4,10.1145/2744769.2744904,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944097146&doi=10.1145%2f2744769.2744904&partnerID=40&md5=0c675c8b921517676cae85fd2a6e2142",Conference Paper,Scopus,2-s2.0-84944097146
"Fong, X., Choday, S.H., Roy, K.","Design and optimization of spin-transfer torque MRAMs",2015,"More than Moore Technologies for Next Generation Computer Design",,,,"49","72",,1,10.1007/978-1-4939-2163-8_3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944589182&doi=10.1007%2f978-1-4939-2163-8_3&partnerID=40&md5=d4bb32e2842457c8beeac50088035512",Book Chapter,Scopus,2-s2.0-84944589182
"Kim, Y., Fong, X., Roy, K.","Spin-Orbit-Torque-Based Spin-Dice: A True Random-Number Generator",2015,"IEEE Magnetics Letters","6",, 7312902,"","",,1,10.1109/LMAG.2015.2496548,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84970005254&doi=10.1109%2fLMAG.2015.2496548&partnerID=40&md5=bb4ffcb7f4cd407c9423b393e2fd9751",Article,Scopus,2-s2.0-84970005254
"Obaidullah, S.M., Halder, C., Das, N., Roy, K.","Numeral Script Identification from Handwritten Document Images",2015,"Procedia Computer Science","54",,,"585","594",,2,10.1016/j.procs.2015.06.067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944042811&doi=10.1016%2fj.procs.2015.06.067&partnerID=40&md5=9858b50220bd5989e5e01a9d65a85160",Conference Paper,Scopus,2-s2.0-84944042811
"Venkatesan, R., Sharad, M., Roy, K., Raghunathan, A.","Energy-efficient all-spin cache hierarchy using shift-based writes and multilevel storage",2015,"ACM Journal on Emerging Technologies in Computing Systems","12","1", 4,"","",,1,10.1145/2723165,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938675835&doi=10.1145%2f2723165&partnerID=40&md5=71368f9e4ec260d874e9fcf8c7b4e79a",Article,Scopus,2-s2.0-84938675835
"Sharma, A., Goud, A.A., Roy, K.","Sub-10 nm FinFETs and tunnel-FETs: From devices to systems",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092617,"1443","1448",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945950203&partnerID=40&md5=db557a7e09a934c327b8dd3c64ee97b3",Conference Paper,Scopus,2-s2.0-84945950203
"Obaidullah, S.M., Das, N., Roy, K.","Off-line Handwritten Script Identification from Eastern Indian Document Images Using Logistic Model Tree",2015,"Advances in Intelligent Systems and Computing","308 AISC","VOLUME 1",,"675","683",,,10.1007/978-81-322-2012-1_72,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906927634&doi=10.1007%2f978-81-322-2012-1_72&partnerID=40&md5=757744f920399f6680a2611afdff62c4",Conference Paper,Scopus,2-s2.0-84906927634
"Goud, A.A., Venkatesan, R., Raghunathan, A., Roy, K.","Asymmetric underlapped FinFET based robust SRAM design at 7nm node",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092471,"659","664",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945965132&partnerID=40&md5=2908ea12cde9f00bf9e17869775ded2a",Conference Paper,Scopus,2-s2.0-84945965132
"Seo, Y., Fong, X., Kwon, K.-W., Roy, K.","Spin-hall magnetic random-access memory with dual read/write ports for on-chip caches",2015,"IEEE Magnetics Letters","6",, 07084605,"","",,6,10.1109/LMAG.2015.2422260,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929120645&doi=10.1109%2fLMAG.2015.2422260&partnerID=40&md5=c3350b5b22fbafd64e2b8b3981088189",Article,Scopus,2-s2.0-84929120645
"Panagopoulos, G., Ho, C.-H., Kim, S.Y., Roy, K.","Physics-based compact modeling of successive breakdown in ultrathin oxides",2015,"IEEE Transactions on Nanotechnology","14","1", 6940292,"7","9",,2,10.1109/TNANO.2014.2366379,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921044383&doi=10.1109%2fTNANO.2014.2366379&partnerID=40&md5=6298e2c62f7aa0417bd7c993795bc937",Article,Scopus,2-s2.0-84921044383
"Choday, S.H., Kwon, K.-W., Roy, K.","Workload dependent evaluation of thin-film thermoelectric devices for on-chip cooling and energy harvesting",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001402,"535","541",,1,10.1109/ICCAD.2014.7001402,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936885489&doi=10.1109%2fICCAD.2014.7001402&partnerID=40&md5=4fe29c19f548d0b66d7a19dacd253784",Conference Paper,Scopus,2-s2.0-84936885489
"Das, S., Roy, K., Saha, C.K.","Determination of window size for baseline estimation of fetal heart rate using CTG",2015,"Proceedings of the 2015 3rd International Conference on Computer, Communication, Control and Information Technology, C3IT 2015",,, 7060179,"","",,2,10.1109/C3IT.2015.7060179,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936148634&doi=10.1109%2fC3IT.2015.7060179&partnerID=40&md5=b24c131caabede4ff0557c71204fb1ea",Conference Paper,Scopus,2-s2.0-84936148634
"Yogendra, K., Chen, M.-C., Fong, X., Roy, K.","Domain wall motion-based low power hybrid spin-CMOS 5-bit Flash Analog Data Converter",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085496,"604","609",,2,10.1109/ISQED.2015.7085496,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944325643&doi=10.1109%2fISQED.2015.7085496&partnerID=40&md5=f611271fe2d55d4b9f0005860e54ef0e",Conference Paper,Scopus,2-s2.0-84944325643
"Venkatesan, R., Venkataramani, S., Fong, X., Roy, K., Raghunathan, A.","Spintastic: Spin-based stochastic logic for energy-efficient computing",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092642,"1575","1578",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945953868&partnerID=40&md5=aeb7f4121b48fd6b457862b3c034045c",Conference Paper,Scopus,2-s2.0-84945953868
"Ranjan, A., Venkataramani, S., Fong, X., Roy, K., Raghunathan, A.","Approximate storage for energy efficient spintronic memories",2015,"Proceedings - Design Automation Conference","2015-July",, 7167380,"","",,10,10.1145/2744769.2744799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088582&doi=10.1145%2f2744769.2744799&partnerID=40&md5=4598809baa8b344da53557c2f0c02e85",Conference Paper,Scopus,2-s2.0-84944088582
"Ranjan, A., Ramasubramanian, S.G., Venkatesan, R., Pai, V., Roy, K., Raghunathan, A.","DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092379,"181","186",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945920578&partnerID=40&md5=04f6b2f36128cc68cd79332ccb5de308",Conference Paper,Scopus,2-s2.0-84945920578
"Seo, Y., Fong, X., Roy, K.","Domain Wall Coupling-Based STT-MRAM for On-Chip Cache Applications",2014,"IEEE Transactions on Electron Devices",,,,"","",,,10.1109/TED.2014.2377751,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920518119&doi=10.1109%2fTED.2014.2377751&partnerID=40&md5=0bd733542fc35e8298bdcd52a77ae6fa",Article in Press,Scopus,2-s2.0-84920518119
"Kim, Y., Fong, X., Kwon, K., Chen, M., Roy, K.","Multilevel Spin-Orbit Torque MRAMs",2014,"IEEE Transactions on Electron Devices",,,,"","",,,10.1109/TED.2014.2377721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919458529&doi=10.1109%2fTED.2014.2377721&partnerID=40&md5=d24bbc9d3f9e74b7a597c5f16d441585",Article in Press,Scopus,2-s2.0-84919458529
"Kim, S.Y., Roy, K.","A low-cost low-noise amplifier in poly-Si TFT technology",2014,"IEEE/OSA Journal of Display Technology","10","12", 6882770,"1110","1114",,2,10.1109/JDT.2014.2351617,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912558313&doi=10.1109%2fJDT.2014.2351617&partnerID=40&md5=9b4e25e863ed9d3337adc41e5f28bdaa",Article,Scopus,2-s2.0-84912558313
"Mukhopadhyay, S., Bhunia, S., Hunter, H.C., Roy, K.","Guest editorial computing in emerging technologies (First issue)",2014,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","4","4", 6948289,"377","379",,,10.1109/JETCAS.2014.2361417,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919483259&doi=10.1109%2fJETCAS.2014.2361417&partnerID=40&md5=d98edfc3ba6467d1e64c5b0209ea01c0",Editorial,Scopus,2-s2.0-84919483259
"Cho, W.-S., Gupta, S.K., Roy, K.","Device-circuit analysis of double-gate MOSFETs and schottky-barrier FETs: A comparison study for sub-10-nm technologies",2014,"IEEE Transactions on Electron Devices","61","12", 6957548,"4025","4031",,6,10.1109/TED.2014.2364791,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919476001&doi=10.1109%2fTED.2014.2364791&partnerID=40&md5=410322ee7306c532d38b97dde4add96c",Article,Scopus,2-s2.0-84919476001
"Sharma, A., Goud, A.A., Roy, K.","GaSb-InAs n-TFET with doped source underlap exhibiting low subthreshold swing at sub-10-nm gate-lengths",2014,"IEEE Electron Device Letters","35","12", 6936893,"1221","1223",,20,10.1109/LED.2014.2365413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913527921&doi=10.1109%2fLED.2014.2365413&partnerID=40&md5=a63e86e264ea962b167fa41b7f84f449",Article,Scopus,2-s2.0-84913527921
"Azim, Z.A., Fong, X., Ostler, T., Chantrell, R., Roy, K.","Laser induced magnetization reversal for detection in optical interconnects",2014,"IEEE Electron Device Letters","35","12", 6936854,"1317","1319",,6,10.1109/LED.2014.2364232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913526102&doi=10.1109%2fLED.2014.2364232&partnerID=40&md5=432d3c44672033659ca3c0bfbdc9e416",Article,Scopus,2-s2.0-84913526102
"Choday, S.H., Gupta, S.K., Roy, K.","Write-optimized STT-MRAM bit-cells using asymmetrically doped transistors",2014,"IEEE Electron Device Letters","35","11", 6915720,"1100","1102",,5,10.1109/LED.2014.2358998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908367521&doi=10.1109%2fLED.2014.2358998&partnerID=40&md5=d63f02f76d1074e4ef18aac2c26a31e3",Article,Scopus,2-s2.0-84908367521
"Fong, X., Venkatesan, R., Raghunathan, A., Roy, K.","Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective",2014,"IEEE Transactions on Magnetics","50","10", 6822626,"","",,8,10.1109/TMAG.2014.2326858,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921781327&doi=10.1109%2fTMAG.2014.2326858&partnerID=40&md5=c8d53f419fbfb4dba79dc90c019526b4",Article,Scopus,2-s2.0-84921781327
"Venkatesan, R., Chippa, V.K., Augustine, C., Roy, K., Raghunathan, A.","Domain-Specific Many-core Computing using Spin-based Memory",2014,"IEEE Transactions on Nanotechnology","13","5", 6744659,"881","894",,6,10.1109/TNANO.2014.2306958,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937134608&doi=10.1109%2fTNANO.2014.2306958&partnerID=40&md5=10ec8aa64a297b0a6a7d434952ec674a",Article,Scopus,2-s2.0-84937134608
"Lee, D., Roy, K.","Energy-delay optimization of the STT MRAM write operation under process variations",2014,"IEEE Transactions on Nanotechnology","13","4", 6797865,"714","723",,6,10.1109/TNANO.2014.2317073,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904355900&doi=10.1109%2fTNANO.2014.2317073&partnerID=40&md5=9f722be2fdb452114a54fb4f880f0409",Article,Scopus,2-s2.0-84904355900
"Sharad, M., Roy, K.","Cross-Hierarchy Design Exploration for Implantable Electronics",2014,"Implantable Bioelectronics",,,,"65","85",,,10.1002/9783527673148.ch5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926252937&doi=10.1002%2f9783527673148.ch5&partnerID=40&md5=6f5b795a93ee0bceee9f8631fdbaac0d",Book Chapter,Scopus,2-s2.0-84926252937
"Sharad, M., Roy, K.","Spintronic switches for ultra low energy global interconnects",2014,"Journal of Applied Physics","115","17", 17C737,"","",,3,10.1063/1.4868699,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903882804&doi=10.1063%2f1.4868699&partnerID=40&md5=a5ccd5111d15053e77956fb8fb283a25",Conference Paper,Scopus,2-s2.0-84903882804
"Markandeya, H.S., Irazoqui, P.P., Roy, K.","Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2014.2302798,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893873786&doi=10.1109%2fTVLSI.2014.2302798&partnerID=40&md5=d126f090b1345937dba83fa20eb97cd8",Article in Press,Scopus,2-s2.0-84893873786
"Fong, X., Kim, Y., Choday, S.H., Roy, K.","Failure mitigation techniques for 1T-1MTJ spin-transfer torque MRAM bit-cells",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","2", 6473918,"384","395",,29,10.1109/TVLSI.2013.2239671,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84895062695&doi=10.1109%2fTVLSI.2013.2239671&partnerID=40&md5=a536a6f47f988ac595814ab0d644e358",Article,Scopus,2-s2.0-84895062695
"Halder, C., Roy, K.","Individuality of isolated bangla characters",2014,"2014 International Conference on Devices, Circuits and Communications, ICDCCom 2014 - Proceedings",,, 7024729,"","",,2,10.1109/ICDCCom.2014.7024729,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933556185&doi=10.1109%2fICDCCom.2014.7024729&partnerID=40&md5=59f2e635397823bf11370be5f55f76d1",Conference Paper,Scopus,2-s2.0-84933556185
"Chippa, V.K., Venkataramani, S., Roy, K., Raghunathan, A.","Storm: A stochastic recognition and mining processor",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"39","40",,11,10.1145/2627369.2627645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906807372&doi=10.1145%2f2627369.2627645&partnerID=40&md5=e897dcf8299ae66c03b245c946d6be5c",Conference Paper,Scopus,2-s2.0-84906807372
"Venkataramani, S., Ranjan, A., Roy, K., Raghunathan, A.","AxNN: Energy-efficient neuromorphic systems using approximate computing",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"27","32",,36,10.1145/262/369.2627613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906812500&doi=10.1145%2f262%2f369.2627613&partnerID=40&md5=4aa73a827896fe80643addc88f6accac",Conference Paper,Scopus,2-s2.0-84906812500
"Roy, K., Sharad, M., Fan, D., Yogendra, K.","Computing with spin-transfer-torque devices: Prospects and perspectives",2014,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6903396,"398","402",,3,10.1109/ISVLSI.2014.120,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908200431&doi=10.1109%2fISVLSI.2014.120&partnerID=40&md5=8f83e5789d55d90a5f16005feab4c200",Conference Paper,Scopus,2-s2.0-84908200431
"Hassan, M.K., Ho, C.-H., Roy, K.","Stochastic modeling of positive bias temperature instability in high-metal gate nMOSFETs",2014,"IEEE Transactions on Electron Devices","61","7", 6814938,"2243","2249",,3,10.1109/TED.2014.2321064,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903279773&doi=10.1109%2fTED.2014.2321064&partnerID=40&md5=f1f353b2a3b275bb2ac05eca1bf2947f",Article,Scopus,2-s2.0-84903279773
"Kwon, K.-W., Choday, S.H., Kim, Y., Roy, K.","AWARE (Asymmetric Write Architecture with REdundant Blocks): A high write speed STT-MRAM cache architecture",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","4", 6514685,"712","720",,20,10.1109/TVLSI.2013.2256945,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897381466&doi=10.1109%2fTVLSI.2013.2256945&partnerID=40&md5=60806eca827cf5b7ae3dbcdf03aef077",Article,Scopus,2-s2.0-84897381466
"Obaidullah, S.M., Das, N., Roy, K.","Gabor filter based technique for offline indic script identification from handwritten document images",2014,"2014 International Conference on Devices, Circuits and Communications, ICDCCom 2014 - Proceedings",,, 7024723,"","",,1,10.1109/ICDCCom.2014.7024723,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933567234&doi=10.1109%2fICDCCom.2014.7024723&partnerID=40&md5=9fd5424430d646aa0fdf0885247994ba",Conference Paper,Scopus,2-s2.0-84933567234
"Botman, F., Bol, D., Legat, J.-D., Roy, K.","Data-dependent operation speed-up through automatically inserted signal transition detectors for ultralow voltage logic circuits",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","12", 6719479,"2561","2570",,1,10.1109/TVLSI.2013.2297176,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913542024&doi=10.1109%2fTVLSI.2013.2297176&partnerID=40&md5=a0a6db81deb38fa97c89b5c4b3347c5f",Article,Scopus,2-s2.0-84913542024
"Fong, X., Chen, M.-C., Roy, K.","Generating true random numbers using on-chip complementary polarizer spin-transfer torque magnetic tunnel junctions",2014,"Device Research Conference - Conference Digest, DRC",,, 6872318,"103","104",,8,10.1109/DRC.2014.6872318,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906540967&doi=10.1109%2fDRC.2014.6872318&partnerID=40&md5=dce26cd934942b2604e5cad27e21b464",Conference Paper,Scopus,2-s2.0-84906540967
"Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Approximate computing for efficient information processing",2014,"2014 IEEE 12th Symposium on Embedded Systems for Real-Time Multimedia, ESTIMedia 2014",,, 6962339,"9","10",,2,10.1109/ESTIMedia.2014.6962339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919414439&doi=10.1109%2fESTIMedia.2014.6962339&partnerID=40&md5=2853c399325e9a5d78f030c254483d13",Conference Paper,Scopus,2-s2.0-84919414439
"Roy, K., Sharad, M., Fan, D., Yogendra, K.","Brain-inspired computing with spin torque devices",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800446,"","",,5,10.7873/DATE2014.245,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903828198&doi=10.7873%2fDATE2014.245&partnerID=40&md5=90be5f212a29ba2d41b80094c498005f",Conference Paper,Scopus,2-s2.0-84903828198
"Sharad, M., Fan, D., Aitken, K., Roy, K.","Energy-efficient non-boolean computing with spin neurons and resistive memory",2014,"IEEE Transactions on Nanotechnology","13","1", 6637128,"23","34",,19,10.1109/TNANO.2013.2286424,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892591900&doi=10.1109%2fTNANO.2013.2286424&partnerID=40&md5=645c37eb4bfe9f2d37c55f0b1d920697",Article,Scopus,2-s2.0-84892591900
"Ho, C.-H., Hassan, M.K., Kim, S.Y., Roy, K.","Analysis of stability degradation of SRAMs using a physics-based PBTI model",2014,"IEEE Electron Device Letters","35","9", 6868239,"951","953",,2,10.1109/LED.2014.2340373,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906949254&doi=10.1109%2fLED.2014.2340373&partnerID=40&md5=b5614320de600fbee31a1b369e4ba4d7",Article,Scopus,2-s2.0-84906949254
"Das, S., Roy, K., Saha, C.K.","Fuzzy membership estimation using ANN: A case study in CTG analysis",2014,"Advances in Intelligent Systems and Computing","327",,,"221","228",,,10.1007/978-3-319-11933-5_25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84910664236&doi=10.1007%2f978-3-319-11933-5_25&partnerID=40&md5=c4b315e4bb093e8e3fcf8b1c9b7ea3f8",Conference Paper,Scopus,2-s2.0-84910664236
"Ho, C.-H., Lu, C., Roy, K.","An Enhanced voltage programming pixel circuit for compensating GB-induced variations in poly-Si TFTs for AMOLED displays",2014,"IEEE/OSA Journal of Display Technology","10","5", 6714397,"345","351",,5,10.1109/JDT.2014.2301020,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898967015&doi=10.1109%2fJDT.2014.2301020&partnerID=40&md5=1547224f3b5c3ae910aa60e0d7f472e8",Article,Scopus,2-s2.0-84898967015
"Fan, D., Sharad, M., Roy, K.","Design and synthesis of ultralow energy spin-memristor threshold logic",2014,"IEEE Transactions on Nanotechnology","13","3", 6776526,"574","583",,14,10.1109/TNANO.2014.2312177,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900848671&doi=10.1109%2fTNANO.2014.2312177&partnerID=40&md5=500a82490c5a9c2eecaf0a6a555dd431",Article,Scopus,2-s2.0-84900848671
"Kim, S.Y., Ho, C.-H., Roy, K.","Statistical SBD modeling and characterization and its impact on SRAM cells",2014,"IEEE Transactions on Electron Devices","61","1", 6678540,"54","59",,3,10.1109/TED.2013.2292060,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891560807&doi=10.1109%2fTED.2013.2292060&partnerID=40&md5=48a56683f61e6fab1c7aed2d62c80c46",Article,Scopus,2-s2.0-84891560807
"Md. Obaidullah, S.K., Mondal, A., Roy, K.","Structural feature based approach for script identification from printed Indian document",2014,"2014 International Conference on Signal Processing and Integrated Networks, SPIN 2014",,, 6776933,"120","124",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902438514&partnerID=40&md5=2404e868946bbb614eb400ff52294d83",Conference Paper,Scopus,2-s2.0-84902438514
"Zhang, L., Fong, X., Chang, C.-H., Kong, Z.H., Roy, K.","Highly reliable memory-based Physical Unclonable Function using Spin-Transfer Torque MRAM",2014,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 6865598,"2169","2172",,22,10.1109/ISCAS.2014.6865598,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907394627&doi=10.1109%2fISCAS.2014.6865598&partnerID=40&md5=f2219354d06ccd4119c1a550c2842507",Conference Paper,Scopus,2-s2.0-84907394627
"Venkatesan, R., Ramasubramanian, S.G., Venkataramani, S., Roy, K., Raghunathan, A.","STAG: Spintronic-tape architecture for GPGPU cache hierarchies",2014,"Proceedings - International Symposium on Computer Architecture",,, 6853233,"253","264",,29,10.1109/ISCA.2014.6853233,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905457958&doi=10.1109%2fISCA.2014.6853233&partnerID=40&md5=d6c95512d31abebf181c16d07c7997ed",Conference Paper,Scopus,2-s2.0-84905457958
"Zhang, L., Fong, X., Chang, C.-H., Kong, Z.H., Roy, K.","Feasibility study of emerging non-volatilememory based physical unclonable functions",2014,"2014 IEEE 6th International Memory Workshop, IMW 2014",,, 6849384,"","",,15,10.1109/IMW.2014.6849384,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904693049&doi=10.1109%2fIMW.2014.6849384&partnerID=40&md5=c2fc9cdacad1e0038061fbb79e1d836f",Conference Paper,Scopus,2-s2.0-84904693049
"Chippa, V.K., Mohapatra, D., Roy, K., Chakradhar, S.T., Raghunathan, A.","Scalable effort hardware design",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","9", 6754190,"2004","2016",,10,10.1109/TVLSI.2013.2276759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906948188&doi=10.1109%2fTVLSI.2013.2276759&partnerID=40&md5=5f814d8dbdb3bf7b073e808d384280b9",Article,Scopus,2-s2.0-84906948188
"Ranjan, A., Raha, A., Venkataramani, S., Roy, K., Raghunathan, A.","ASLAN: Synthesis of approximate sequential circuits",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800578,"","",,30,10.7873/DATE2014.377,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903843071&doi=10.7873%2fDATE2014.377&partnerID=40&md5=ce67f9a1b8ef802274f816812b63814d",Conference Paper,Scopus,2-s2.0-84903843071
"Ramasubramanian, S.G., Venkatesan, R., Sharad, M., Roy, K., Raghunathan, A.","SPINDLE: SPINtronic deep learning engine for large-scale neuromorphic computing",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"15","20",,10,10.1145/2627369.2627625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906812702&doi=10.1145%2f2627369.2627625&partnerID=40&md5=cf6f2ee48dfbc09c99ac11c634df5f68",Conference Paper,Scopus,2-s2.0-84906812702
"Kwon, K.-W., Choday, S.H., Kim, Y., Fong, X., Park, S.P., Roy, K.","SHE-NVFF: Spin hall effect-based nonvolatile flip-flop for power gating architecture",2014,"IEEE Electron Device Letters","35","4", 6739125,"488","490",,15,10.1109/LED.2014.2304683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897911951&doi=10.1109%2fLED.2014.2304683&partnerID=40&md5=269b66a5a537422fd95ca171f26fa7e4",Article,Scopus,2-s2.0-84897911951
"Moradi, F., Panagopoulos, G., Karakonstantis, G., Farkhani, H., Wisland, D.T., Madsen, J.K., Mahmoodi, H., Roy, K.","Multi-level wordline driver for robust SRAM design in nano-scale CMOS technology",2014,"Microelectronics Journal","45","1",,"23","34",,5,10.1016/j.mejo.2013.09.009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891156222&doi=10.1016%2fj.mejo.2013.09.009&partnerID=40&md5=219fe096e50e5059e50205700b58277b",Article,Scopus,2-s2.0-84891156222
"Fong, X., Roy, K.","A hybrid spin-charge mixed-mode simulation framework for evaluating STT-MRAM bit-cells utilizing multiferroic tunnel junctions",2013,"International Conference on Simulation of Semiconductor Processes and Devices, SISPAD",,, 6650652,"372","375",,,10.1109/SISPAD.2013.6650652,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891128014&doi=10.1109%2fSISPAD.2013.6650652&partnerID=40&md5=ac09166703995fa6af24b0eb9e4c799e",Conference Paper,Scopus,2-s2.0-84891128014
"Griffin, W.P., Roy, K.","Accelerated variation simulation through parameter reduction",2013,"International Conference on Simulation of Semiconductor Processes and Devices, SISPAD",,, 6650643,"336","339",,,10.1109/SISPAD.2013.6650643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891105509&doi=10.1109%2fSISPAD.2013.6650643&partnerID=40&md5=7c0908417541c2548846a47dd912c446",Conference Paper,Scopus,2-s2.0-84891105509
"Lin, C.-W., Ho, C.-H., Lu, C., Chao, M.C.-T., Roy, K.","A process/device/circuit/system compatible simulation framework for poly-Si TFT based SRAM design",2013,"International Conference on Simulation of Semiconductor Processes and Devices, SISPAD",,, 6650669,"440","443",,1,10.1109/SISPAD.2013.6650669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891103344&doi=10.1109%2fSISPAD.2013.6650669&partnerID=40&md5=01e7b474726f928aaddb042cea1f5de0",Conference Paper,Scopus,2-s2.0-84891103344
"Ho, C.-H., Panagopoulos, G.D., Kim, S.Y., Kim, Y., Lee, D., Roy, K.","A physics-based statistical model for reliability of STT-MRAM considering oxide variability",2013,"International Conference on Simulation of Semiconductor Processes and Devices, SISPAD",,, 6650566,"29","32",,2,10.1109/SISPAD.2013.6650566,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891089525&doi=10.1109%2fSISPAD.2013.6650566&partnerID=40&md5=6cb039d80529ac815f9e604f2163d9a9",Conference Paper,Scopus,2-s2.0-84891089525
"Sharad, M., Fan, D., Roy, K.","Spin-neurons: A possible path to energy-efficient neuromorphic computers",2013,"Journal of Applied Physics","114","23", 234906,"","",,15,10.1063/1.4838096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891448643&doi=10.1063%2f1.4838096&partnerID=40&md5=626621bdaafdc2c61e7fecf7a1df7215",Article,Scopus,2-s2.0-84891448643
"Sharad, M., Venkatesan, R., Raghunathan, A., Roy, K.","Domain-wall shift based multi-level MRAM for high-speed, high-density and energy-efficient caches",2013,"Device Research Conference - Conference Digest, DRC",,, 6633812,"99","100",,,10.1109/DRC.2013.6633812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890098401&doi=10.1109%2fDRC.2013.6633812&partnerID=40&md5=0d61d3dc49324fad01684aeaa3222d15",Conference Paper,Scopus,2-s2.0-84890098401
"Goud, A.A., Gupta, S.K., Choday, S.H., Roy, K.","Atomistic tight-binding based evaluation of impact of gate underlap on source to drain tunneling in 5 nm gate length Si FinFETs",2013,"Device Research Conference - Conference Digest, DRC",,, 6633788,"51","52",,13,10.1109/DRC.2013.6633788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890053158&doi=10.1109%2fDRC.2013.6633788&partnerID=40&md5=cffb5c4fc9c12498be2f278bf81a10bc",Conference Paper,Scopus,2-s2.0-84890053158
"Gupta, S.K., Cho, W.-S., Goud, A.A., Yogendra, K., Roy, K.","Design space exploration of FinFETs in sub-10nm technologies for energy-efficient near-threshold circuits",2013,"Device Research Conference - Conference Digest, DRC",,, 6633821,"117","118",,10,10.1109/DRC.2013.6633821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890081605&doi=10.1109%2fDRC.2013.6633821&partnerID=40&md5=9fc0073def06541ad80c22bcf3039129",Conference Paper,Scopus,2-s2.0-84890081605
"Ho, C.-H., Panagopoulos, G.D., Kim, S.Y., Kim, Y., Lee, D., Roy, K.","A physical model to predict STT-MRAM performance degradation induced by TDDB",2013,"Device Research Conference - Conference Digest, DRC",,, 6633792,"59","60",,6,10.1109/DRC.2013.6633792,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890056503&doi=10.1109%2fDRC.2013.6633792&partnerID=40&md5=833ccf14aff079baf054747f2f1bfe20",Conference Paper,Scopus,2-s2.0-84890056503
"Sharad, M., Venkatesan, R., Raghunathan, A., Roy, K.","Multi-level magnetic RAM using domain wall shift for energy-efficient, high-density caches",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629268,"64","69",,15,10.1109/ISLPED.2013.6629268,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889610679&doi=10.1109%2fISLPED.2013.6629268&partnerID=40&md5=e9a52f08d101ee4f558ee9d9c61e98b6",Conference Paper,Scopus,2-s2.0-84889610679
"Roy, K., Sharad, M., Fan, D., Yogendra, K.","Beyond charge-based computation: Boolean and non-Boolean computing with spin torque devices",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629282,"139","142",,7,10.1109/ISLPED.2013.6629282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889563710&doi=10.1109%2fISLPED.2013.6629282&partnerID=40&md5=5e700d35ca8c89cd13ba898d2be6ae35",Conference Paper,Scopus,2-s2.0-84889563710
"Gupta, S.K., Roy, K.","Device-circuit co-optimization for robust design of FinFET-Based SRAMs",2013,"IEEE Design and Test","30","6", 6525400,"29","39",,3,10.1109/MDAT.2013.2266394,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900588832&doi=10.1109%2fMDAT.2013.2266394&partnerID=40&md5=dba225d600e3b19495cac386158918b8",Article,Scopus,2-s2.0-84900588832
"Sharad, M., Fong, X., Roy, K.","Exploring the design of ultra-low energy global interconnects based on spin-torque switches",2013,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6724739,"32.6.1","32.6.4",,1,10.1109/IEDM.2013.6724739,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894353575&doi=10.1109%2fIEDM.2013.6724739&partnerID=40&md5=5ee450e37daab0f25cc1152140d5e0fc",Conference Paper,Scopus,2-s2.0-84894353575
"Naphade, T., Roy, K., Mahapatra, S.","A novel physics-based variable NBTI simulation framework from small area devices to 6T-SRAM",2013,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6724746,"33.6.1","33.6.4",,4,10.1109/IEDM.2013.6724746,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894363158&doi=10.1109%2fIEDM.2013.6724746&partnerID=40&md5=8de1a08a48a0addd06745ade0bd8a4fa",Conference Paper,Scopus,2-s2.0-84894363158
"Choday, S.H., Lundstrom, M.S., Roy, K.","Prospects of thin-film thermoelectric devices for hot-spot cooling and on-chip energy harvesting",2013,"IEEE Transactions on Components, Packaging and Manufacturing Technology","3","12", 6645382,"2059","2067",,6,10.1109/TCPMT.2013.2273873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890907378&doi=10.1109%2fTCPMT.2013.2273873&partnerID=40&md5=e5afb9e9d206b4edaa58827a87a5d2ec",Article,Scopus,2-s2.0-84890907378
"Sharad, M., Fan, D., Yogendra, K., Roy, K.","Ultra-low power neuromorphic computing with spin-torque devices",2013,"2013 3rd Berkeley Symposium on Energy Efficient Electronic Systems, E3S 2013 - Proceedings",,, 6705865,"","",,,10.1109/E3S.2013.6705865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893655825&doi=10.1109%2fE3S.2013.6705865&partnerID=40&md5=4330b378e537eda6538ca40c8633e1a7",Conference Paper,Scopus,2-s2.0-84893655825
"Roy, K., Sharad, M., Fan, D., Yogendra, K.","Exploring Boolean and non-Boolean computing with spin torque devices",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691174,"576","580",,4,10.1109/ICCAD.2013.6691174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893391026&doi=10.1109%2fICCAD.2013.6691174&partnerID=40&md5=ebc7f80ccb4f73452f200c3df3d97add",Conference Paper,Scopus,2-s2.0-84893391026
"Obaidullah, Sk.Md., Roy, K., Das, N.","Comparison of different classifiers for script identification from handwritten document",2013,"2013 IEEE International Conference on Signal Processing, Computing and Control, ISPCC 2013",,, 6663388,"","",,2,10.1109/ISPCC.2013.6663388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892530125&doi=10.1109%2fISPCC.2013.6663388&partnerID=40&md5=27ea4f67908816991db65ff066521131",Conference Paper,Scopus,2-s2.0-84892530125
"Venkataramani, S., Chippa, V.K., Chakradhar, S.T., Roy, K., Raghunathan, A.","Quality programmable vector processors for approximate computing",2013,"MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture",,,,"1","12",,77,10.1145/2540708.2540710,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892524324&doi=10.1145%2f2540708.2540710&partnerID=40&md5=d70166268214c7324ae5948f7314d010",Conference Paper,Scopus,2-s2.0-84892524324
"Chippa, V.K., Jayakumar, H., Mohapatra, D., Roy, K., Raghunathan, A.","Energy-efficient recognition and mining processor using scalable effort design",2013,"Proceedings of the Custom Integrated Circuits Conference",,, 6658433,"","",,6,10.1109/CICC.2013.6658433,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892644983&doi=10.1109%2fCICC.2013.6658433&partnerID=40&md5=bdac1223766af2f01f6fa7cd5b5abd80",Conference Paper,Scopus,2-s2.0-84892644983
"Sharad, M., Yogendra, K., Roy, K.","Energy efficient computing using coupled Dual-Pillar Spin Torque Nano Oscillators",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",,, 6623034,"28","29",,2,10.1109/NanoArch.2013.6623034,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886803886&doi=10.1109%2fNanoArch.2013.6623034&partnerID=40&md5=0bac605ab3f351436aa64bcd6469db25",Conference Paper,Scopus,2-s2.0-84886803886
"Sharad, M., Venkatesan, R., Fong, X., Raghunathan, A., Roy, K.","Reading spin-torque memory with spin-torque sensors",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",,, 6623040,"40","41",,,10.1109/NanoArch.2013.6623040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886787527&doi=10.1109%2fNanoArch.2013.6623040&partnerID=40&md5=51f61b9f2696b213f279a2c600de3ac5",Conference Paper,Scopus,2-s2.0-84886787527
"Venkatesan, R., Sharad, M., Roy, K., Raghunathan, A.","DWM-TAPESTRI - An energy efficient all-spin cache using Domain wall Shift based Writes",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513811,"1825","1830",,37,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885665745&partnerID=40&md5=1929f168be9f57e936ddd2063d9041fb",Conference Paper,Scopus,2-s2.0-84885665745
"Venkataramani, S., Roy, K., Raghunathan, A.","Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513726,"1367","1372",,37,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885579525&partnerID=40&md5=248ccda9f45d4493ecac68e227bc0c99",Conference Paper,Scopus,2-s2.0-84885579525
"Mojumder, N.N., Fong, X., Augustine, C., Gupta, S.K., Choday, S.H., Roy, K.","Dual pillar spin-transfer torque MRAMs for low power applications",2013,"ACM Journal on Emerging Technologies in Computing Systems","9","2", 14,"","",,2,10.1145/2463585.2463590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885630703&doi=10.1145%2f2463585.2463590&partnerID=40&md5=4df93522cc13b0e2775d4662e078214c",Article,Scopus,2-s2.0-84885630703
"Gupta, S.K., Kulkarni, J.P., Roy, K.","Tri-mode independent gate finfet-based sram with pass-gate feedback: Technology-circuit co-design for enhanced cell stability",2013,"IEEE Transactions on Electron Devices","60","11", 6626657,"3696","3704",,8,10.1109/TED.2013.2283235,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887257114&doi=10.1109%2fTED.2013.2283235&partnerID=40&md5=92640ceb548212098f767dbd771e185d",Article,Scopus,2-s2.0-84887257114
"Sharad, M., Yogendra, K., Roy, K.","Dual pillar spin torque nano-oscillator",2013,"Applied Physics Letters","103","15", 152403,"","",,6,10.1063/1.4824419,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886902854&doi=10.1063%2f1.4824419&partnerID=40&md5=8b532c58ea51b3637a59587503e30b0a",Article,Scopus,2-s2.0-84886902854
"Narasimhan, S., Du, D., Chakraborty, R.S., Paul, S., Wolff, F.G., Papachristou, C.A., Roy, K., Bhunia, S.","Hardware trojan detection by multiple-parameter side-channel analysis",2013,"IEEE Transactions on Computers","62","11", 6275439,"2183","2195",,42,10.1109/TC.2012.200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884899930&doi=10.1109%2fTC.2012.200&partnerID=40&md5=c4b277da28e16f45949d5dfb8976f715",Article,Scopus,2-s2.0-84884899930
"Lee, D., Fong, X., Roy, K.","R-MRAM: A ROM-embedded STT MRAM cache",2013,"IEEE Electron Device Letters","34","10", 6594809,"1256","1258",,7,10.1109/LED.2013.2279137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884821106&doi=10.1109%2fLED.2013.2279137&partnerID=40&md5=373b12d6a05bddb32fc2a041adb57b8b",Article,Scopus,2-s2.0-84884821106
"Fong, X., Roy, K.","Low-power robust complementary polarizer STT-MRAM (CPSTT) for on-chip caches",2013,"2013 5th IEEE International Memory Workshop, IMW 2013",,, 6582105,"88","91",,6,10.1109/IMW.2013.6582105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883663034&doi=10.1109%2fIMW.2013.6582105&partnerID=40&md5=b7d05f9aca0e43480acd389d270fda3d",Conference Paper,Scopus,2-s2.0-84883663034
"Kim, Y., Choday, S.H., Roy, K.","DSH-MRAM: Differential spin hall MRAM for on-chip memories",2013,"IEEE Electron Device Letters","34","10", 6588294,"1259","1261",,16,10.1109/LED.2013.2279153,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884819310&doi=10.1109%2fLED.2013.2279153&partnerID=40&md5=b0b97819761e3796d5e499ad32d42317",Article,Scopus,2-s2.0-84884819310
"Panagopoulos, G.D., Augustine, C., Roy, K.","Physics-based SPICE-compatible compact model for simulating hybrid MTJ/CMOS circuits",2013,"IEEE Transactions on Electron Devices","60","9", 6578571,"2808","2814",,26,10.1109/TED.2013.2275082,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883270023&doi=10.1109%2fTED.2013.2275082&partnerID=40&md5=9fe53779fdf14b087113a2def22ebac8",Article,Scopus,2-s2.0-84883270023
"Roy, K.","Approximate computing for energy-efficient error-resilient multimedia systems",2013,"Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2013",,, 6549776,"5","6",,2,10.1109/DDECS.2013.6549776,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881321367&doi=10.1109%2fDDECS.2013.6549776&partnerID=40&md5=78c80acd8187a8be20a289556f659bf9",Conference Paper,Scopus,2-s2.0-84881321367
"Kim, S.Y., Panagopoulos, G., Ho, C.-H., Katoozi, M., Cannon, E., Roy, K.","A compact SPICE model for statistical post-breakdown gate current increase due to TDDB",2013,"IEEE International Reliability Physics Symposium Proceedings",,, 6531942,"2A.2.1","2A.2.4",,12,10.1109/IRPS.2013.6531942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880995914&doi=10.1109%2fIRPS.2013.6531942&partnerID=40&md5=e9018a6f93ddf6cb3fe5ccf746167f7d",Conference Paper,Scopus,2-s2.0-84880995914
"Choday, S.H., Lu, C., Raghunathan, V., Roy, K.","On-chip energy harvesting using thin-film thermoelectric materials",2013,"Annual IEEE Semiconductor Thermal Measurement and Management Symposium",,, 6526812,"99","104",,3,10.1109/SEMI-THERM.2013.6526812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880708480&doi=10.1109%2fSEMI-THERM.2013.6526812&partnerID=40&md5=ddaf99d90bfb2f9bb19f3aef07807e9a",Conference Paper,Scopus,2-s2.0-84880708480
"Sharad, M., Roy, K.","Spintronic switches for ultralow energy on-chip and interchip current-mode interconnects",2013,"IEEE Electron Device Letters","34","8", 6553184,"1068","1070",,8,10.1109/LED.2013.2268152,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881030847&doi=10.1109%2fLED.2013.2268152&partnerID=40&md5=1f6a09cc8b3b547171ba5346d9f26e71",Article,Scopus,2-s2.0-84881030847
"Chippa, V.K., Chakradhar, S.T., Roy, K., Raghunathan, A.","Analysis and characterization of inherent application resilience for approximate computing",2013,"Proceedings - Design Automation Conference",,, 113,"","",,82,10.1145/2463209.2488873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879875579&doi=10.1145%2f2463209.2488873&partnerID=40&md5=2a7d7abc671594fc0c004c3c12819e08",Conference Paper,Scopus,2-s2.0-84879875579
"Sharad, M., Fan, D., Roy, K.","Ultra low power associative computing with spin neurons and resistive crossbar memory",2013,"Proceedings - Design Automation Conference",,, 107,"","",,27,10.1145/2463209.2488866,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879876861&doi=10.1145%2f2463209.2488866&partnerID=40&md5=16dd6bcb5da5b5bb991e9850af8b09a8",Conference Paper,Scopus,2-s2.0-84879876861
"Sharad, M., Yogendra, K., Kwon, K.-W., Roy, K.","Design of ultra high density and low power computational blocks using nano-magnets",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523614,"224","230",,7,10.1109/ISQED.2013.6523614,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879581874&doi=10.1109%2fISQED.2013.6523614&partnerID=40&md5=6cab6fa03112a68b20cd85f8a65c1f29",Conference Paper,Scopus,2-s2.0-84879581874
"Sharad, M., Fan, D., Roy, K.","Low power and compact mixed-mode signal processing hardware using spin-neurons",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523609,"189","195",,1,10.1109/ISQED.2013.6523609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879590362&doi=10.1109%2fISQED.2013.6523609&partnerID=40&md5=6a3afad12ab85644c1b26b6304ee26ae",Conference Paper,Scopus,2-s2.0-84879590362
"Choday, S.H., Roy, K.","Sensitivity analysis and optimization of thin-film thermoelectric coolers",2013,"Journal of Applied Physics","113","21", 214906,"","",,3,10.1063/1.4807282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879385449&doi=10.1063%2f1.4807282&partnerID=40&md5=ad61fe9649726606b4b5d74febbe4212",Article,Scopus,2-s2.0-84879385449
"Chippa, V.K., Roy, K., Chakradhar, S.T., Raghunathan, A.","Managing the quality vs. efficiency trade-off using dynamic effort scaling",2013,"Transactions on Embedded Computing Systems","12","2 SUPPL.", 90,"","",,2,10.1145/2465787.2465792,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891863188&doi=10.1145%2f2465787.2465792&partnerID=40&md5=bba026b69f8666cd0c78d96904da663d",Article,Scopus,2-s2.0-84891863188
"Fong, X., Roy, K.","Erratum: Complimentary polarizers STT-MRAM (CPSTT) for on-chip caches (IEEE Electron Device Letters (2013) 34:2 (232-234))",2013,"IEEE Electron Device Letters","34","4", 6479231,"562","",,,10.1109/LED.2013.2249611,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875647633&doi=10.1109%2fLED.2013.2249611&partnerID=40&md5=4f962a63bb257f75321d3a83d5952c18",Erratum,Scopus,2-s2.0-84875647633
"Fong, X., Roy, K.","Complimentary polarizers STT-MRAM (CPSTT) for on-chip caches",2013,"IEEE Electron Device Letters","34","2", 6409979,"232","234",,18,10.1109/LED.2012.2234079,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873056469&doi=10.1109%2fLED.2012.2234079&partnerID=40&md5=0189d96000c3973000c94875a5537047",Article,Scopus,2-s2.0-84873056469
"Gupta, V., Mohapatra, D., Raghunathan, A., Roy, K.","Low-power digital signal processing using approximate adders",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","1", 6387646,"124","137",,122,10.1109/TCAD.2012.2217962,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871997982&doi=10.1109%2fTCAD.2012.2217962&partnerID=40&md5=978e157004ca5a4cf456c080519a3588",Article,Scopus,2-s2.0-84871997982
"Mojumder, N.N., Roy, K., Abraham, D.W.","Thermoelectric spin-transfer torque MRAM with fast bidirectional writing using magnonic current",2013,"IEEE Transactions on Magnetics","49","1", 6222003,"483","488",,4,10.1109/TMAG.2012.2205400,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871840530&doi=10.1109%2fTMAG.2012.2205400&partnerID=40&md5=b70ff0d745c3ef3ac6a72a143d934819",Article,Scopus,2-s2.0-84871840530
"Fong, X., Roy, K.","Robust low-power multi-terminal STT-MRAM",2013,"13th Non-Volatile Memory Technology Symposium, NVMTS 2013",,, 6851056,"","",,4,10.1109/NVMTS.2013.6851056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905403408&doi=10.1109%2fNVMTS.2013.6851056&partnerID=40&md5=b66a8e76a06530f364f105976c6a0f7f",Conference Paper,Scopus,2-s2.0-84905403408
"Lee, D., Roy, K.","Area efficient ROM-embedded SRAM cache",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","9", 6329456,"1583","1595",,5,10.1109/TVLSI.2012.2217514,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881555533&doi=10.1109%2fTVLSI.2012.2217514&partnerID=40&md5=909867300efd21f8a81c8013ca0862f1",Article,Scopus,2-s2.0-84881555533
"Ho, C.-H., Panagopoulos, G., Roy, K.","A self-consistent electrothermal model for analyzing NBTI effect in p-Type Poly-Si thin-film transistors",2013,"IEEE Transactions on Electron Devices","60","1", 6374659,"288","294",,5,10.1109/TED.2012.2228657,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871725634&doi=10.1109%2fTED.2012.2228657&partnerID=40&md5=de114f2e09c5f39b2c0bda41b9fd0d00",Article,Scopus,2-s2.0-84871725634
"Chippa, V.K., Venkataramani, S., Chakradhar, S.T., Roy, K., Raghunathan, A.","Approximate computing: An integrated hardware approach",2013,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 6810241,"111","117",,13,10.1109/ACSSC.2013.6810241,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901259344&doi=10.1109%2fACSSC.2013.6810241&partnerID=40&md5=0a93cff8f6e06739e448b3e901eb22eb",Conference Paper,Scopus,2-s2.0-84901259344
"Sharad, M., Venkatesan, R., Fong, X., Raghunathan, A., Roy, K.","Energy-efficient MRAM access scheme using hybrid circuits based on spin-torque sensors",2013,"Proceedings of IEEE Sensors",,, 6688182,"","",,3,10.1109/ICSENS.2013.6688182,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893981024&doi=10.1109%2fICSENS.2013.6688182&partnerID=40&md5=f44b8082f7757f51b795317c92489bd1",Conference Paper,Scopus,2-s2.0-84893981024
"Gupta, S.K., Roy, K.","Spacer thickness optimization for FinFET-based logic and memories: A device- circuit co-design approach",2012,"ECS Transactions","50","4",,"187","192",,1,10.1149/05004.0187ecst,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885763630&doi=10.1149%2f05004.0187ecst&partnerID=40&md5=05a3788dad3ad5bf3a4b4debfecb2fae",Conference Paper,Scopus,2-s2.0-84885763630
"Sharad, M., Augustine, C., Roy, K.","Boolean and non-Boolean computation with spin devices",2012,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6479026,"11.6.1","11.6.4",,8,10.1109/IEDM.2012.6479026,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876151069&doi=10.1109%2fIEDM.2012.6479026&partnerID=40&md5=93deb014583b43ac03372f75b2c1fe50",Conference Paper,Scopus,2-s2.0-84876151069
"Sharad, M., Augustine, C., Panagopoulos, G., Roy, K.","Ultra low energy analog image processing using spin based neurons",2012,"Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2012",,, 6464165,"211","217",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874771113&partnerID=40&md5=9994dcfe2ba5bdaed1f86ff4773b2fc4",Conference Paper,Scopus,2-s2.0-84874771113
"Dehbashi, M., Fey, G., Roy, K., Raghunathan, A.","On modeling and evaluation of logic circuits under timing variations",2012,"Proceedings - 15th Euromicro Conference on Digital System Design, DSD 2012",,, 6386923,"431","436",,7,10.1109/DSD.2012.91,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872965739&doi=10.1109%2fDSD.2012.91&partnerID=40&md5=bb5c37f471a1c8287c248e89ce0e748b",Conference Paper,Scopus,2-s2.0-84872965739
"Halder, C., Paul, J., Roy, K.","Individuality of Bangla numerals",2012,"International Conference on Intelligent Systems Design and Applications, ISDA",,, 6416548,"264","268",,2,10.1109/ISDA.2012.6416548,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874382228&doi=10.1109%2fISDA.2012.6416548&partnerID=40&md5=97b8d5a4312061b6fc13e08e8fdb05db",Conference Paper,Scopus,2-s2.0-84874382228
"Halder, C., Paul, J., Roy, K.","Comparison of the classifiers in Bangla handwritten numeral recognition",2012,"2012 International Conference on Radar, Communication and Computing, ICRCC 2012",,, 6450594,"272","276",,1,10.1109/ICRCC.2012.6450594,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874476342&doi=10.1109%2fICRCC.2012.6450594&partnerID=40&md5=8d52c43a9c30bd2dc3166cf80ee63ba4",Conference Paper,Scopus,2-s2.0-84874476342
"Gupta, S.K., Kulkarni, J.P., Datta, S., Roy, K.","Dopant straggle-free heterojunction intra-band tunnel (HIBT) FETs with low drain-induced barrier lowering/thinning (DIBL/T) and reduced variation in off current",2012,"Device Research Conference - Conference Digest, DRC",,, 6257027,"55","56",,,10.1109/DRC.2012.6257027,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866932779&doi=10.1109%2fDRC.2012.6257027&partnerID=40&md5=f5e2d745681ac3f7aa49ca0f9d16caf1",Conference Paper,Scopus,2-s2.0-84866932779
"Lee, J., Bhagavatula, S., Roy, K., Byunghoo, J.","Variation-aware and self-healing design methodology for a system-on-chip",2012,"LATW 2012 - 13th IEEE Latin American Test Workshop",,, 6261233,"","",,3,10.1109/LATW.2012.6261233,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866942405&doi=10.1109%2fLATW.2012.6261233&partnerID=40&md5=14e4f0cbd57d65302cc342601f1e28cb",Conference Paper,Scopus,2-s2.0-84866942405
"Sharad, M., Panagopoulos, G., Augustine, C., Roy, K.","NLSTT-MRAM: Robust spin transfer torque MRAM using non-local spin injection for write",2012,"Device Research Conference - Conference Digest, DRC",,, 6256957,"97","98",,3,10.1109/DRC.2012.6256957,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866943030&doi=10.1109%2fDRC.2012.6256957&partnerID=40&md5=1c6ab5fdca73abd97e0f84984941192c",Conference Paper,Scopus,2-s2.0-84866943030
"Sharad, M., Panagopoulos, G., Roy, K.","Spin neuron for ultra low power computational hardware",2012,"Device Research Conference - Conference Digest, DRC",,, 6257039,"221","222",,13,10.1109/DRC.2012.6257039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866909735&doi=10.1109%2fDRC.2012.6257039&partnerID=40&md5=9f97887275d5d906652825d7be425131",Conference Paper,Scopus,2-s2.0-84866909735
"Panagopoulos, G., Augustine, C., Fong, X., Roy, K.","Exploring variability and reliability of multi-level STT-MRAM cells",2012,"Device Research Conference - Conference Digest, DRC",,, 6257003,"139","140",,6,10.1109/DRC.2012.6257003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866893983&doi=10.1109%2fDRC.2012.6257003&partnerID=40&md5=414eb6f6edb35b12f95d95a54a9d7439",Conference Paper,Scopus,2-s2.0-84866893983
"Lee, J., Bhagavatula, S., Bhunia, S., Roy, K., Jung, B.","Self-healing design in deep scaled CMOS technologies",2012,"Journal of Circuits, Systems and Computers","21","6", 1240011,"","",,1,10.1142/S0218126612400117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871308177&doi=10.1142%2fS0218126612400117&partnerID=40&md5=d5940a6a86470c22a0f28f6cdc56fa01",Conference Paper,Scopus,2-s2.0-84871308177
"Lee, D., Gupta, S.K., Roy, K.","High-performance low-energy STT MRAM based on balanced write scheme",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"9","14",,28,10.1145/2333660.2333665,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865540585&doi=10.1145%2f2333660.2333665&partnerID=40&md5=0816845e6cb2f0c998652c1cee6c6641",Conference Paper,Scopus,2-s2.0-84865540585
"Markandeya, H.S., Raghunathan, S., Irazoqui, P.P., Roy, K.","A low-power ""near-threshold"" epileptic seizure detection processor with multiple algorithm programmability",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"285","290",,2,10.1145/2333660.2333725,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865535766&doi=10.1145%2f2333660.2333725&partnerID=40&md5=50724222ff0fe313d50c9f7595e4fac6",Conference Paper,Scopus,2-s2.0-84865535766
"Mungan, E.S., Lu, C., Raghunathan, V., Roy, K.","Modeling, design and cross-layer optimization of polysilicon solar cell based micro-scale energy harvesting systems",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"123","128",,3,10.1145/2333660.2333693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865571628&doi=10.1145%2f2333660.2333693&partnerID=40&md5=67e7825246f8cc672c0810213784b5ff",Conference Paper,Scopus,2-s2.0-84865571628
"Kim, Y., Gupta, S.K., Park, S.P., Panagopoulos, G., Roy, K.","Write-optimized reliable design of STT MRAM",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"3","8",,28,10.1145/2333660.2333664,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865559700&doi=10.1145%2f2333660.2333664&partnerID=40&md5=f2ed6cc38f9da13628aad418b6cf50a7",Conference Paper,Scopus,2-s2.0-84865559700
"Venkatesan, R., Kozhikkottu, V., Augustine, C., Raychowdhury, A., Roy, K., Raghunathan, A.","TapeCache: A high density, energy efficient cache based on domain wall memory",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"185","190",,57,10.1145/2333660.2333707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865546090&doi=10.1145%2f2333660.2333707&partnerID=40&md5=43c3a2f37273a38bb12a74c369f08ce7",Conference Paper,Scopus,2-s2.0-84865546090
"Mojumder, N.N., Roy, K.","Proposal for switching current reduction using reference layer with tilted magnetic anisotropy in magnetic tunnel junctions for spin-transfer torque (STT) MRAM",2012,"IEEE Transactions on Electron Devices","59","11", 6280657,"3054","3060",,14,10.1109/TED.2012.2210226,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867999832&doi=10.1109%2fTED.2012.2210226&partnerID=40&md5=bb31b2bcb6a1ff2b7bb716e751a95968",Article,Scopus,2-s2.0-84867999832
"Sharad, M., Augustine, C., Panagopoulos, G., Roy, K.","Spin based neuron-synapse module for ultra low power programmable computational networks",2012,"Proceedings of the International Joint Conference on Neural Networks",,, 6252609,"","",,8,10.1109/IJCNN.2012.6252609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865091743&doi=10.1109%2fIJCNN.2012.6252609&partnerID=40&md5=6ceb6db80cd1a1c49ba381c7ef35c1b6",Conference Paper,Scopus,2-s2.0-84865091743
"Gupta, S.K., Panagopoulos, G., Roy, K.","NBTI in n-type SOI access FinFETs in SRAMs and its impact on cell stability and performance",2012,"IEEE Transactions on Electron Devices","59","10", 6269071,"2603","2609",,2,10.1109/TED.2012.2209182,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866740095&doi=10.1109%2fTED.2012.2209182&partnerID=40&md5=4ce144876253d8d78f7f74966054846e",Article,Scopus,2-s2.0-84866740095
"Bubna, M., Roy, K., Goel, A.","HBIST: An approach towards zero external test cost",2012,"Proceedings of the IEEE VLSI Test Symposium",,, 6231073,"13","18",,,10.1109/VTS.2012.6231073,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865026342&doi=10.1109%2fVTS.2012.6231073&partnerID=40&md5=266eb222e956b006e07734afc764b29a",Conference Paper,Scopus,2-s2.0-84865026342
"Dehbashi, M., Fey, G., Roy, K., Raghunathan, A.","Functional analysis of circuits under timing variations",2012,"Proceedings - 2012 17th IEEE European Test Symposium, ETS 2012",,, 6233031,"","",,1,10.1109/ETS.2012.6233031,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864643335&doi=10.1109%2fETS.2012.6233031&partnerID=40&md5=6b65eb0e5b3b36cc91f1659a3f84c81b",Conference Paper,Scopus,2-s2.0-84864643335
"Kim, S.Y., Wing-Fai Loke, Park, S.P., Jung, B., Roy, K.","Poly-Si thin film transistors: Opportunities for low-cost RF applications",2012,"ICICDT 2012 - IEEE International Conference on Integrated Circuit Design and Technology",,, 6232864,"","",,1,10.1109/ICICDT.2012.6232864,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864658222&doi=10.1109%2fICICDT.2012.6232864&partnerID=40&md5=558f54c5a382e55e28227b896700232d",Conference Paper,Scopus,2-s2.0-84864658222
"Augustine, C., Mojumder, N., Fong, X., Choday, H., Park, S.P., Roy, K.","STT-MRAMs for future universal memories: Perspective and prospective",2012,"2012 28th International Conference on Microelectronics - Proceedings, MIEL 2012",,, 6222872,"349","355",,10,10.1109/MIEL.2012.6222872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864228132&doi=10.1109%2fMIEL.2012.6222872&partnerID=40&md5=9e236aa4f38b274c4b4df78c183dfb29",Conference Paper,Scopus,2-s2.0-84864228132
"Ho, C.-H., Panagopoulos, G., Roy, K.","A physical model for grain-boundary-induced threshold voltage variation in polysilicon thin-film transistors",2012,"IEEE Transactions on Electron Devices","59","9", 6246681,"2396","2402",,10,10.1109/TED.2012.2205387,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865491977&doi=10.1109%2fTED.2012.2205387&partnerID=40&md5=2cfac988a8f4c6867f8047c10c7fce58",Article,Scopus,2-s2.0-84865491977
"Kim, S.Y., Loke, W.-F., Jung, B., Roy, K.","High-frequency modeling of poly-Si thin-film transistors for low-cost RF applications",2012,"IEEE Transactions on Electron Devices","59","9", 6236121,"2296","2301",,5,10.1109/TED.2012.2202238,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865565397&doi=10.1109%2fTED.2012.2202238&partnerID=40&md5=97a8d10a55f42e4b8e24650cd2d3e9c2",Article,Scopus,2-s2.0-84865565397
"Sharad, M., Augustine, C., Panagopoulos, G., Roy, K.","Spin-based neuron model with domain-wall magnets as synapse",2012,"IEEE Transactions on Nanotechnology","11","4", 6210390,"843","853",,53,10.1109/TNANO.2012.2202125,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863749739&doi=10.1109%2fTNANO.2012.2202125&partnerID=40&md5=7bbe2eb19d704482403f24d95efeeced",Article,Scopus,2-s2.0-84863749739
"Sharad, M., Augustine, C., Panagopoulos, G., Roy, K.","Cognitive computing with spin-based neural networks",2012,"Proceedings - Design Automation Conference",,,,"1262","1263",,9,10.1145/2228360.2228594,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863543354&doi=10.1145%2f2228360.2228594&partnerID=40&md5=28dc881fb343051d740734b03436c28c",Conference Paper,Scopus,2-s2.0-84863543354
"Venkataramani, S., Sabne, A., Kozhikkottu, V., Roy, K., Raghunathan, A.","SALSA: Systematic logic synthesis of approximate circuits",2012,"Proceedings - Design Automation Conference",,,,"796","801",,103,10.1145/2228360.2228504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863541914&doi=10.1145%2f2228360.2228504&partnerID=40&md5=cdf0eb6b6b329114c0ad6c8221b64e32",Conference Paper,Scopus,2-s2.0-84863541914
"Park, S.P., Gupta, S., Mojumder, N., Raghunathan, A., Roy, K.","Future cache design using STT MRAMs for improved energy efficiency: Devices, circuits and architecture",2012,"Proceedings - Design Automation Conference",,,,"492","497",,43,10.1145/2228360.2228447,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863554409&doi=10.1145%2f2228360.2228447&partnerID=40&md5=056b9434573db7ba5e2b0739e846183a",Conference Paper,Scopus,2-s2.0-84863554409
"Sharad, M., Gupta, S.K., Raghunathan, S., Irazoqui, P.P., Roy, K.","Low-power architecture for epileptic seizure detection based on reduced complexity DWT",2012,"ACM Journal on Emerging Technologies in Computing Systems","8","2", 10,"","",,1,10.1145/2180878.2180882,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863905313&doi=10.1145%2f2180878.2180882&partnerID=40&md5=4a331e265d871ad2c4642d597aedcd61",Article,Scopus,2-s2.0-84863905313
"Mojumder, N.N., Abraham, D.W., Roy, K., Worledge, D.C.","Magnonic spin-transfer torque MRAM with low power, high speed, and error-free switching",2012,"IEEE Transactions on Magnetics","48","6", 6105574,"2016","2024",,12,10.1109/TMAG.2011.2179982,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861490478&doi=10.1109%2fTMAG.2011.2179982&partnerID=40&md5=10a0749947bced56a777d279278ea750",Article,Scopus,2-s2.0-84861490478
"Gupta, S.K., Park, S.P., Mojumder, N.N., Roy, K.","Layout-aware optimization of STT MRAMs",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176595,"1455","1458",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862106053&partnerID=40&md5=58e223ac49cfa09cbad1f303d4374c16",Conference Paper,Scopus,2-s2.0-84862106053
"Panagopoulos, G., Augustine, C., Roy, K.","A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176592,"1443","1446",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862081949&partnerID=40&md5=cf760393af33a5f4ddbd5fe57d7813f6",Conference Paper,Scopus,2-s2.0-84862081949
"Griffin, W.P., Raghunathan, A., Roy, K.","CLIP: Circuit level IC protection through direct injection of process variations",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","5", 5762649,"791","803",,13,10.1109/TVLSI.2011.2135868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859792581&doi=10.1109%2fTVLSI.2011.2135868&partnerID=40&md5=94cf0682ea7f7f5c0f0399e555da0ce4",Article,Scopus,2-s2.0-84859792581
"Lu, C., Park, S.P., Raghunathan, V., Roy, K.","Low-overhead maximum power point tracking for micro-scale solar energy harvesting systems",2012,"Proceedings of the IEEE International Conference on VLSI Design",,, 6167754,"215","220",,17,10.1109/VLSID.2012.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859883699&doi=10.1109%2fVLSID.2012.73&partnerID=40&md5=6d46f3f93a30e59e4547aa0c2fb385d5",Conference Paper,Scopus,2-s2.0-84859883699
"Lee, D., Roy, K.","Viterbi-based efficient test data compression",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","4", 6171050,"610","619",,13,10.1109/TCAD.2011.2172609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859064443&doi=10.1109%2fTCAD.2011.2172609&partnerID=40&md5=607c2602f6e6fb4f203b113a72c95869",Article,Scopus,2-s2.0-84859064443
"Yadid-Pecht, O., Fish, A., Roy, K.","Editorial special issue on low-power arrays",2012,"IEEE Sensors Journal","12","4", 6145799,"717","719",,,10.1109/JSEN.2011.2166610,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856914757&doi=10.1109%2fJSEN.2011.2166610&partnerID=40&md5=f9643f49ce1a91c709b54f537e26e942",Editorial,Scopus,2-s2.0-84856914757
"Augustine, C., Mojumder, N.N., Fong, X., Choday, S.H., Park, S.P., Roy, K.","Spin-transfer torque MRAMs for low power memories: Perspective and prospective",2012,"IEEE Sensors Journal","12","4", 5727901,"756","766",,26,10.1109/JSEN.2011.2124453,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863141624&doi=10.1109%2fJSEN.2011.2124453&partnerID=40&md5=3125a5d6dbfcf57ef7afae4216f31f49",Review,Scopus,2-s2.0-84863141624
"Kulkarni, J.P., Roy, K.","Ultralow-voltage process-variation-tolerant schmitt-trigger-based SRAM design",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","2", 5704587,"319","332",,51,10.1109/TVLSI.2010.2100834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856277403&doi=10.1109%2fTVLSI.2010.2100834&partnerID=40&md5=f23195191af85e8da06ff16c86244ede",Article,Scopus,2-s2.0-84856277403
"Park, S.P., Lee, D., Roy, K.","Soft-error-resilient FPGAs using built-in 2-D hamming product code",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","2", 5682391,"248","256",,18,10.1109/TVLSI.2010.2095435,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856239189&doi=10.1109%2fTVLSI.2010.2095435&partnerID=40&md5=5423955b71c1f9248f26ca6d2ea9b7e4",Article,Scopus,2-s2.0-84856239189
"Gupta, S.K., Kulkarni, J.P., Datta, S., Roy, K.","Heterojunction intra-band tunnel FETs for low-voltage SRAMs",2012,"IEEE Transactions on Electron Devices","59","12", 6340320,"3533","3542",,6,10.1109/TED.2012.2221127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870293963&doi=10.1109%2fTED.2012.2221127&partnerID=40&md5=077b0b1f7de1aa85a955a7066478037c",Article,Scopus,2-s2.0-84870293963
"Fong, X., Choday, S.H., Roy, K.","Bit-cell level optimization for non-volatile memories using magnetic tunnel junctions and spin-transfer torque switching",2012,"IEEE Transactions on Nanotechnology","11","1", 6035983,"172","181",,51,10.1109/TNANO.2011.2169456,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855642454&doi=10.1109%2fTNANO.2011.2169456&partnerID=40&md5=b58a212af53244ec276dfaccd03b01e7",Article,Scopus,2-s2.0-84855642454
"Karakonstantis, G., Mohapatra, D., Roy, K.","Logic and memory design based on unequal error protection for voltage-scalable, robust and adaptive DSP systems",2012,"Journal of Signal Processing Systems","68","3",,"415","431",,11,10.1007/s11265-011-0631-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907380179&doi=10.1007%2fs11265-011-0631-9&partnerID=40&md5=8ce2dd2be145aac84ede1f9368424d72",Article,Scopus,2-s2.0-84907380179
"Moradi, F., Panagopoulos, G., Karakonstantis, G., Wisland, D., Mahmoodi, H., Madsen, J.K., Roy, K.","Multi-level wordline driver for low power SRAMs in nano-scale CMOS technology",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081419,"326","331",,11,10.1109/ICCD.2011.6081419,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455210200&doi=10.1109%2fICCD.2011.6081419&partnerID=40&md5=ad95a9f0b72956005eabb58266b23f37",Conference Paper,Scopus,2-s2.0-83455210200
"Raychowdhury, A., Augustine, C., Somasekhar, D., Tschanz, J., Roy, K., De, V.","Numerical analysis of a novel MTJ stack for high readability and writability",2011,"European Solid-State Device Research Conference",,, 6044163,"347","350",,,10.1109/ESSDERC.2011.6044163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82955243710&doi=10.1109%2fESSDERC.2011.6044163&partnerID=40&md5=fd347f425b2a6511456fd8856205902d",Conference Paper,Scopus,2-s2.0-82955243710
"Karakonstantis, G., Roy, K.","Low-power and variation-tolerant application-specific system design",2011,"Low-Power Variation-Tolerant Design in Nanometer Silicon",,,,"249","292",,,10.1007/978-1-4419-7418-1_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889985273&doi=10.1007%2f978-1-4419-7418-1_8&partnerID=40&md5=1447f4ae19a331d01b27ce2513c2083b",Book Chapter,Scopus,2-s2.0-84889985273
"Halder, C., Roy, K.","Word &amp; character segmentation for Bangla handwriting analysis &amp; recognition",2011,"Proceedings - 2011 3rd National Conference on Computer Vision, Pattern Recognition, Image Processing and Graphics, NCVPRIPG 2011",,, 6133046,"243","246",,1,10.1109/NCVPRIPG.2011.68,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857172802&doi=10.1109%2fNCVPRIPG.2011.68&partnerID=40&md5=f0f76107129ee6de1e7ddf01e1547df3",Conference Paper,Scopus,2-s2.0-84857172802
"Mungan, E.S., Roy, K.","2D modeling and optimization of excimer laser annealed thin film polysilicon solar cells",2011,"Conference Record of the IEEE Photovoltaic Specialists Conference",,, 6186590,"003059","003064",,3,10.1109/PVSC.2011.6186590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861088400&doi=10.1109%2fPVSC.2011.6186590&partnerID=40&md5=844ce50f7781b5760534ba00e0dfb938",Conference Paper,Scopus,2-s2.0-84861088400
"Das, S., Roy, K., Saha, C.K.","A novel approach for extraction and analysis of variability of baseline",2011,"2011 International Conference on Recent Trends in Information Systems, ReTIS 2011 - Proceedings",,, 6146892,"336","339",,6,10.1109/ReTIS.2011.6146892,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863405378&doi=10.1109%2fReTIS.2011.6146892&partnerID=40&md5=c14dab18a590565a0a553d3f82a454f4",Conference Paper,Scopus,2-s2.0-84863405378
"Gupta, S.K., Choday, S.H., Roy, K.","Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems",2011,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6131659,"32.5.1","32.5.4",,8,10.1109/IEDM.2011.6131659,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863072771&doi=10.1109%2fIEDM.2011.6131659&partnerID=40&md5=ab76495a66a388836c56f302540e1ae6",Conference Paper,Scopus,2-s2.0-84863072771
"Roy, K., Kundu Das, S., Obaidullah, Sk.Md.","Script identification from handwritten document",2011,"Proceedings - 2011 3rd National Conference on Computer Vision, Pattern Recognition, Image Processing and Graphics, NCVPRIPG 2011",,, 6133002,"66","69",,8,10.1109/NCVPRIPG.2011.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857152660&doi=10.1109%2fNCVPRIPG.2011.22&partnerID=40&md5=a893f3b25a1def3b4f41ce8b487f944d",Conference Paper,Scopus,2-s2.0-84857152660
"Venkatesan, R., Agarwal, A., Roy, K., Raghunathan, A.","MACACO: Modeling and analysis of circuits for approximate computing",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105401,"667","673",,66,10.1109/ICCAD.2011.6105401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855774743&doi=10.1109%2fICCAD.2011.6105401&partnerID=40&md5=cc02132e4651e2d8fe290b6e068843e1",Conference Paper,Scopus,2-s2.0-84855774743
"Panagopoulos, G., Augustine, C., Roy, K.","Modeling of dielectric breakdown-induced time-dependent STT-MRAM performance degradation",2011,"Device Research Conference - Conference Digest, DRC",,, 5994447,"125","126",,28,10.1109/DRC.2011.5994447,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866731821&doi=10.1109%2fDRC.2011.5994447&partnerID=40&md5=7c11ebf0b48f43a58ced694cfe3512f1",Conference Paper,Scopus,2-s2.0-84866731821
"Mojumder, N.N., Gupta, S.K., Roy, K.","Dual Pillar Spin Transfer Torque MRAM with tilted magnetic anisotropy for fast and error-free switching and near-disturb-free read operations",2011,"Device Research Conference - Conference Digest, DRC",,, 5994466,"67","68",,4,10.1109/DRC.2011.5994466,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880718325&doi=10.1109%2fDRC.2011.5994466&partnerID=40&md5=a31fb03ae112c04878089ba1a0cdda51",Conference Paper,Scopus,2-s2.0-84880718325
"Goel, A., Ghosh, S., Meterelliyoz, M., Parkhurst, J., Roy, K.","Integrated design &amp; test: Conquering the conflicting requirements of low-power, variation-tolerance and test cost",2011,"Proceedings of the Asian Test Symposium",,, 6114721,"486","491",,,10.1109/ATS.2011.100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856149949&doi=10.1109%2fATS.2011.100&partnerID=40&md5=056e5e2b231ec616f1b98223819653bf",Conference Paper,Scopus,2-s2.0-84856149949
"Moradi, F., Gupta, S.K., Panagopoulos, G., Wisland, D.T., Mahmoodi, H., Roy, K.","Asymmetrically doped FinFETs for low-power robust SRAMs",2011,"IEEE Transactions on Electron Devices","58","12", 6054023,"4241","4249",,40,10.1109/TED.2011.2169678,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82155175615&doi=10.1109%2fTED.2011.2169678&partnerID=40&md5=04c654a0d6cae49fc1034cd5500fa8b0",Article,Scopus,2-s2.0-82155175615
"Augustine, C., Raychowdhury, A., Somasekhar, D., Tschanz, J., De, V., Roy, K.","Design space exploration of typical STT MTJ stacks in memory arrays in the presence of variability and disturbances",2011,"IEEE Transactions on Electron Devices","58","12", 6062390,"4333","4343",,11,10.1109/TED.2011.2169962,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82155166226&doi=10.1109%2fTED.2011.2169962&partnerID=40&md5=3f867c6d4e0cf8eefa22e433ea4fa102",Article,Scopus,2-s2.0-82155166226
"Augustine, C., Raychowdhury, A., Behin-Aein, B., Srinivasan, S., Tschanz, J., De, V.K., Roy, K.","Numerical analysis of domain wall propagation for dense memory arrays",2011,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6131575,"17.6.1","17.6.4",,5,10.1109/IEDM.2011.6131575,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856989729&doi=10.1109%2fIEDM.2011.6131575&partnerID=40&md5=6d0291e0303be9fefad1d34c573d5df6",Conference Paper,Scopus,2-s2.0-84856989729
"Karakonstantis, G., Roy, K.","Voltage over-scaling: A cross-layer design perspective for energy efficient systems",2011,"2011 20th European Conference on Circuit Theory and Design, ECCTD 2011",,, 6043592,"548","551",,6,10.1109/ECCTD.2011.6043592,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80155164884&doi=10.1109%2fECCTD.2011.6043592&partnerID=40&md5=c74c6c6b13941a0e4360f1ef434e3866",Conference Paper,Scopus,2-s2.0-80155164884
"Gupta, S.K., Park, S.P., Roy, K.","Tri-mode independent-gate FinFETs for dynamic voltage/frequency scalable 6T SRAMs",2011,"IEEE Transactions on Electron Devices","58","11", 6026232,"3837","3846",,8,10.1109/TED.2011.2166117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80054954442&doi=10.1109%2fTED.2011.2166117&partnerID=40&md5=67a08e81d5b680aa79a4c6cb4fa97179",Article,Scopus,2-s2.0-80054954442
"Fong, X., Gupta, S.K., Mojumder, N.N., Choday, S.H., Augustine, C., Roy, K.","KNACK: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque MRAM bit-cells",2011,"International Conference on Simulation of Semiconductor Processes and Devices, SISPAD",,, 6035047,"51","54",,55,10.1109/SISPAD.2011.6035047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80054968957&doi=10.1109%2fSISPAD.2011.6035047&partnerID=40&md5=da2a286a60a992ad62aee49d661067de",Conference Paper,Scopus,2-s2.0-80054968957
"Lee, J., Bhagavatula, S., Roy, K., Jung, B.","Self-healing design in deep scaled CMOS technologies",2011,"Midwest Symposium on Circuits and Systems",,, 6026668,"","",,2,10.1109/MWSCAS.2011.6026668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053627462&doi=10.1109%2fMWSCAS.2011.6026668&partnerID=40&md5=69ec55fafca7de6821d4796c10b85833",Conference Paper,Scopus,2-s2.0-80053627462
"Gupta, V., Mohapatra, D., Park, S.P., Raghunathan, A., Roy, K.","IMPACT: IMPrecise adders for low-power approximate computing",2011,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 5993675,"409","414",,126,10.1109/ISLPED.2011.5993675,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052700256&doi=10.1109%2fISLPED.2011.5993675&partnerID=40&md5=0f3197be58eff464c1bffb89dae22764",Conference Paper,Scopus,2-s2.0-80052700256
"Park, S.P., Kim, S.Y., Lee, D., Kim, J.-J., Griffin, W.P., Roy, K.","Column-selection-enabled 8T SRAM array with 1R/1W multi-port operation for DVFS-enabled processors",2011,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 5993654,"303","308",,13,10.1109/ISLPED.2011.5993654,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052738119&doi=10.1109%2fISLPED.2011.5993654&partnerID=40&md5=04f0386eefd36db5cfc590eb9ade405b",Conference Paper,Scopus,2-s2.0-80052738119
"Chippa, V., Raghunathan, A., Roy, K., Chakradhar, S.","Dynamic effort scaling: Managing the quality-efficiency tradeoff",2011,"Proceedings - Design Automation Conference",,, 5981982,"603","608",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052659613&partnerID=40&md5=2047551046ff0b4a44c26f01a846199d",Conference Paper,Scopus,2-s2.0-80052659613
"Karakonstantis, G., Bellas, N., Antonopoulos, C., Tziantzioulis, G., Gupta, V., Roy, K.","Significance driven computation on next-generation unreliable platforms",2011,"Proceedings - Design Automation Conference",,, 5981948,"290","291",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052666222&partnerID=40&md5=4ce2dd8a1c3e9d532aa3ce8f6a4c3ea5",Conference Paper,Scopus,2-s2.0-80052666222
"Dighe, S., Gupta, S., De, V., Vangal, S., Borkar, N., Borkar, S., Roy, K.","A 45nm 48-core IA processor with variation-aware scheduling and optimal core mapping",2011,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 5986132,"250","251",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052678519&partnerID=40&md5=41c837c276c2247b2980f84526d9e908",Conference Paper,Scopus,2-s2.0-80052678519
"Lu, C., Raghunathan, V., Roy, K.","Efficient design of micro-scale energy harvesting systems",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","3", 6008509,"254","266",,41,10.1109/JETCAS.2011.2162161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81255209080&doi=10.1109%2fJETCAS.2011.2162161&partnerID=40&md5=e88d0a78ed6fe91fd382246ea93e9b4a",Article,Scopus,2-s2.0-81255209080
"MacIi, E., Narayanan, V., Roy, K.","Guest editorial advances in design of energy-efficient circuits and systems (second issue)",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","3", 6054031,"205","207",,,10.1109/JETCAS.2011.2170596,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81255151134&doi=10.1109%2fJETCAS.2011.2170596&partnerID=40&md5=f90885bd24111291c95f72eadca3b059",Editorial,Scopus,2-s2.0-81255151134
"Kulkarni, J.P., Goel, A., Ndai, P., Roy, K.","A read-disturb-free, differential sensing 1R/1W Port, 8T bitcell array",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","9", 5613972,"1727","1730",,13,10.1109/TVLSI.2010.2055169,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960984427&doi=10.1109%2fTVLSI.2010.2055169&partnerID=40&md5=47fe64ecf48edf004c0eea4286b287f5",Article,Scopus,2-s2.0-79960984427
"Lee, D., Roy, K.","Viterbi-based efficient test data compression",2011,"Proceedings - 16th IEEE European Test Symposium, ETS 2011",,, 5957950,"204","",,1,10.1109/ETS.2011.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051960822&doi=10.1109%2fETS.2011.12&partnerID=40&md5=9dc39ac846469b2626841e1b2fb6e55b",Conference Paper,Scopus,2-s2.0-80051960822
"Venkatesan, R., Chippa, V.K., Augustine, C., Roy, K., Raghunathan, A.","Energy efficient many-core processor for recognition and mining using spin-based memory",2011,"Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011",,, 5941493,"122","128",,10,10.1109/NANOARCH.2011.5941493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961181353&doi=10.1109%2fNANOARCH.2011.5941493&partnerID=40&md5=0b2122508a1da96ace66aa52707fa65f",Conference Paper,Scopus,2-s2.0-79961181353
"Augustine, C., Panagopoulos, G., Behin-Aein, B., Srinivasan, S., Sarkar, A., Roy, K.","Low-power functionality enhanced computation architecture using spin-based devices",2011,"Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011",,, 5941494,"129","136",,46,10.1109/NANOARCH.2011.5941494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961205210&doi=10.1109%2fNANOARCH.2011.5941494&partnerID=40&md5=2f6cd65ef47181da0b9043ceb8a35398",Conference Paper,Scopus,2-s2.0-79961205210
"Panagopoulos, G.D., Roy, K.","A three-dimensional physical model for V<inf>th</inf> variations considering the combined effect of NBTI and RDF",2011,"IEEE Transactions on Electron Devices","58","8", 5872018,"2337","2346",,8,10.1109/TED.2011.2148720,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960842685&doi=10.1109%2fTED.2011.2148720&partnerID=40&md5=c3514a5f77d7e7ca1f87f3aae4e8a532",Article,Scopus,2-s2.0-79960842685
"Ghosh, S., Roy, K.","Novel low overhead post-silicon self-correction technique for parallel prefix adders using selective redundancy and adaptive clocking",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","8", 5491281,"1504","1507",,5,10.1109/TVLSI.2010.2051169,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961007341&doi=10.1109%2fTVLSI.2010.2051169&partnerID=40&md5=b950530a33ecb48af89eed099c44edad",Article,Scopus,2-s2.0-79961007341
"Chang, I.J., Kim, J.-J., Kim, K., Roy, K.","Robust level converter for sub-threshold/super-threshold operation:100 mV to 2.5 v",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","8", 5540270,"1429","1437",,16,10.1109/TVLSI.2010.2051240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960994384&doi=10.1109%2fTVLSI.2010.2051240&partnerID=40&md5=dc47734ded6e9473e497a0f1726c2dd9",Article,Scopus,2-s2.0-79960994384
"Lee, D., Park, S.P., Goel, A., Roy, K.","Memory-based embedded digital ATE",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783732,"266","271",,6,10.1109/VTS.2011.5783732,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959651736&doi=10.1109%2fVTS.2011.5783732&partnerID=40&md5=348910ebf4acf308f2496f33aedb6788",Conference Paper,Scopus,2-s2.0-79959651736
"Augustine, C., Fong, X., Behin-Aein, B., Roy, K.","Ultra-low power nanomagnet-based computing: A system-level perspective",2011,"IEEE Transactions on Nanotechnology","10","4", 5582293,"778","788",,19,10.1109/TNANO.2010.2079941,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960221355&doi=10.1109%2fTNANO.2010.2079941&partnerID=40&md5=e2a2655e30e7bb6f1b12f9da7e944b6a",Article,Scopus,2-s2.0-79960221355
"Alam, M.A., Roy, K., Augustine, C.","Reliability- and Process-variation aware design of integrated circuits - A broader perspective",2011,"IEEE International Reliability Physics Symposium Proceedings",,, 5784500,"4A.1.1","4A.1.11",,20,10.1109/IRPS.2011.5784500,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959306535&doi=10.1109%2fIRPS.2011.5784500&partnerID=40&md5=53186c4422de5c20924c3e0161f84aa6",Conference Paper,Scopus,2-s2.0-79959306535
"Kim, S.Y., Baytok, S., Roy, K.","Scaled LTPS TFTs for low-cost low-power applications",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770812,"745","750",,3,10.1109/ISQED.2011.5770812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959213454&doi=10.1109%2fISQED.2011.5770812&partnerID=40&md5=91a196e198a284d7ac5f53f18c1785f0",Conference Paper,Scopus,2-s2.0-79959213454
"Kim, S.Y., Baytok, S., Roy, K.","Thin-BOX poly-Si thin-film transistors for CMOS-compatible analog operations",2011,"IEEE Transactions on Electron Devices","58","6", 5742689,"1687","1695",,5,10.1109/TED.2011.2127480,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957630534&doi=10.1109%2fTED.2011.2127480&partnerID=40&md5=2da6025544752e9350867aad647e2492",Article,Scopus,2-s2.0-79957630534
"Macii, E., Narayanan, V., Roy, K.","Guest editorial advances in design of energy-efficient circuits and systems (first issue)",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","2", 5979163,"73","75",,,10.1109/JETCAS.2011.2162865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052074506&doi=10.1109%2fJETCAS.2011.2162865&partnerID=40&md5=8fc9b26d05f99fcf8fb93a87d6e3df40",Editorial,Scopus,2-s2.0-80052074506
"Lu, C., Park, S.P., Raghunathan, V., Roy, K.","Stage number optimization for switched capacitor power converters in micro-scale energy harvesting",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763131,"770","775",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957544866&partnerID=40&md5=300a7df5d4430a5ac2b3771d004fa538",Conference Paper,Scopus,2-s2.0-79957544866
"Mohapatra, D., Chippa, V.K., Raghunathan, A., Roy, K.","Design of voltage-scalable meta-functions for approximate computing",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763154,"950","955",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957536506&partnerID=40&md5=e02684b8b674562fdd53c4bf38df68ec",Conference Paper,Scopus,2-s2.0-79957536506
"Raghunathan, S., Gupta, S.K., Markandeya, H.S., Irazoqui, P.P., Roy, K.","Ultra low-power algorithm design for implantable devices: Application to epilepsy prostheses",2011,"Journal of Low Power Electronics and Applications","1","1",,"175","203",,5,10.3390/jlpea1010175,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455217367&doi=10.3390%2fjlpea1010175&partnerID=40&md5=40d1bb788164f0b2bd30720615f15999",Review,Scopus,2-s2.0-83455217367
"Mojumder, N.N., Gupta, S.K., Choday, S.H., Nikonov, D.E., Roy, K.","A three-terminal dual-pillar STT-MRAM for high-performance robust memory applications",2011,"IEEE Transactions on Electron Devices","58","5", 5739108,"1508","1516",,27,10.1109/TED.2011.2116024,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955546163&doi=10.1109%2fTED.2011.2116024&partnerID=40&md5=d520d1f635251b962ee021a464576863",Article,Scopus,2-s2.0-79955546163
"Ho, C.-H., Lu, C., Mohapatra, D., Roy, K.","Variation-tolerant and self-repair design methodology for low temperature polycrystalline silicon liquid crystal and organic light emitting diode displays",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722276,"695","700",,5,10.1109/ASPDAC.2011.5722276,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952968357&doi=10.1109%2fASPDAC.2011.5722276&partnerID=40&md5=2929cf7b762aa6679d4984bd1dc11b18",Conference Paper,Scopus,2-s2.0-79952968357
"Karakonstantis, G., Chatterjee, A., Roy, K.","Containing the nanometer ""pandora-box"": Cross-layer design techniques for variation aware low power systems",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","1", 5766061,"19","29",,7,10.1109/JETCAS.2011.2135590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957803732&doi=10.1109%2fJETCAS.2011.2135590&partnerID=40&md5=9c2012bd0b44de1ee99c5f9a9f46c9f7",Article,Scopus,2-s2.0-79957803732
"Lee, C., Srisungsitthisunti, P., Park, S., Kim, S., Xu, X., Roy, K., Janes, D.B., Zhou, C., Ju, S., Qi, M.","Control of current saturation and threshold voltage shift in indium oxide nanowire transistors with femtosecond laser annealing",2011,"ACS Nano","5","2",,"1095","1101",,14,10.1021/nn102723w,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951902604&doi=10.1021%2fnn102723w&partnerID=40&md5=91f61a6f8241074dbef7ddd8ddda28aa",Article,Scopus,2-s2.0-79951902604
"Panagopoulos, G., Roy, K.","A physics-based three-dimensional analytical model for RDF-induced threshold voltage variations",2011,"IEEE Transactions on Electron Devices","58","2", 5667055,"392","403",,13,10.1109/TED.2010.2093140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79151485023&doi=10.1109%2fTED.2010.2093140&partnerID=40&md5=2bdea2c21bab9f2b165bca06dd18b9d0",Article,Scopus,2-s2.0-79151485023
"Chang, I.J., Mohapatra, D., Roy, K.","A Priority-based 6T/8T hybrid SRAM architecture for aggressive voltage scaling in video applications",2011,"IEEE Transactions on Circuits and Systems for Video Technology","21","2", 5686921,"101","112",,49,10.1109/TCSVT.2011.2105550,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952010981&doi=10.1109%2fTCSVT.2011.2105550&partnerID=40&md5=2e44e45bf2b96a83810e5884bad256e4",Article,Scopus,2-s2.0-79952010981
"Goel, A., Gupta, S.K., Roy, K.","Asymmetric drain spacer extension (ADSE) FinFETs for low-power and robust SRAMs",2011,"IEEE Transactions on Electron Devices","58","2", 5643924,"296","308",,56,10.1109/TED.2010.2090421,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79151478067&doi=10.1109%2fTED.2010.2090421&partnerID=40&md5=5f3d1ff6575a5f996cad63970518e90d",Article,Scopus,2-s2.0-79151478067
"Moradi, F., Augustine, C., Goel, A., Karakonstantis, G., Cao, T.V., Wisland, D., Mahmoodi, H., Roy, K.","Data-dependant sense-amplifier flip-flop for low power applications",2010,"Proceedings of the Custom Integrated Circuits Conference",,, 5617468,"","",,2,10.1109/CICC.2010.5617468,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649867612&doi=10.1109%2fCICC.2010.5617468&partnerID=40&md5=2e5cf5245f96a829065280e4ed3c52d0",Conference Paper,Scopus,2-s2.0-78649867612
"Kulkarni, J.P., Roy, K.","Technology/circuit co-design for III-V FETs",2010,"Fundamentals of III-V Semiconductor MOSFETs",,,,"423","441",,,10.1007/978-1-4419-1547-4_14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892270719&doi=10.1007%2f978-1-4419-1547-4_14&partnerID=40&md5=c0dc94d552741ce1a76860f07783af05",Book Chapter,Scopus,2-s2.0-84892270719
"Roy, K., Bhunia, S.","Low-Power design techniques and test implications",2010,"Power-Aware Testing and Test Strategies for Low Power Devices",,,,"213","242",,,10.1007/978-1-4419-0928-2_7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892219694&doi=10.1007%2f978-1-4419-0928-2_7&partnerID=40&md5=c46da4cce09bf2c189a0a44c1e17f1b3",Book Chapter,Scopus,2-s2.0-84892219694
"Gupta, V., Karakonstantis, G., Mohapatra, D., Roy, K.","VEDA: Variation-aware energy-efficient discrete Wavelet Transform architecture",2010,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5647753,"260","265",,,10.1109/ICCD.2010.5647753,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650731389&doi=10.1109%2fICCD.2010.5647753&partnerID=40&md5=e46f9f18507c9351d6c0f5f975edba68",Conference Paper,Scopus,2-s2.0-78650731389
"Roy, K., Alaei, A., Pal, U.","Word-wise handwritten Persian and Roman script identification",2010,"Proceedings - 12th International Conference on Frontiers in Handwriting Recognition, ICFHR 2010",,, 5693634,"628","633",,8,10.1109/ICFHR.2010.103,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951688581&doi=10.1109%2fICFHR.2010.103&partnerID=40&md5=a275fba3e821cb96d01485132d596b9d",Conference Paper,Scopus,2-s2.0-79951688581
"Li, J., Ndai, P., Goel, A., Salahuddin, S., Roy, K.","Design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","12", 5272386,"1710","1723",,61,10.1109/TVLSI.2009.2027907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649493955&doi=10.1109%2fTVLSI.2009.2027907&partnerID=40&md5=123a1eab4f8bfb982e09f22884a54322",Article,Scopus,2-s2.0-78649493955
"Augustine, C., Raychowdhury, A., Somasekhar, D., Tschanz, J., Roy, K., De, V.K.","Numerical analysis of typical STT-MTJ stacks for 1T-1R memory arrays",2010,"Technical Digest - International Electron Devices Meeting, IEDM",,, 5703416,"22.7.1","22.7.4",,6,10.1109/IEDM.2010.5703416,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951849381&doi=10.1109%2fIEDM.2010.5703416&partnerID=40&md5=bf6b87113b6306c0c5f93d56e3e07d64",Conference Paper,Scopus,2-s2.0-79951849381
"Mojumder, N.N., Augustine, C., Nikonov, D.E., Roy, K.","Effect of quantum confinement on spin transport and magnetization dynamics in dual barrier spin transfer torque magnetic tunnel junctions",2010,"Journal of Applied Physics","108","10", 104306,"","",,28,10.1063/1.3503882,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650285376&doi=10.1063%2f1.3503882&partnerID=40&md5=fe6a774369dce43fefe260c3c1a4d854",Conference Paper,Scopus,2-s2.0-78650285376
"Vatajelu, E.I., Panagopoulos, G., Roy, K., Figneras, J.","Parametric failure analysis of embedded SRAMs using fast &amp; accurate dynamic analysis",2010,"2010 15th IEEE European Test Symposium, ETS'10",,, 5512778,"69","74",,12,10.1109/ETSYM.2010.5512778,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78049251404&doi=10.1109%2fETSYM.2010.5512778&partnerID=40&md5=81fc08e7b77c681aceefce3a8fccf321",Conference Paper,Scopus,2-s2.0-78049251404
"Chang, I.J., Park, J., Kang, K., Roy, K.","Fast and accurate estimation of SRAM read and hold failure probability using critical point sampling",2010,"IET Circuits, Devices and Systems","4","6",,"469","478",,4,10.1049/iet-cds.2010.0137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149374043&doi=10.1049%2fiet-cds.2010.0137&partnerID=40&md5=272706f7c4613035c6805340ac8d2a95",Article,Scopus,2-s2.0-78149374043
"Raghunathan, S., Gupta, S.K., Markandeya, H.S., Roy, K., Irazoqui, P.P.","A hardware-algorithm co-design approach to optimize seizure detection algorithms for implantable applications",2010,"Journal of Neuroscience Methods","193","1",,"106","117",,14,10.1016/j.jneumeth.2010.08.008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957688450&doi=10.1016%2fj.jneumeth.2010.08.008&partnerID=40&md5=5d24be718024c399d5d671ab36d57de0",Article,Scopus,2-s2.0-77957688450
"Karakonstantis, G., Augustine, C., Roy, K.","A self-consistent model to estimate NBTI degradation and a comprehensive on-line system lifetime enhancement technique",2010,"Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, IOLTS 2010",,, 5560240,"3","8",,6,10.1109/IOLTS.2010.5560240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957980105&doi=10.1109%2fIOLTS.2010.5560240&partnerID=40&md5=c86424a412d844aea93711f4022cc0af",Conference Paper,Scopus,2-s2.0-77957980105
"Karakonstantis, G., Panagopoulos, G., Roy, K.","HERQULES: System level cross-layer design exploration for efficient energy-quality trade-offs",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"117","122",,9,10.1145/1840845.1840871,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957956591&doi=10.1145%2f1840845.1840871&partnerID=40&md5=a9c413db320c05145ba939ae1b4c5849",Conference Paper,Scopus,2-s2.0-77957956591
"Lu, C., Park, S.P., Raghunathan, V., Roy, K.","Analysis and design of ultra low power thermoelectric energy harvesting systems",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"183","188",,20,10.1145/1840845.1840882,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957951367&doi=10.1145%2f1840845.1840882&partnerID=40&md5=3f759dc71d637667fb9067b42515c60a",Conference Paper,Scopus,2-s2.0-77957951367
"Markandeya, H., Karakonstantis, G., Raghunathan, S., Irazoqui, P., Roy, K.","Low-power DWT-based quasi-averaging algorithm and architecture for epileptic seizure detection",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"301","306",,12,10.1145/1840845.1840907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957937484&doi=10.1145%2f1840845.1840907&partnerID=40&md5=5b2b8eff3c7e0aaafcae06d3b5e678c1",Conference Paper,Scopus,2-s2.0-77957937484
"Gao, Y., Augustine, C., Nikonov, D.E., Roy, K., Lundstrom, M.S.","Realistic spin-FET performance assessment for reconfigurable logic circuits",2010,"Digest of Technical Papers - Symposium on VLSI Technology",,, 5556193,"117","118",,2,10.1109/VLSIT.2010.5556193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957861436&doi=10.1109%2fVLSIT.2010.5556193&partnerID=40&md5=0fcf4e972584cd303317b289d9c53cf9",Conference Paper,Scopus,2-s2.0-77957861436
"Mojumder, N.N., Augustine, C., Nikonov, D.E., Roy, K.","Spin torques estimation and magnetization dynamics in dual barrier resonant tunneling penta-layer magnetic tunnel junctions",2010,"Device Research Conference - Conference Digest, DRC",,, 5551855,"93","94",,2,10.1109/DRC.2010.5551855,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957606269&doi=10.1109%2fDRC.2010.5551855&partnerID=40&md5=b9f2887eca2114c471f062342499a13f",Conference Paper,Scopus,2-s2.0-77957606269
"Ghosh, S., Roy, K.","Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era",2010,"Proceedings of the IEEE","98","10", 5551169,"1718","1751",,90,10.1109/JPROC.2010.2057230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957012605&doi=10.1109%2fJPROC.2010.2057230&partnerID=40&md5=5af562dad6466d6f207a4ccd47085b59",Article,Scopus,2-s2.0-77957012605
"Karakonstantis, G., Banerjee, N., Roy, K.","Process-variation resilient and voltage-scalable dct architecture for robust low-power computing",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","10", 5325663,"1461","1470",,25,10.1109/TVLSI.2009.2025279,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957570471&doi=10.1109%2fTVLSI.2009.2025279&partnerID=40&md5=e065fbe3f14cfd0f2ffe5a785b649134",Article,Scopus,2-s2.0-77957570471
"Chippa, V.K., Mohapatra, D., Raghunathan, A., Roy, K., Chakradhar, S.T.","Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency",2010,"Proceedings - Design Automation Conference",,,,"555","560",,85,10.1145/1837274.1837411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956193467&doi=10.1145%2f1837274.1837411&partnerID=40&md5=3c75cb5eb29f54542b122bdf0ebac92e",Conference Paper,Scopus,2-s2.0-77956193467
"Ghosh, S., Mohapatra, D., Karakonstantis, G., Roy, K.","Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","9", 5291701,"1301","1309",,13,10.1109/TVLSI.2009.2022531,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956230601&doi=10.1109%2fTVLSI.2009.2022531&partnerID=40&md5=18e1c08059bcab6a19578c096a428562",Article,Scopus,2-s2.0-77956230601
"Lu, C., Raghunathan, V., Roy, K.","Maximum power point considerations in micro-scale solar energy harvesting systems",2010,"ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems",,, 5537888,"273","276",,34,10.1109/ISCAS.2010.5537888,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955997543&doi=10.1109%2fISCAS.2010.5537888&partnerID=40&md5=81fd70e0f50662126739f9a5dc6ff235",Conference Paper,Scopus,2-s2.0-77955997543
"Mojumder, N.N., Augustine, C., Roy, K.","Self-consistent transport-magnetic simulation and benchmarking of hybrid spin-torque driven Magnetic Tunnel Junctions (MTJs)",2010,"Biennial University/Government/Industry Microelectronics Symposium - Proceedings",,, 5508921,"","",,1,10.1109/UGIM.2010.5508921,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955734240&doi=10.1109%2fUGIM.2010.5508921&partnerID=40&md5=e4b389c33c3c49204f3ca80bcdc05474",Conference Paper,Scopus,2-s2.0-77955734240
"Narasimhan, S., Du, D., Subhra Chakraborty, R., Paul, S., Wolff, F., Papachristou, C., Roy, K., Bhunia, S.","Multiple-parameter side-channel analysis: A non-invasive hardware Trojan detection approach",2010,"Proceedings of the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2010",,, 5513122,"13","18",,72,10.1109/HST.2010.5513122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955753636&doi=10.1109%2fHST.2010.5513122&partnerID=40&md5=4927183cd6445fa060da2ef9d66901d0",Conference Paper,Scopus,2-s2.0-77955753636
"Augustine, C., Fong, X., Roy, K.","Dual ferroelectric capacitor architecture and its application to TAG RAM",2010,"2010 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2010",,, 5510750,"24","28",,,10.1109/ICICDT.2010.5510750,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955595306&doi=10.1109%2fICICDT.2010.5510750&partnerID=40&md5=eb51ed9559ea9197a171d502bcd69df8",Conference Paper,Scopus,2-s2.0-77955595306
"Ndai, P., Goel, A., Roy, K.","A scalable circuit-architecture co-design to improve memory yield for high-performance processors",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","8", 5291698,"1209","1219",,6,10.1109/TVLSI.2009.2022628,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955175302&doi=10.1109%2fTVLSI.2009.2022628&partnerID=40&md5=14b111b93c0b1a45ae161d960dcbc853",Article,Scopus,2-s2.0-77955175302
"Lu, C., Park, S.P., Raghunathan, V., Roy, K.","Efficient power conversion for ultra low voltage micro scale energy transducers",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457066,"1602","1607",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953112155&partnerID=40&md5=d95e8952930507828f1199294ee72e9f",Conference Paper,Scopus,2-s2.0-77953112155
"Kulkarni, J.P., Augustine, C., Jung, B., Roy, K.","Nano spiral inductors for low-power digital spintronic circuits",2010,"IEEE Transactions on Magnetics","46","6", 5467537,"1898","1901",,5,10.1109/TMAG.2010.2046020,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952864834&doi=10.1109%2fTMAG.2010.2046020&partnerID=40&md5=fe884f54aacbc86fa526fd3d85438349",Conference Paper,Scopus,2-s2.0-77952864834
"Meterelliyoz, M., Goel, A., Kulkarni, J.P., Roy, K.","Accurate characterization of random process variations using a robust low-voltage high-sensitivity sensor featuring replica-bias circuit",2010,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","53",, 5433991,"186","187",,5,10.1109/ISSCC.2010.5433991,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952209102&doi=10.1109%2fISSCC.2010.5433991&partnerID=40&md5=0d63f7e1a5f67feeee46812863a8e4a8",Conference Paper,Scopus,2-s2.0-77952209102
"Park, J., Choi, J.H., Roy, K.","Dynamic bit-width adaptation in DCT: An approach to trade off image quality and computation energy",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","5", 5109472,"787","793",,40,10.1109/TVLSI.2009.2016839,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951877211&doi=10.1109%2fTVLSI.2009.2016839&partnerID=40&md5=86bcb5d23a713704c746e6bbb7dcf593",Article,Scopus,2-s2.0-77951877211
"Choi, J.H., Kim, B.G., Dasgupta, A., Roy, K.","Improved clock-gating control scheme for transparent pipeline",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419847,"401","406",,3,10.1109/ASPDAC.2010.5419847,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951219421&doi=10.1109%2fASPDAC.2010.5419847&partnerID=40&md5=0371d3469c645d5e4f6c775be62259a7",Conference Paper,Scopus,2-s2.0-77951219421
"Lu, C., Raghunathan, V., Roy, K.","Micro-scale energy harvesting: A system design perspective",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419913,"89","94",,22,10.1109/ASPDAC.2010.5419913,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951227644&doi=10.1109%2fASPDAC.2010.5419913&partnerID=40&md5=deca9f998cf3fd52c1b0fd56ebdca6b5",Conference Paper,Scopus,2-s2.0-77951227644
"Roy, K., Jung, B., Raghunathan, A.","Integrated systems in the more-than-moore era: Designing low-cost energy-efficient systems using heterogeneous components",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401464,"464","469",,8,10.1109/VLSI.Design.2010.84,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949981338&doi=10.1109%2fVLSI.Design.2010.84&partnerID=40&md5=e2a2443ab57227bce5c9d729774cad29",Conference Paper,Scopus,2-s2.0-77949981338
"Choi, S.H., Kang, K., Dartu, F., Roy, K.","Timed input pattern generation for an accurate delay calculation under multiple input switching",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","3", 5419235,"497","501",,,10.1109/TCAD.2009.2035482,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649142057&doi=10.1109%2fTCAD.2009.2035482&partnerID=40&md5=e80d2c34556edb680bec3f67bd69ba66",Article,Scopus,2-s2.0-77649142057
"Meterelliyoz, M., Song, P., Stellari, F., Kulkarni, J.P., Roy, K.","Characterization of random process variations using ultralow-power, high-sensitivity, bias-free sub-threshold process sensor",2010,"IEEE Transactions on Circuits and Systems I: Regular Papers","57","8", 5409540,"1838","1847",,16,10.1109/TCSI.2009.2037449,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955656799&doi=10.1109%2fTCSI.2009.2037449&partnerID=40&md5=dc738ef8d642c2496de5f25f95024259",Article,Scopus,2-s2.0-77955656799
"Hwang, M.-E., Roy, K.","ABRM: Adaptive β-ratio modulation for process-tolerant ultradynamic voltage scaling",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","2", 4814475,"281","290",,18,10.1109/TVLSI.2008.2010767,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-75549088188&doi=10.1109%2fTVLSI.2008.2010767&partnerID=40&md5=5af88f41b27574788408840856921965",Article,Scopus,2-s2.0-75549088188
"Kang, K., Park, S.P., Kim, K., Roy, K.","On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","2", 4814493,"270","280",,40,10.1109/TVLSI.2008.2010399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-75549086869&doi=10.1109%2fTVLSI.2008.2010399&partnerID=40&md5=668d059d8fed6a1f8c17ef328dab4323",Article,Scopus,2-s2.0-75549086869
"Gupta, S.K., Raychowdhury, A., Roy, K.","Digital computation in subthreshold region for ultralow-power operation: A device-circuit-architecture codesign perspective",2010,"Proceedings of the IEEE","98","2", 5395762,"160","190",,46,10.1109/JPROC.2009.2035060,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-75649123791&doi=10.1109%2fJPROC.2009.2035060&partnerID=40&md5=dde08463bd3f27ce4a70560cf120f8d7",Article,Scopus,2-s2.0-75649123791
"Chang, I.J., Park, S.P., Roy, K.","Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation",2010,"IEEE Journal of Solid-State Circuits","45","2", 5405151,"401","410",,42,10.1109/JSSC.2009.2036764,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76849102941&doi=10.1109%2fJSSC.2009.2036764&partnerID=40&md5=935c290dcdb87db35e1de3cb9eb06420",Article,Scopus,2-s2.0-76849102941
"Wang, Y., Mahmoodi, H., Chiou, L.-Y., Choo, H., Park, J., Jeong, W., Roy, K.","Energy-efficient hardware architecture and VLSI implementation of a polyphase channelizer with applications to subband adaptive filtering",2010,"Journal of Signal Processing Systems","58","2",,"125","137",,8,10.1007/s11265-008-0323-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951209305&doi=10.1007%2fs11265-008-0323-2&partnerID=40&md5=704568ada30f44af750967871d1b9eda",Article,Scopus,2-s2.0-77951209305
"Meterelliyoz, M., Kulkarni, J.P., Roy, K.","Analysis of SRAM and eDRAM cache memories under spatial temperature variations",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","1", 5356299,"2","13",,8,10.1109/TCAD.2009.2035535,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249137338&doi=10.1109%2fTCAD.2009.2035535&partnerID=40&md5=d521dd9b6d58a8ea7324f874e0601180",Article,Scopus,2-s2.0-73249137338
"Mojumder, N.N., Mukhopadhyay, S., Kim, J.-J., Chuang, C.-T., Roy, K.","Self-repairing SRAM using on-chip detection and compensation",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","1", 4811934,"75","84",,8,10.1109/TVLSI.2008.2008808,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249123109&doi=10.1109%2fTVLSI.2008.2008808&partnerID=40&md5=5ca57012c0fc05feda787b863c0e5d19",Article,Scopus,2-s2.0-73249123109
"Chen, Y., Li, H., Koh, C.-K., Li, J., Roy, K., Sun, G., Xie, Y.","Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","11",,"1621","1624",,3,10.1109/TVLSI.2009.2026280,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008052541&doi=10.1109%2fTVLSI.2009.2026280&partnerID=40&md5=949619fd80fb72e7970570be68355733",Article,Scopus,2-s2.0-85008052541
"Ndai, P., Rafique, N., Thottethodi, M., Ghosh, S., Bhunia, S., Roy, K.","Trifecta: A nonspeculative scheme to exploit common, data-dependent subcritical paths",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","1", 4895686,"53","65",,15,10.1109/TVLSI.2008.2007491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249132776&doi=10.1109%2fTVLSI.2008.2007491&partnerID=40&md5=9873569e0356c35d7a217d75ba64f8a8",Article,Scopus,2-s2.0-73249132776
"Panagopoulos, G., Roy, K.","A physical 3-D analytical model for the threshold voltage considering RDF",2009,"Device Research Conference - Conference Digest, DRC",,, 5354849,"81","82",,3,10.1109/DRC.2009.5354849,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76549109988&doi=10.1109%2fDRC.2009.5354849&partnerID=40&md5=a90d1fa81eed7c5067854a5c16719b12",Conference Paper,Scopus,2-s2.0-76549109988
"Goel, A., Gupta, S., Bansal, A., Chiang, M.-H., Roy, K.","Double-Gate MOSFETs with aymmetric drain underlap: A device-circuit co-design and optimization perspective for SRAM",2009,"Device Research Conference - Conference Digest, DRC",,, 5354884,"57","58",,6,10.1109/DRC.2009.5354884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76549118823&doi=10.1109%2fDRC.2009.5354884&partnerID=40&md5=e2e094d2f4ac2f0aa81dbeccfcb6d885",Conference Paper,Scopus,2-s2.0-76549118823
"Pal, U., Roy, R.K., Roy, K., Kimura, F.","Indian multi-script full pin-code string recognition for postal automation",2009,"Proceedings of the International Conference on Document Analysis and Recognition, ICDAR",,, 5277632,"456","460",,14,10.1109/ICDAR.2009.171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71249122746&doi=10.1109%2fICDAR.2009.171&partnerID=40&md5=947a903b24a698755fb7eb0fbd25f8ca",Conference Paper,Scopus,2-s2.0-71249122746
"Goel, A., Ndai, P., Kulkarni, J.P., Roy, K.","REad/access-preferred (REAP) SRAM - Architecture-aware bit cell design for improved yield and lower V MIN",2009,"Proceedings of the Custom Integrated Circuits Conference",,, 5280794,"503","506",,1,10.1109/CICC.2009.5280794,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049109376&doi=10.1109%2fCICC.2009.5280794&partnerID=40&md5=8265c17586903fea33c896cd33aed235",Conference Paper,Scopus,2-s2.0-74049109376
"Karakonstantis, G., Mohapatra, D., Roy, K.","System level DSP synthesis using voltage overscaling, unequal error protection &amp; adaptive quality tuning",2009,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,, 5336238,"133","138",,19,10.1109/SIPS.2009.5336238,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74749108011&doi=10.1109%2fSIPS.2009.5336238&partnerID=40&md5=b46602bd7464ea95ee4dc209f6ba3960",Conference Paper,Scopus,2-s2.0-74749108011
"Park, S.P., Roy, K., Kang, K.","Reliability implications of bias-temperature instability in digital ICs",2009,"IEEE Design and Test of Computers","26","6",,"8","17",,43,10.1109/MDT.2009.154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249136320&doi=10.1109%2fMDT.2009.154&partnerID=40&md5=919a994b59c2e8ec3a1a33427ce077a1",Article,Scopus,2-s2.0-73249136320
"Chen, Y., Li, H., Roy, K., Koh, C.-K.","Gated decap: Gate leakage control of on-chip decoupling capacitors in scaled technologies",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","12", 4806134,"1749","1752",,3,10.1109/TVLSI.2008.2007843,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70549086046&doi=10.1109%2fTVLSI.2008.2007843&partnerID=40&md5=0284502b858ad439f884329291371f9f",Article,Scopus,2-s2.0-70549086046
"Roy, K., Kulkarni, J., Hwang, M.","Low-voltage process-adaptive logic and memory arrays for ultralow-power sensor nodes",2009,"Proceedings of IEEE Sensors",,, 5398200,"185","188",,1,10.1109/ICSENS.2009.5398200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951094365&doi=10.1109%2fICSENS.2009.5398200&partnerID=40&md5=880a9ab6d29960fe6bb8d0c080d72851",Conference Paper,Scopus,2-s2.0-77951094365
"Pal, U., Roy, K., Kimura, F.","A lexicon-driven handwritten city-name recognition scheme for Indian postal automation",2009,"IEICE Transactions on Information and Systems","E92-D","5",,"1146","1158",,11,10.1587/transinf.E92.D.1146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950318878&doi=10.1587%2ftransinf.E92.D.1146&partnerID=40&md5=f9fbd59220de26a62b6aab45865bbf22",Article,Scopus,2-s2.0-77950318878
"Augustine, C., Behin-Aein, B., Roy, K.","Nano-magnet based ultra-low power logic design using non-majority gates",2009,"2009 9th IEEE Conference on Nanotechnology, IEEE NANO 2009",,, 5394642,"870","873",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950968374&partnerID=40&md5=960961f86278c071165b064aa617577e",Conference Paper,Scopus,2-s2.0-77950968374
"Kapoor, B., Edwards, J.M., Hemmady, S., Verma, S., Roy, K.","Tutorial: SoC power management verification and testing issues",2009,"Proceedings - International Workshop on Microprocessor Test and Verification",,, 5070937,"67","72",,,10.1109/MTV.2008.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950976063&doi=10.1109%2fMTV.2008.21&partnerID=40&md5=e86de2fd0578e03c0bfa56ceb0061429",Conference Paper,Scopus,2-s2.0-77950976063
"Vajda, S., Roy, K., Pal, U., Chaudhuri, B.B., Belaid, A.","Automation of indian postal documents written in bangla and english",2009,"International Journal of Pattern Recognition and Artificial Intelligence","23","8",,"1599","1632",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74549148967&partnerID=40&md5=edf47b83c20a464c29b5938e28b4a78f",Article,Scopus,2-s2.0-74549148967
"Fruehling, A., Xiao, S., Qi, M., Roy, K., Peroulis, D.","Nano-switch for study of gold contact behavior",2009,"Proceedings of IEEE Sensors",,, 5398176,"248","251",,5,10.1109/ICSENS.2009.5398176,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951111172&doi=10.1109%2fICSENS.2009.5398176&partnerID=40&md5=c9e1959fad6301ea8d21d5edb4b9da84",Conference Paper,Scopus,2-s2.0-77951111172
"Mohapatra, D., Karakonstantis, G., Roy, K.","Significance driven computation: A voltage-scalable, variation-aware, quality-tuning motion estimator",2009,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 1594282,"195","200",,58,10.1145/1594233.1594282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449732733&doi=10.1145%2f1594233.1594282&partnerID=40&md5=3a9707943da6236b7659127ebbf2059a",Conference Paper,Scopus,2-s2.0-70449732733
"Ik, J.C., Mohapatra, D., Roy, K.","A voltage-scalable &amp; process variation resilient hybrid SRAM architecture for MPEG-4 video processors",2009,"Proceedings - Design Automation Conference",,, 5227102,"670","675",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350743268&partnerID=40&md5=b2a81323c7e9f4f466346aa2390e4ae3",Conference Paper,Scopus,2-s2.0-70350743268
"Roy, K., Kulkarni, J.P., Gupta, S.K.","Device/circuit interactions at 22nm technology node",2009,"Proceedings - Design Automation Conference",,, 5227190,"97","102",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350724694&partnerID=40&md5=1810585fa92517b124b802037bde6f41",Conference Paper,Scopus,2-s2.0-70350724694
"Kapoor, B., Hemmady, S., Verma, S., Roy, K.","Special session 11C: Embedded tutorial system-on-a-chip power management implications on validation and testing",2009,"Proceedings of the IEEE VLSI Test Symposium",,, 5116656,"333","",,,10.1109/VTS.2009.64,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350359884&doi=10.1109%2fVTS.2009.64&partnerID=40&md5=380242a355dcd8d94c94deeccd68a669",Conference Paper,Scopus,2-s2.0-70350359884
"Raghunathan, S., Ward, M.P., Roy, K., Irazoqui, P.P.","A low-power implantable event-based seizure detection algorithm",2009,"2009 4th International IEEE/EMBS Conference on Neural Engineering, NER '09",,, 5109257,"151","154",,7,10.1109/NER.2009.5109257,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350223658&doi=10.1109%2fNER.2009.5109257&partnerID=40&md5=b62319ddb6fa9de731cf9b4d5af9f31d",Conference Paper,Scopus,2-s2.0-70350223658
"Raghunathan, S., Gupta, S.K., Ward, M.P., Worth, R.M., Roy, K., Irazoqui, P.P.","The design and hardware implementation of a low-power real-time seizure detection algorithm.",2009,"Journal of neural engineering","6","5",,"056005","",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957686139&partnerID=40&md5=4cd4bf985afb0865ae00fa00fc070634",Article,Scopus,2-s2.0-77957686139
"Mojumder, N.N., Roy, K.","Band-to-band tunneling ballistic nanowire FET: Circuit-compatible device modeling and design of ultra-low-power digital circuits and memories",2009,"IEEE Transactions on Electron Devices","56","10",,"2193","2201",,26,10.1109/TED.2009.2028394,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350054893&doi=10.1109%2fTED.2009.2028394&partnerID=40&md5=8fb22b2f1b01f847d07daf8ba67894d6",Article,Scopus,2-s2.0-70350054893
"Banerjee, N., Karakonstantis, G., Choi, J.H., Chakrabarti, C., Roy, K.","Design methodology for low power and arametric robustness through output-quality modulation: Application to color-interpolation filtering",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","8", 5166620,"1127","1137",,8,10.1109/TCAD.2009.2022197,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68549085216&doi=10.1109%2fTCAD.2009.2022197&partnerID=40&md5=d8d90cd4bcb006774507818db7dbbb55",Article,Scopus,2-s2.0-68549085216
"Hwang, M.-E., Jung, S.-O., Roy, K.","Slope interconnect effort: Gate-interconnect interdependent delay modeling for early CMOS circuit simulation",2009,"IEEE Transactions on Circuits and Systems I: Regular Papers","56","7",,"1428","1441",,11,10.1109/TCSI.2008.2006217,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67651156228&doi=10.1109%2fTCSI.2008.2006217&partnerID=40&md5=fdd25f427f4830061c2405272331b362",Article,Scopus,2-s2.0-67651156228
"Augustine, C., Raychowdhury, A., Gao, Y., Lundstrom, M., Roy, K.","PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices",2009,"Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009",,, 4810273,"80","85",,11,10.1109/ISQED.2009.4810273,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649661667&doi=10.1109%2fISQED.2009.4810273&partnerID=40&md5=2ee945b3576410b72b53801ca66c37a8",Conference Paper,Scopus,2-s2.0-67649661667
"Kapoor, B., Hemmady, S., Verma, S., Roy, K., D'Abreu, M.A.","Impact of SoC power management techniques on verification and testing",2009,"Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009",,, 4810377,"692","695",,5,10.1109/ISQED.2009.4810377,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649648240&doi=10.1109%2fISQED.2009.4810377&partnerID=40&md5=6be1922b41bfed4695eeee1ac7d890ed",Conference Paper,Scopus,2-s2.0-67649648240
"Gupta, S.K., Raychowdhury, A., Roy, K.","Compact models considering incomplete voltage swing in complementary metal oxide semiconductor circuits at ultralow voltages: A circuit perspective on limits of switching energy",2009,"Journal of Applied Physics","105","9", 094901,"","",,2,10.1063/1.3123763,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249128728&doi=10.1063%2f1.3123763&partnerID=40&md5=52116028b8d1ea2b932bc57f4f725029",Article,Scopus,2-s2.0-67249128728
"Meterelliyoz, M., Roy, K.","Design for burn-in test: A technique for burn-in thermal stability under die-to-die parameter variations",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796576,"787","792",,2,10.1109/ASPDAC.2009.4796576,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549114916&doi=10.1109%2fASPDAC.2009.4796576&partnerID=40&md5=96d6934c57a5affa3488c569aa19b3be",Conference Paper,Scopus,2-s2.0-64549114916
"Augustine, C., Behin-Aein, B., Fong, X., Roy, K.","A design methodology and device/circuit/architecture compatible simulation framework for low-power magnetic quantum cellular automata systems",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796586,"847","852",,19,10.1109/ASPDAC.2009.4796586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549098117&doi=10.1109%2fASPDAC.2009.4796586&partnerID=40&md5=41abfe83dc69e9e15ae0db1b60cfc778",Conference Paper,Scopus,2-s2.0-64549098117
"Li, J., Ndai, P., Goel, A., Liu, H., Roy, K.","An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796585,"841","846",,15,10.1109/ASPDAC.2009.4796585,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549095203&doi=10.1109%2fASPDAC.2009.4796585&partnerID=40&md5=9b290272ed0b993b6edfcd29b3a12c37",Conference Paper,Scopus,2-s2.0-64549095203
"Banerjee, N., Chandra, S., Ghosh, S., Dey, S., Raghunathan, A., Roy, K.","Coping with variations through system-level design",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749733,"581","586",,2,10.1109/VLSI.Design.2009.96,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949122609&doi=10.1109%2fVLSI.Design.2009.96&partnerID=40&md5=8f8cf2da0f56a2e68a20b046b57afc18",Conference Paper,Scopus,2-s2.0-62949122609
"Raychowdhury, A., De, V.K., Kurtin, J., Borkar, S.Y., Roy, K., Keshavarzi, A.","Variation tolerance in a multichannel carbon-nanotube transistor for high-speed digital circuits",2009,"IEEE Transactions on Electron Devices","56","3",,"383","392",,32,10.1109/TED.2008.2010604,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62749140771&doi=10.1109%2fTED.2008.2010604&partnerID=40&md5=bbc7e417fc693b22ba5e64f7f84cbd92",Article,Scopus,2-s2.0-62749140771
"Chang, I.J., Kim, J.-J., Park, S.P., Roy, K.","A 32 kb 10T sub-threshold sram array with bit-interleaving and differential read scheme in 90 nm CMOS",2009,"IEEE Journal of Solid-State Circuits","44","2", 4768883,"650","658",,183,10.1109/JSSC.2008.2011972,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59349118349&doi=10.1109%2fJSSC.2008.2011972&partnerID=40&md5=bcc5de72e3985d4017ee23f4c1e105a7",Article,Scopus,2-s2.0-59349118349
"Li, J., Kang, K., Roy, K.","Variation estimation and compensation technique in scaled LTPS TFT circuits for low-power low-cost applications",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"46","59",,8,10.1109/TCAD.2008.2009149,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955170174&doi=10.1109%2fTCAD.2008.2009149&partnerID=40&md5=3d1f20546384c5dbc8269c0de8cda803",Article,Scopus,2-s2.0-77955170174
"Choi, J.H., Banerjee, N., Roy, K.","Variation-aware low-power synthesis methodology for fixed-point FIR filters",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"87","97",,19,10.1109/TCAD.2008.2009135,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955154464&doi=10.1109%2fTCAD.2008.2009135&partnerID=40&md5=56dbbea493558dc0e7daaedb2f26a419",Article,Scopus,2-s2.0-77955154464
"Mahmoodi, H., Tirumalashetty, V., Cooke, M., Roy, K.","Ultra low-power clocking scheme using energy recovery and clock gating",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","1", 4703179,"33","44",,77,10.1109/TVLSI.2008.2008453,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58849095111&doi=10.1109%2fTVLSI.2008.2008453&partnerID=40&md5=84951e12921ad0cb490b33c990695978",Article,Scopus,2-s2.0-58849095111
"Banerjee, N., Karakonstantis, G., Choi, J.H., Chakrabarti, C., Roy, K.","Design methodology for low power and parametric robustness through output-quality modulation: Application to color-interpolation filtering",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1127","1137",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955224498&partnerID=40&md5=eec7d4e50c82752e3a0ffb09b5839e29",Article,Scopus,2-s2.0-77955224498
"Hwang, M.-E., Roy, K.","A 135mV 0.13μW process tolerant 6T subthreshold DTMOS SRAM in 90nm technology",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4672109,"419","422",,16,10.1109/CICC.2008.4672109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849166368&doi=10.1109%2fCICC.2008.4672109&partnerID=40&md5=cb47f1079bdfdfb4391e8fb1eb4020ca",Conference Paper,Scopus,2-s2.0-57849166368
"Li, J., Liu, H., Salahuddin, S., Roy, K.","Variation-tolerant Spin-Torque Transfer (STT) MRAM array for yield enhancement",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4672056,"193","196",,28,10.1109/CICC.2008.4672056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849099711&doi=10.1109%2fCICC.2008.4672056&partnerID=40&md5=22bfb0ea98afb949bc7637c8be473cad",Conference Paper,Scopus,2-s2.0-57849099711
"Meterelliyoz, M., Kulkarni, J.P., Roy, K.","Thermal analysis of 8-T SRAM for nano-scaled technologies",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"123","128",,7,10.1145/1393921.1393953,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549117091&doi=10.1145%2f1393921.1393953&partnerID=40&md5=1af9257a8376490cc09ca7c336e61b18",Conference Paper,Scopus,2-s2.0-57549117091
"Ghosh, S., Choi, J.-H., Ndai, P., Roy, K.","O2C: Occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"189","192",,7,10.1145/1393921.1393971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549095612&doi=10.1145%2f1393921.1393971&partnerID=40&md5=d8d4ea7442a34d309409d996201cecc5",Conference Paper,Scopus,2-s2.0-57549095612
"Roy, K., Majumder, K.","Trilingual script separation of handwritten postal document",2008,"Proceedings - 6th Indian Conference on Computer Vision, Graphics and Image Processing, ICVGIP 2008",,, 4756137,"693","700",,6,10.1109/ICVGIP.2008.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65249129026&doi=10.1109%2fICVGIP.2008.29&partnerID=40&md5=ec9f50f0d2733e27fd577b0fbe66707d",Conference Paper,Scopus,2-s2.0-65249129026
"Park, J., Roy, K.","A low complexity reconfigurable DCT architecture to trade off image quality for power consumption",2008,"Journal of Signal Processing Systems","53","3",,"399","410",,13,10.1007/s11265-008-0242-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53649106962&doi=10.1007%2fs11265-008-0242-2&partnerID=40&md5=1770874ecd4152940bcd7ae88b2aaffb",Article,Scopus,2-s2.0-53649106962
"Roy, K., Tomlin, C.J.","Traffic flow management using supply chain and FIR filter methods",2008,"AIAA Guidance, Navigation and Control Conference and Exhibit",,, 2008-7400,"","",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249091962&partnerID=40&md5=81f5f5554ebf9fac5e6ac3bd0dbe7f27",Conference Paper,Scopus,2-s2.0-67249091962
"Ndai, P., Bhunia, S., Agarwal, A., Roy, K.","Within-die variation-aware scheduling in superscalar processors for improved throughput",2008,"IEEE Transactions on Computers","57","7",,"940","951",,15,10.1109/TC.2008.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65449174852&doi=10.1109%2fTC.2008.40&partnerID=40&md5=7f915cfb8fb545c2ef2dc7e17a06e07e",Article,Scopus,2-s2.0-65449174852
"Banerjee, N., Augustine, C., Roy, K.","Fault-tolerance with graceful degradation in quality: A design methodology and its application to digital signal processing systems",2008,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4641188,"323","331",,2,10.1109/DFT.2008.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649963674&doi=10.1109%2fDFT.2008.43&partnerID=40&md5=f86f0c75590fb2040b0aa4f2f9c63034",Conference Paper,Scopus,2-s2.0-67649963674
"Roy, K., Huang, H., Tomlin, C.J.","A plug and play framework for automated air traffic control",2008,"AIAA Guidance, Navigation and Control Conference and Exhibit",,, 2008-6822,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78651109819&partnerID=40&md5=7a9f45e7f2339a2dab5462f54d2c1e24",Conference Paper,Scopus,2-s2.0-78651109819
"Bhunia, S., Mahmoodi, H., Raychowdhury, A., Roy, K.","Arbitrary two-pattern delay testing using a low-overhead supply gating technique",2008,"Journal of Electronic Testing: Theory and Applications (JETTA)","24","6",,"577","590",,5,10.1007/s10836-008-5072-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57249084034&doi=10.1007%2fs10836-008-5072-4&partnerID=40&md5=79bcd36986bc48433226ca1d23f611c6",Article,Scopus,2-s2.0-57249084034
"Raychowdhury, A., Kurtin, J., Borkar, S., De, V., Roy, K., Keshavarzi, A.","Theory of multi-tube carbon nanotube transistors for high speed variation-tolerant circuits",2008,"Device Research Conference - Conference Digest, DRC",,, 4800719,"23","24",,2,10.1109/DRC.2008.4800719,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64849115488&doi=10.1109%2fDRC.2008.4800719&partnerID=40&md5=9ece62bbabc5ce4d7505d2b7601a4db5",Conference Paper,Scopus,2-s2.0-64849115488
"Kulkarni, J.P., Roy, K.","Technology circuit co-design for ultra fast InSb quantum well transistors",2008,"IEEE Transactions on Electron Devices","55","10",,"2537","2545",,4,10.1109/TED.2008.2003030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53649107141&doi=10.1109%2fTED.2008.2003030&partnerID=40&md5=841c7e1aa47080922b56fa966a7ff59c",Article,Scopus,2-s2.0-53649107141
"Roy, K., Kulkarni, J.P., Hwang, M.-E.","Process-tolerant ultralow voltage digital subthreshold design",2008,"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systms - Digest of Papers, SiRF",,, 4446251,"42","45",,14,10.1109/SMIC.2008.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52049084842&doi=10.1109%2fSMIC.2008.17&partnerID=40&md5=b457d6ec511f4495ed1fcf570dd7d45a",Conference Paper,Scopus,2-s2.0-52049084842
"Kulkarni, J.P., Kim, K., Park, S.P., Roy, K.","Process variation tolerant SRAM array for ultra low voltage applications",2008,"Proceedings - Design Automation Conference",,, 4555791,"108","113",,40,10.1109/DAC.2008.4555791,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549097605&doi=10.1109%2fDAC.2008.4555791&partnerID=40&md5=488d590a00b647762718986ebde66af6",Conference Paper,Scopus,2-s2.0-51549097605
"Li, J., Augustine, C., Salahuddin, S., Roy, K.","Modeling of failure probability and statistical design of spin-Torque Transfer Magnetic random access memory (STT MRAM) array for yield enhancement",2008,"Proceedings - Design Automation Conference",,, 4555823,"278","283",,50,10.1109/DAC.2008.4555823,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549106975&doi=10.1109%2fDAC.2008.4555823&partnerID=40&md5=5b7528189888a3f93f456728fc3a7664",Conference Paper,Scopus,2-s2.0-51549106975
"Mojumder, N.N., Mukhopadhyay, S., Kim, J.-J., Chuang, C.-T., Roy, K.","Design and analysis of a self-repairing SRAM with on-chip monitor and compensation circuitry",2008,"Proceedings of the IEEE VLSI Test Symposium",,, 4511704,"101","106",,4,10.1109/VTS.2008.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449115480&doi=10.1109%2fVTS.2008.26&partnerID=40&md5=80bac200e71cb836586a924c39d8c74a",Conference Paper,Scopus,2-s2.0-51449115480
"Kulkarni, J.P., Meterelliyoz, M., Roy, K., Murthy, J.","Nano-scaled SRAM thermal stability analysis using hierarchical compact thermal models",2008,"2008 11th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, I-THERM",,, 4544375,"999","1005",,,10.1109/ITHERM.2008.4544375,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51149086586&doi=10.1109%2fITHERM.2008.4544375&partnerID=40&md5=f0ee2ef4a9e407c7aaf913c3762d206b",Conference Paper,Scopus,2-s2.0-51149086586
"Mukhopadhyay, S., Kim, K., Jenkins, K.A., Chuang, C.-T., Roy, K.","An on-chip test structure and digital measurement method for statistical characterization of local random variability in a process",2008,"IEEE Journal of Solid-State Circuits","43","9", 4625994,"1951","1963",,10,10.1109/JSSC.2008.2001896,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52249119911&doi=10.1109%2fJSSC.2008.2001896&partnerID=40&md5=8ca06feafa37bd8b73f3535a9596d49a",Article,Scopus,2-s2.0-52249119911
"Ghosh, S., Ndai, P., Roy, K.","A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484707,"366","371",,15,10.1109/DATE.2008.4484707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749085509&doi=10.1109%2fDATE.2008.4484707&partnerID=40&md5=a279d25272b03ee977831b9d54dd1100",Conference Paper,Scopus,2-s2.0-49749085509
"Ghosh, S., Roy, K.","Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4484029,"635","640",,12,10.1109/ASPDAC.2008.4484029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549107715&doi=10.1109%2fASPDAC.2008.4484029&partnerID=40&md5=e908b42aec723bf4b62f669fca105a85",Conference Paper,Scopus,2-s2.0-49549107715
"Kang, K., Gangwal, S., Park, S.P., Roy, K.","NBTI Induced performance degradation in logic and memory circuits: How effectively can we approach a reliability solution?",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4484047,"726","731",,58,10.1109/ASPDAC.2008.4484047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549087051&doi=10.1109%2fASPDAC.2008.4484047&partnerID=40&md5=82269c08e6f0cee406edaa24bb23ed08",Conference Paper,Scopus,2-s2.0-49549087051
"Chang, I.J., Kim, J.-J., Park, S.P., Roy, K.","A 32kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90nm CMOS",2008,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","51",, 4523220,"388","389+622+375",,81,10.1109/ISSCC.2008.4523220,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549103577&doi=10.1109%2fISSCC.2008.4523220&partnerID=40&md5=bf6a612583d05cdf4bdb63510909734b",Conference Paper,Scopus,2-s2.0-49549103577
"Budnik, M., Wood, J., Spagnuolo, N., Roy, K.","An active suppression circuit for the reduction of di/dt event supply voltage variation",2008,"Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC",,, 4522826,"893","896",,,10.1109/APEC.2008.4522826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49249130416&doi=10.1109%2fAPEC.2008.4522826&partnerID=40&md5=fbf797669e648f545cf7b0c5253d2d05",Conference Paper,Scopus,2-s2.0-49249130416
"Li, J., Bansal, A., Ghosh, S., Roy, K.","An alternate design paradigm for low-power, low-cost, testable hybrid systems using scaled LTPS TFTs",2008,"ACM Journal on Emerging Technologies in Computing Systems","4","3", 13,"","",,1,10.1145/1389089.1389093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51149088565&doi=10.1145%2f1389089.1389093&partnerID=40&md5=d3a14019a4dce0beedfba0559d3d4488",Conference Paper,Scopus,2-s2.0-51149088565
"Bansal, A., Kim, J.-J., Kim, K., Mukhopadhyay, S., Chuang, C.-T., Roy, K.","Optimal dual-V<inf>T</inf> design in sub-100 nanometer PDSOI and double-gate technologies",2008,"Proceedings of the IEEE International Frequency Control Symposium and Exposition",,, 4450491,"125","130",,3,10.1109/VLSI.2008.50,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47649131500&doi=10.1109%2fVLSI.2008.50&partnerID=40&md5=b3fbff855402723dc9849e4252b63033",Conference Paper,Scopus,2-s2.0-47649131500
"Cao, Q., Kim, H.-S., Pimparkar, N., Kulkarni, J.P., Wang, C., Shim, M., Roy, K., Alam, M.A., Rogers, J.A.","Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates",2008,"Nature","454","7203",,"495","500",,717,10.1038/nature07110,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47949116903&doi=10.1038%2fnature07110&partnerID=40&md5=71fb6526dc4c2686a7856cf5f891d110",Article,Scopus,2-s2.0-47949116903
"Datta, A., Bhunia, S., Choi, J.H., Mukhopadhyay, S., Roy, K.","Profit aware circuit design under process variations considering speed binning",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","7", 4553748,"806","815",,13,10.1109/TVLSI.2008.2000364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149091083&doi=10.1109%2fTVLSI.2008.2000364&partnerID=40&md5=de393908ffe97fde1c62b31bfc440d86",Article,Scopus,2-s2.0-48149091083
"Bansal, A., Kim, J.-J., Kim, K., Mukhopadhyay, S., Chuang, C.-T., Roy, K.","Optimal dual-V<inf>T</inf> design in sub-100-nm PD/SOI and double-gate technologies",2008,"IEEE Transactions on Electron Devices","55","5",,"1161","1169",,1,10.1109/TED.2008.918426,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749101350&doi=10.1109%2fTED.2008.918426&partnerID=40&md5=7b65f00722b14fcb8c243ad71a417bdf",Article,Scopus,2-s2.0-43749101350
"Chen, Q., Mojumder, N.N., Roy, K.","Modeling and analysis of the asymmetric source/drain extension CMOS transistors for nanoscale technologies",2008,"IEEE Transactions on Electron Devices","55","4",,"1005","1012",,7,10.1109/TED.2008.916685,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41949098928&doi=10.1109%2fTED.2008.916685&partnerID=40&md5=0ec06e5bd0f6149179c7e10772056ec6",Article,Scopus,2-s2.0-41949098928
"Bhunia, S., Roy, K.","Power dissipation, variations and nanoscale CMOS design: Test challenges and self-calibration/self-repair solutions",2008,"Proceedings - International Test Conference",,, 4437659,"","",,,10.1109/TEST.2007.4437659,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749087595&doi=10.1109%2fTEST.2007.4437659&partnerID=40&md5=acf9277cad4fd09116ef6f970e39889e",Conference Paper,Scopus,2-s2.0-39749087595
"Kang, K., Alam, M.A., Roy, K.","Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using I<inf>DDQ</inf>",2008,"Proceedings - International Test Conference",,, 4437590,"","",,5,10.1109/TEST.2007.4437590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749183560&doi=10.1109%2fTEST.2007.4437590&partnerID=40&md5=b608ac11fd41debe4867dca3b78f60b0",Conference Paper,Scopus,2-s2.0-39749183560
"Li, J., Ghosh, S., Roy, K.","A generic and reconfigurable test paradigm using low-cost integrated poly-Si TFTs",2008,"Proceedings - International Test Conference",,, 4437622,"","",,,10.1109/TEST.2007.4437622,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749195005&doi=10.1109%2fTEST.2007.4437622&partnerID=40&md5=c5109f3d12dc0c90dd439a212c370ba0",Conference Paper,Scopus,2-s2.0-39749195005
"Coker, A., Taylor, V., Bhaduri, D., Shukla, S., Raychowdhury, A., Roy, K.","Multijunction fault-tolerance architecture for nanoscale crossbar memories",2008,"IEEE Transactions on Nanotechnology","7","2", 4378195,"202","208",,5,10.1109/TNANO.2007.911319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41149141285&doi=10.1109%2fTNANO.2007.911319&partnerID=40&md5=c37ff74173c0292409bc8acdaf76044b",Conference Paper,Scopus,2-s2.0-41149141285
"Ghosh, S., Batra, P., Kim, K., Roy, K.","Process-tolerant low-power adaptive pipeline under scaled-vdd",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4405835,"733","736",,2,10.1109/CICC.2007.4405835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39549083080&doi=10.1109%2fCICC.2007.4405835&partnerID=40&md5=e2dfa77061a1d18ee7870e10f3ffec1c",Conference Paper,Scopus,2-s2.0-39549083080
"Lekshmanan, D., Bansal, A., Roy, K.","FinFET SRAM: Optimizing silicon fin thickness and fin ratio to improve stability at iso area",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4405809,"623","626",,9,10.1109/CICC.2007.4405809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39549119842&doi=10.1109%2fCICC.2007.4405809&partnerID=40&md5=5a981d1b86a5cae6697ac2322df04b50",Conference Paper,Scopus,2-s2.0-39549119842
"Paul, B.C., Roy, K.","Oxide thickness optimization for digital subthreshold operation",2008,"IEEE Transactions on Electron Devices","55","2",,"685","688",,17,10.1109/TED.2007.912383,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749178512&doi=10.1109%2fTED.2007.912383&partnerID=40&md5=04c03a969e4f4871c6c750f499fd0ab5",Article,Scopus,2-s2.0-39749178512
"Kim, K., Mahmoodi, H., Roy, K.","A low-power SRAM using bit-line charge-recycling",2008,"IEEE Journal of Solid-State Circuits","43","2",,"446","458",,37,10.1109/JSSC.2007.914294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849178095&doi=10.1109%2fJSSC.2007.914294&partnerID=40&md5=edb0612f255a07919010367a77705e04",Article,Scopus,2-s2.0-38849178095
"Mukhopadhyay, S., Mahmoodi, H., Roy, K.","Reduction of parametric failures in sub-100-nm SRAM array using body bias",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","1",,"174","183",,21,10.1109/TCAD.2007.906995,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37249057866&doi=10.1109%2fTCAD.2007.906995&partnerID=40&md5=121f23b8fe9c4b86b6d6965032bf1720",Article,Scopus,2-s2.0-37249057866
"Huango, H., Roy, K., Tomlin, C.J.","Probabilistic estimation of state-dependent hybrid mode transitions for aircraft arrival time prediction",2007,"Collection of Technical Papers - AIAA Guidance, Navigation, and Control Conference 2007","4",,,"3503","3514",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37249026120&partnerID=40&md5=f749f84a0e671f26987df44de2b102ae",Conference Paper,Scopus,2-s2.0-37249026120
"Banerjee, N., Choi, J.H., Roy, K.","A process variation aware low power synthesis methodology for fixed-point FIR filters",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"147","152",,12,10.1145/1283780.1283813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949037268&doi=10.1145%2f1283780.1283813&partnerID=40&md5=92b75ea36a7ee9194543123d83e9ceee",Conference Paper,Scopus,2-s2.0-36949037268
"Hwang, M.-E., Jung, S.-O., Roy, K.","Slope interconnect effort: Gate-interconnect interdependentdelay model for CMOS logic gates",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"387","390",,1,10.1145/1283780.1283865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949032904&doi=10.1145%2f1283780.1283865&partnerID=40&md5=dd15ec815e083265f5375248efc9046c",Conference Paper,Scopus,2-s2.0-36949032904
"Mohapatra, D., Karakonstantis, G., Roy, K.","Low-power process-variation tolerant arithmetic units using input-based elastic clocking",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"74","79",,24,10.1145/1283780.1283797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949018670&doi=10.1145%2f1283780.1283797&partnerID=40&md5=47b0965e159c683a24055790f870f03c",Conference Paper,Scopus,2-s2.0-36949018670
"Kim, K., Mahmoodi, H., Roy, K.","A low-power SRAM using bit-line charge-recycling technique",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"177","182",,3,10.1145/1283780.1283819,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949022866&doi=10.1145%2f1283780.1283819&partnerID=40&md5=f3744681e1226febf3c7fa9be3a60e9c",Conference Paper,Scopus,2-s2.0-36949022866
"Kulkarni, J.P., Kim, K., Roy, K.","A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"171","176",,49,10.1145/1283780.1283818,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949021307&doi=10.1145%2f1283780.1283818&partnerID=40&md5=b7dd09254041887caf7f2b1d05be5a37",Conference Paper,Scopus,2-s2.0-36949021307
"Roy, K., Tomlin, C.J.","Solving the aircraft routing problem using network flow algorithms",2007,"Proceedings of the American Control Conference",,, 4282854,"3330","3335",,3,10.1109/ACC.2007.4282854,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449098617&doi=10.1109%2fACC.2007.4282854&partnerID=40&md5=2495c0855e2865b76029ff3bb3f92b7e",Conference Paper,Scopus,2-s2.0-46449098617
"Raychowdhury, A., Roy, K.","Carbon nanotube electronics: Design of high-performance and low-power digital circuits",2007,"IEEE Transactions on Circuits and Systems I: Regular Papers","54","11 SPEC. ISS.",,"2391","2401",,68,10.1109/TCSI.2007.907799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549116334&doi=10.1109%2fTCSI.2007.907799&partnerID=40&md5=f62a6140746d666731690c10db4aa45a",Article,Scopus,2-s2.0-64549116334
"Cakici, R.T., Roy, K.","Analysis of options in double-gate MOS technology: A circuit perspective",2007,"IEEE Transactions on Electron Devices","54","12",,"3361","3368",,20,10.1109/TED.2007.909057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36849035755&doi=10.1109%2fTED.2007.909057&partnerID=40&md5=45d32ba5aa702f2047e2b4150203a30b",Article,Scopus,2-s2.0-36849035755
"Roy, K., Tomlin, C.J.","A new hybrid state estimator for systems with limited mode changes",2007,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4416 LNCS",,,"487","500",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38049108508&partnerID=40&md5=bc9b6d71c40ccb0f49511f849a83a2d9",Conference Paper,Scopus,2-s2.0-38049108508
"Lau, C., Orailoglu, A., Roy, K.","Guest editorial",2007,"IEEE Transactions on Circuits and Systems I: Regular Papers","54","11 SPEC. ISS.",,"2342","2344",,1,10.1109/TCSI.2007.909262,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64949123436&doi=10.1109%2fTCSI.2007.909262&partnerID=40&md5=52b507b29794c1daa54e2a68f56a4bf9",Editorial,Scopus,2-s2.0-64949123436
"Alam, M., Kang, K., Paul, B.C., Roy, K.","Reliability- and process-variation aware design of VLSI circuits",2007,"Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA",,, 4378050,"17","25",,19,10.1109/IPFA.2007.4378050,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749185484&doi=10.1109%2fIPFA.2007.4378050&partnerID=40&md5=cef89cb05a1f8e0482680186c84d3230",Conference Paper,Scopus,2-s2.0-39749185484
"Mukhopadhyay, S., Chen, Q., Roy, K.","Memories in scaled technologies: A review of process induced failures, test methodologies, and fault tolerance",2007,"Proceedings of the 2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, DDECS",,, 4295256,"69","74",,10,10.1109/DDECS.2007.4295256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449117446&doi=10.1109%2fDDECS.2007.4295256&partnerID=40&md5=dec058833eb5d1fb1906b55c5a7e8176",Conference Paper,Scopus,2-s2.0-46449117446
"Mukhopadhyay, S., Ghosh, S., Kim, K., Roy, K.","Low-power and process variation tolerant memories in sub-90nm technologies",2007,"2006 IEEE International Systems-on-Chip Conference, SOC",,, 4063040,"155","159",,2,10.1109/SOCC.2006.283871,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749114493&doi=10.1109%2fSOCC.2006.283871&partnerID=40&md5=eee1aacebbd61961338c0901345817fe",Conference Paper,Scopus,2-s2.0-43749114493
"Hwang, M.-E., Raychowdhury, A., Kim, K., Roy, K.","A 85mV 40nW process-tolerant subthreshold 8×8 FIR filter in 13nm technology",2007,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 4342695,"154","155",,42,10.1109/VLSIC.2007.4342695,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37749015480&doi=10.1109%2fVLSIC.2007.4342695&partnerID=40&md5=86dc22ecd18b1910fb4442b0009387e7",Conference Paper,Scopus,2-s2.0-37749015480
"Bhunia, S., Mukhopadhyay, S., Roy, K.","Process variations and process-tolerant design",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092123,"699","704",,45,10.1109/VLSID.2007.131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349095147&doi=10.1109%2fVLSID.2007.131&partnerID=40&md5=3beec98f7c249b2fa001599c03d20b6d",Conference Paper,Scopus,2-s2.0-48349095147
"Lekshmanan, D., Bansal, A., Roy, K.","Body thickness optimization and sensitivity analysis for high performance FinFETs",2007,"65th DRC Device Research Conference",,, 4373664,"91","92",,1,10.1109/DRC.2007.4373664,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47249114956&doi=10.1109%2fDRC.2007.4373664&partnerID=40&md5=d92ad143d0647d0b862bd83c90724edb",Conference Paper,Scopus,2-s2.0-47249114956
"Karakonstantis, G., Banerjee, N., Roy, K., Chakrabarti, C.","Design methodology to trade off power, output quality and error resiliency: Application to color interpolation filtering",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397266,"199","204",,18,10.1109/ICCAD.2007.4397266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249113322&doi=10.1109%2fICCAD.2007.4397266&partnerID=40&md5=d609eb507dbd498f341a47017de6138d",Conference Paper,Scopus,2-s2.0-50249113322
"Ghosh, S., NDai, P., Bhunia, S., Roy, K.","Tolerance to small delay defects by adaptive clock stretching",2007,"Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium",,, 4274858,"244","249",,5,10.1109/IOLTS.2007.67,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46749135215&doi=10.1109%2fIOLTS.2007.67&partnerID=40&md5=0d7d623a9d046e66b5b2bb99ac6fb34b",Conference Paper,Scopus,2-s2.0-46749135215
"Kang, K., Park, S.P., Roy, K., Alam, M.A.","Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397352,"730","734",,54,10.1109/ICCAD.2007.4397352,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249171807&doi=10.1109%2fICCAD.2007.4397352&partnerID=40&md5=317766fb04ac9321a848e9c164d2ec51",Conference Paper,Scopus,2-s2.0-50249171807
"Cakici, T., Jung, B., Roy, K.","High Q and high tuning range FinFET based varactors for low cost SoC integration",2007,"Proceedings - IEEE International SOI Conference",,, 4062884,"67","68",,1,10.1109/SOI.2006.284436,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749089129&doi=10.1109%2fSOI.2006.284436&partnerID=40&md5=5ae402db0a41c137ff9defade0bd8964",Conference Paper,Scopus,2-s2.0-43749089129
"Chen, Q., Guha, A., Roy, K.","An accurate analytical SNM modeling technique for SRAMs based on butterworth filter function",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092110,"615","620",,7,10.1109/VLSID.2007.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349117889&doi=10.1109%2fVLSID.2007.29&partnerID=40&md5=d8bcac1d8b4187ce1caac0923ca08b39",Conference Paper,Scopus,2-s2.0-48349117889
"Fruehling, A., Hagner, K., Roy, K., Peroulis, D.","RF MEMS switches for leakage control in wireless handheld devices",2007,"IEEE Antennas and Propagation Society, AP-S International Symposium (Digest)",,, 4395439,"97","100",,4,10.1109/APS.2007.4395439,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349090081&doi=10.1109%2fAPS.2007.4395439&partnerID=40&md5=be2a70c3908d75af5290906b41278fd0",Conference Paper,Scopus,2-s2.0-48349090081
"Li, J., Kang, K., Roy, K.","Novel variation-aware circuit design of scaled LTPS TFT for ultra low power, low-cost applications",2007,"Proceedings 2007 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT",,, 4299589,"273","276",,1,10.1109/ICICDT.2007.4299589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349092800&doi=10.1109%2fICICDT.2007.4299589&partnerID=40&md5=3c51e7c73cf556aaefc85365a6fc4915",Conference Paper,Scopus,2-s2.0-47349092800
"Choi, J.H., Murthy, J., Roy, K.","The effect of process variation on device temperature in FinFET circuits",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397355,"747","751",,23,10.1109/ICCAD.2007.4397355,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249118605&doi=10.1109%2fICCAD.2007.4397355&partnerID=40&md5=31b16e49e2b67efaf9f3a3ea855f9f34",Conference Paper,Scopus,2-s2.0-50249118605
"Rao, R., Bansal, A., Kim, J., Roy, K., Chuang, C.T.","Accurate modeling and analysis of currents in trapezoidal FinFET devices",2007,"Proceedings - IEEE International SOI Conference",,, 4357845,"47","48",,3,10.1109/SOI.2007.4357845,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43549096617&doi=10.1109%2fSOI.2007.4357845&partnerID=40&md5=840acea9aee03bd57afd00168d3788f9",Conference Paper,Scopus,2-s2.0-43549096617
"Agarwal, A., Banerjee, N., Hsu, S.K., Krishnamurthy, R.K., Roy, K.","A 200mV to 1.2V, 4.4MHz to 6.3GHz, 48×42b 1R/1W programmable register file in 65nm CMOS",2007,"ESSCIRC 2007 - Proceedings of the 33rd European Solid-State Circuits Conference",,, 4430307,"316","319",,7,10.1109/ESSCIRC.2007.4430307,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44849143838&doi=10.1109%2fESSCIRC.2007.4430307&partnerID=40&md5=d9cbec5b84e2b228a31dd9aa02c51f53",Conference Paper,Scopus,2-s2.0-44849143838
"Bansal, A., Kim, K., Kim, J.-J., Mukhopadyay, S., Chuang, C.-T., Roy, K.","High-performance device optimization and dual-V<inf>T</inf> technology options for doublegate FET",2007,"Proceedings 2007 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT",,, 4299547,"83","86",,4,10.1109/ICICDT.2007.4299547,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349086638&doi=10.1109%2fICICDT.2007.4299547&partnerID=40&md5=0fcae5f099edb750c5c0cfc49867e4e5",Conference Paper,Scopus,2-s2.0-47349086638
"Li, J., Bansal, A., Roy, K.","Poly-Si thin-film transistors: An efficient and low-cost option for digital operation",2007,"IEEE Transactions on Electron Devices","54","11",,"2918","2929",,24,10.1109/TED.2007.906940,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36248935665&doi=10.1109%2fTED.2007.906940&partnerID=40&md5=255796470a1ceaba0bce6d9a31db2391",Article,Scopus,2-s2.0-36248935665
"Ghosh, S., Bhunia, S., Roy, K.","CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","11", 4352005,"1947","1956",,64,10.1109/TCAD.2007.896305,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249104938&doi=10.1109%2fTCAD.2007.896305&partnerID=40&md5=9e1c11ba2a24c527b4f5e0dcb723a6a0",Article,Scopus,2-s2.0-54249104938
"Choi, J.H., Bansal, A., Meterelliyoz, M., Murthy, J., Roy, K.","Self-consistent approach to leakage power and temperature estimation to predict thermal runaway in FinFET circuits",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","11", 4351999,"2059","2068",,13,10.1109/TCAD.2007.906470,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549111657&doi=10.1109%2fTCAD.2007.906470&partnerID=40&md5=9d8a95216f0b0972f779ed4890bbf69e",Article,Scopus,2-s2.0-57549111657
"Datta, A., Goel, A., Cakici, R.T., Mahmoodi, H., Lekshmanan, D., Roy, K.","Modeling and circuit synthesis for independently controlled double gate FinFET devices",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","11", 4352003,"1957","1966",,45,10.1109/TCAD.2007.896320,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51949118050&doi=10.1109%2fTCAD.2007.896320&partnerID=40&md5=035702d94a75494bd5d3074e639e7082",Article,Scopus,2-s2.0-51949118050
"Kang, K., Kufluoglu, H., Roy, K., Alam, M.A.","Impact of negative-bias temperature instability in nanoscale SRAM array: Modeling and analysis",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","10",,"1770","1781",,102,10.1109/TCAD.2007.896317,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748843923&doi=10.1109%2fTCAD.2007.896317&partnerID=40&md5=27c2d60e41c3f63830cdb4e3f118bf68",Article,Scopus,2-s2.0-34748843923
"Kulkarni, J.P., Kim, K., Roy, K.","A 160 mV robust schmitt trigger based subthreshold SRAM",2007,"IEEE Journal of Solid-State Circuits","42","10",,"2303","2313",,199,10.1109/JSSC.2007.897148,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748830993&doi=10.1109%2fJSSC.2007.897148&partnerID=40&md5=6a5d00f48067247d681f71bf43481b3f",Conference Paper,Scopus,2-s2.0-34748830993
"Mukhopadhyay, S., Kim, K., Jenkins, K.A., Chuang, C.-T., Roy, K.","Statistical characterization and on-chip measurement methods for local random variability of a process using sense-amplifier-based test structure",2007,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 4242434,"400","411+611+397",,37,10.1109/ISSCC.2007.373463,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548835200&doi=10.1109%2fISSCC.2007.373463&partnerID=40&md5=0a599579de990aa4970480a0324f6d35",Conference Paper,Scopus,2-s2.0-34548835200
"Kang, K., Alam, M.A., Roy, K.","Estimation of NBTI degradation using I<inf>DDQ</inf> measurement",2007,"Annual Proceedings - Reliability Physics (Symposium)",,, 4227602,"10","16",,8,10.1109/RELPHY.2007.369861,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548742924&doi=10.1109%2fRELPHY.2007.369861&partnerID=40&md5=ea23470a3dc645a178e5926e395d076f",Conference Paper,Scopus,2-s2.0-34548742924
"Banerjee, N., Karakonstantis, G., Roy, K.","Process variation tolerant low power DCT architecture",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211869,"630","635",,30,10.1109/DATE.2007.364664,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548316191&doi=10.1109%2fDATE.2007.364664&partnerID=40&md5=49ca87777b9e9efd530f2f2986d8df89",Conference Paper,Scopus,2-s2.0-34548316191
"Hwang, M.-E., Cakici, T., Roy, K.","Process tolerant β-ratio modulation for ultra-dynamic voltage scaling",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4212031,"1550","1555",,6,10.1109/DATE.2007.364521,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548303526&doi=10.1109%2fDATE.2007.364521&partnerID=40&md5=5cb0e0017d5c7ed8008b74949aec92f3",Conference Paper,Scopus,2-s2.0-34548303526
"Ghosh, S., Bhunia, S., Roy, K.","Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4212028,"1532","1537",,,10.1109/DATE.2007.364518,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548361450&doi=10.1109%2fDATE.2007.364518&partnerID=40&md5=229cec7b48b28851842c8b965c3168f3",Conference Paper,Scopus,2-s2.0-34548361450
"Ghosh, S., Bhunia, S., Roy, K.","Low-Power and testable circuit synthesis using Shannon decomposition",2007,"ACM Transactions on Design Automation of Electronic Systems","12","4", 47,"","",,,10.1145/1278349.1278360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35148870240&doi=10.1145%2f1278349.1278360&partnerID=40&md5=a5850395b598b818b1c3707a7a66fe0c",Article,Scopus,2-s2.0-35148870240
"Kulkarni, J.P., Roy, K.","A high performance, scalable multiplexed keeper technique",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149091,"545","549",,,10.1109/ISQED.2007.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548133330&doi=10.1109%2fISQED.2007.14&partnerID=40&md5=a40b15138058d3adf0b42b2ca728c7a7",Conference Paper,Scopus,2-s2.0-34548133330
"Ndai, P., Lu, S.-L., Somesekhar, D., Roy, K.","Fine-grained redundancy in adders",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149054,"317","321",,10,10.1109/ISQED.2007.75,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548131037&doi=10.1109%2fISQED.2007.75&partnerID=40&md5=81c77f733f201a1385ffa9a800d64dc2",Conference Paper,Scopus,2-s2.0-34548131037
"Cakici, T., Keejong, K., Roy, K.","FinFET based SRAM design for low standby power application",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149023,"127","132",,25,10.1109/ISQED.2007.76,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548118632&doi=10.1109%2fISQED.2007.76&partnerID=40&md5=7c8cfba5651c0295d938b9d757ee4af6",Conference Paper,Scopus,2-s2.0-34548118632
"Karakonstantis, G., Roy, K.","An optimal algorithm for low power multiplierless fir filter design using chebychev criterion",2007,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",, 4217342,"II49","II52",,11,10.1109/ICASSP.2007.366169,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547508255&doi=10.1109%2fICASSP.2007.366169&partnerID=40&md5=588cde3833f4331048b75caadc6bfb9c",Conference Paper,Scopus,2-s2.0-34547508255
"Jing, L., Kunhyuk, K., Bansal, A., Roy, K.","High performance and low power electronics on flexible substrate",2007,"Proceedings - Design Automation Conference",,, 4261189,"274","275",,1,10.1109/DAC.2007.375170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547329503&doi=10.1109%2fDAC.2007.375170&partnerID=40&md5=c3e2c4cbaa6b4518194c933c50313f15",Conference Paper,Scopus,2-s2.0-34547329503
"Kang, K., Kim, K., Roy, K.","Variation resilient low-power circuit design methodology using on-chip phase locked loop",2007,"Proceedings - Design Automation Conference",,, 4261317,"934","939",,15,10.1109/DAC.2007.375298,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547379312&doi=10.1109%2fDAC.2007.375298&partnerID=40&md5=20a1ed2c529be1f0b045e63d27d01017",Conference Paper,Scopus,2-s2.0-34547379312
"Kang, K., Kim, K., Islam, A.E., Alam, M.A., Roy, K.","Characterization and estimation of circuit reliability degradation under NBTI using on-line I<inf>DDQ</inf> measurement",2007,"Proceedings - Design Automation Conference",,, 4261206,"358","363",,26,10.1109/DAC.2007.375187,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547377273&doi=10.1109%2fDAC.2007.375187&partnerID=40&md5=a3ce57cfcc728bbdf073006b27ed8c68",Conference Paper,Scopus,2-s2.0-34547377273
"Mukhopadhyay, S., Kim, K., Kim, J.-J., Lo, S.-H., Joshi, R.V., Chuang, C.-T., Roy, K.","Estimation of gate-to-channel tunneling current in ultra-thin oxide sub-50 nm double gate devices",2007,"Microelectronics Journal","38","8-9",,"931","941",,8,10.1016/j.mejo.2006.03.010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748917951&doi=10.1016%2fj.mejo.2006.03.010&partnerID=40&md5=f24948badfc7ad3957e7e941bac5f77a",Article,Scopus,2-s2.0-34748917951
"Bansal, A., Roy, K.","Analytical subthreshold potential distribution model for gate underlap double-gate MOS transistors",2007,"IEEE Transactions on Electron Devices","54","7",,"1793","1798",,40,10.1109/TED.2007.898042,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34447344498&doi=10.1109%2fTED.2007.898042&partnerID=40&md5=336ccb1d33121d857934ded333e9de3e",Article,Scopus,2-s2.0-34447344498
"Mukhopadhyay, S., Kim, K., Mahmoodi, H., Roy, K.","Design of a process variation tolerant self-repairing SRAM for yield enhancement in nanoscaled CMOS",2007,"IEEE Journal of Solid-State Circuits","42","6",,"1370","1382",,47,10.1109/JSSC.2007.897161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249809773&doi=10.1109%2fJSSC.2007.897161&partnerID=40&md5=64149e55e89aa7811842617d82690bb0",Article,Scopus,2-s2.0-34249809773
"Bansal, A., Mukhopadhyay, S., Roy, K.","Device-optimization technique for robust and low-power FinFET SRAM design in NanoScale era",2007,"IEEE Transactions on Electron Devices","54","6",,"1409","1419",,74,10.1109/TED.2007.895879,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249875970&doi=10.1109%2fTED.2007.895879&partnerID=40&md5=3fe2534e0e3f6a6719e07329c58a0864",Article,Scopus,2-s2.0-34249875970
"Agarwal, A., Kang, K., Bhunia, S., Gallagher, J.D., Roy, K.","Device-aware yield-centric dual-V<inf>t</inf> design under parameter variations in nanoscale technologies",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","6",,"660","671",,12,10.1109/TVLSI.2007.898683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250201108&doi=10.1109%2fTVLSI.2007.898683&partnerID=40&md5=563057655c376912de751302e9d6a965",Article,Scopus,2-s2.0-34250201108
"Hwang, I., Balakrishnan, H., Roy, K., Tomlin, C.","Multiple-target tracking and identity management with application to aircraft tracking",2007,"Journal of Guidance, Control, and Dynamics","30","3",,"641","653",,5,10.2514/1.27366,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249794285&doi=10.2514%2f1.27366&partnerID=40&md5=e833172736977398076ab5f8ddb268ba",Article,Scopus,2-s2.0-34249794285
"Suzuki, H., Jeong, W., Roy, K.","Adaptive supply voltage for low-power ripple-carry and carry-select adders",2007,"IEICE Transactions on Electronics","E90-C","4",,"865","876",,1,10.1093/ietele/e90-c.4.865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247132234&doi=10.1093%2fietele%2fe90-c.4.865&partnerID=40&md5=85192a56d2b4e12b961f8d0f934f3521",Article,Scopus,2-s2.0-34247132234
"Paul, B.C., Kang, K., Kufluoglu, H., Alam, M.A., Roy, K.","Negative bias temperature instability: Estimation and design for improved reliability of nanoscale circuits",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","4",,"743","751",,39,10.1109/TCAD.2006.884870,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947573759&doi=10.1109%2fTCAD.2006.884870&partnerID=40&md5=73374ab25abaf364c6a0e30ef4703e2f",Article,Scopus,2-s2.0-33947573759
"Wang, Y., Muhammad, K., Roy, K.","Design of sigma-delta modulators with arbitrary transfer functions",2007,"IEEE Transactions on Signal Processing","55","2",,"677","683",,7,10.1109/TSP.2006.885735,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847647591&doi=10.1109%2fTSP.2006.885735&partnerID=40&md5=f5e9cf5a4512e0b491807c1e0aeb837c",Article,Scopus,2-s2.0-33847647591
"Suzuki, H., Kim, C.H., Roy, K.","Fast tag comparator using diode partitioned domino for 64-bit microprocessors",2007,"IEEE Transactions on Circuits and Systems I: Regular Papers","54","2",,"322","328",,20,10.1109/TCSI.2006.885998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947381036&doi=10.1109%2fTCSI.2006.885998&partnerID=40&md5=d553b6b4e98bfdc653f8dcfc328bad4c",Article,Scopus,2-s2.0-33947381036
"Ghosh, S., Batra, P., Kim, K., Roy, K.","Process-Tolerant Low-Power Adaptive Pipeline under Scaled-Vdd",2007,"Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007",,, 4405835,"733","736",,2,10.1109/CICC.2007.4405835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949100523&doi=10.1109%2fCICC.2007.4405835&partnerID=40&md5=b3d71ce11dd2e23caa754baae875e6a8",Conference Paper,Scopus,2-s2.0-62949100523
"Lekshmanan, D., Bansal, A., Roy, K.","FinFET SRAM: Optimizing Silicon Fin Thickness and Fin Ratio to Improve Stability at iso Area",2007,"Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007",,, 4405809,"623","626",,11,10.1109/CICC.2007.4405809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938600837&doi=10.1109%2fCICC.2007.4405809&partnerID=40&md5=c57c19d401cc2f8a230a5d5b9de20073",Conference Paper,Scopus,2-s2.0-84938600837
"Singh, S., Bansal, A., Meterelliyoz, M., Choi, J.H., Roy, K., Murthy, J.Y.","Compact thermal models for thermally aware design of VLSI circuits",2006,"Thermomechanical Phenomena in Electronic Systems -Proceedings of the Intersociety Conference","2006",, 1645410,"671","677",,6,10.1109/ITHERM.2006.1645410,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845578008&doi=10.1109%2fITHERM.2006.1645410&partnerID=40&md5=44151f34a4282136874b535b8bd4fb01",Conference Paper,Scopus,2-s2.0-33845578008
"Budnik, M.M., Roy, K.","A power delivery and decoupling network minimizing ohmic loss and supply voltage variation in silicon nanoscale technologies",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","12",,"1336","1346",,10,10.1109/TVLSI.2006.887810,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846638697&doi=10.1109%2fTVLSI.2006.887810&partnerID=40&md5=668071caf538aebb66778cec33ac5d54",Article,Scopus,2-s2.0-33846638697
"Raychowdhury, A., Roy, K.","Using super cut-off carbon nanotube sleep transistors in silicon based low power digital circuits",2006,"2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006","1",, 1717090,"322","325",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42549087240&partnerID=40&md5=5bfc62c028783f4074f1cf73dcb7932a",Conference Paper,Scopus,2-s2.0-42549087240
"Budnik, M.M., Roy, K.","Minimizing ohmic loss in future processor IR events",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613211,"650","658",,1,10.1109/ISQED.2006.88,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874362081&doi=10.1109%2fISQED.2006.88&partnerID=40&md5=5f343f4397c98c26ff40eabda24d4b7c",Conference Paper,Scopus,2-s2.0-84874362081
"Roy, K., Tomlin, C.J.","Enroute airspace control and controller workload analysis using a novel slot-based sector model",2006,"Proceedings of the American Control Conference","2006",, 1655497,"1044","1049",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047240865&partnerID=40&md5=cc1e41d2d02ab085e8a5cf26bac17676",Conference Paper,Scopus,2-s2.0-34047240865
"Budnik, M., Roy, K.","Minimizing ohmic loss and supply voltage variation using a novel distributed power supply network",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657060,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047107299&partnerID=40&md5=1c8b61e0eaefea2105b7d42619784ba4",Conference Paper,Scopus,2-s2.0-34047107299
"Ananthan, H., Roy, K.","A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS",2006,"Proceedings - Design Automation Conference",,,,"413","418",,14,10.1145/1146909.1147020,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547234742&doi=10.1145%2f1146909.1147020&partnerID=40&md5=e6218919cc24ab9e9ab93536ecce792f",Conference Paper,Scopus,2-s2.0-34547234742
"Bansal, A., Paul, B.C., Roy, K.","An analytical fringe capacitance model for interconnects using conformal mapping",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2765","2774",,67,10.1109/TCAD.2006.882489,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845635729&doi=10.1109%2fTCAD.2006.882489&partnerID=40&md5=b544f97bf2fee950e883e05c8a35ca8c",Article,Scopus,2-s2.0-33845635729
"Ghosh, S., Bhunia, S., Raychowdhury, A., Roy, K.","Delay fault localization in test-per-scan BIST using built-in delay sensor",2006,"Proceedings - IOLTS 2006: 12th IEEE International On-Line Testing Symposium","2006",, 1655512,"31","36",,1,10.1109/IOLTS.2006.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247273622&doi=10.1109%2fIOLTS.2006.19&partnerID=40&md5=7549c0997ac0b43e5e0cb165f6c6a024",Conference Paper,Scopus,2-s2.0-34247273622
"Ghosh, S., Mukhopadhyay, S., Kim, K., Roy, K.","Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM",2006,"Proceedings - Design Automation Conference",,,,"971","976",,9,10.1145/1146909.1147155,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547226726&doi=10.1145%2f1146909.1147155&partnerID=40&md5=34e12984349cd622955776088935fe24",Conference Paper,Scopus,2-s2.0-34547226726
"Chen, Q., Mukhopadhyay, S., Bansal, A., Roy, K.","Circuit-aware device design methodology for nanometer technologies: A case study for low power SRAM design",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657034,"","",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047170355&partnerID=40&md5=57de40fc17423ef248093a99ab7bf5d5",Conference Paper,Scopus,2-s2.0-34047170355
"Gangwal, S., Mukhopadhyay, S., Roy, K.","Optimization of surface orientation for high-performance, low-power and robust FinFET SRAM",2006,"Proceedings of the Custom Integrated Circuits Conference",,, 4114996,"433","436",,18,10.1109/CICC.2006.321009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39049151711&doi=10.1109%2fCICC.2006.321009&partnerID=40&md5=0bde67e83ddbb2dd0e493c0d45fcb517",Conference Paper,Scopus,2-s2.0-39049151711
"Chen, Q., Meterelliyoz, M., Roy, K.","A CMOS thermal sensor and its applications in temperature adaptive design",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613143,"243","248",,17,10.1109/ISQED.2006.6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886741623&doi=10.1109%2fISQED.2006.6&partnerID=40&md5=65792921a0c8fbcd0709e92bec1e3d5a",Conference Paper,Scopus,2-s2.0-84886741623
"Mukhopadhyay, S., Agarwal, A., Chen, Q., Roy, K.","SRAMs in scaled technologies under process variations: Failure mechanisms, test &amp; variation tolerant design",2006,"Proceedings of the Custom Integrated Circuits Conference",,, 4115020,"547","554",,2,10.1109/CICC.2006.320988,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39049086699&doi=10.1109%2fCICC.2006.320988&partnerID=40&md5=6431134d25458ac3631665710d7ea6de",Conference Paper,Scopus,2-s2.0-39049086699
"Raychowdhury, A., Paul, B.C., Bhunla, S., Roy, K.","Ultra low power computing with sub-threshold leakage: A comparative study of bulk and SOI technologies",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657009,"","",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047174862&partnerID=40&md5=3210b6e78752025b335b3ff6109dfc10",Conference Paper,Scopus,2-s2.0-34047174862
"Raychowdhury, A., Xuanyao, F., Qikai, C., Roy, K.","Analysis of super cut-off transistors for ultralow power digital logic circuits",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"2","7",,9,10.1145/1165573.1165577,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247235625&doi=10.1145%2f1165573.1165577&partnerID=40&md5=ecfca7c9d8c91c6429d546c652722657",Conference Paper,Scopus,2-s2.0-34247235625
"Kang, K., Kufluoglu, H., Alam, M.A., Roy, K.","Efficient transistor-level sizing technique under temporal performance degradation due to NBTI",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380820,"216","221",,43,10.1109/ICCD.2006.4380820,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949009341&doi=10.1109%2fICCD.2006.4380820&partnerID=40&md5=617290ab61b77134e5372512e272dba3",Conference Paper,Scopus,2-s2.0-36949009341
"Ghosh, S., Bhunia, S., Roy, K.","A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110241,"619","624",,16,10.1109/ICCAD.2006.320025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149093023&doi=10.1109%2fICCAD.2006.320025&partnerID=40&md5=655b1f8d38363d29c8d00e565d777578",Conference Paper,Scopus,2-s2.0-46149093023
"Chang, I.J., Kim, J.-J., Roy, K.","Robust level converter design for sub-threshold logic",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"14","19",,19,10.1145/1165573.1165579,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247184688&doi=10.1145%2f1165573.1165579&partnerID=40&md5=4890d7a322d27e913dce26f8cc055ddc",Conference Paper,Scopus,2-s2.0-34247184688
"Jongsun, P., Jung, H.C., Roy, K.","Dynamic bit-width adaptation in DCT: Image quality versus computation energy trade-off",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656936,"","",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047145040&partnerID=40&md5=c26c1c2bba590854a22cb4194b11d3aa",Conference Paper,Scopus,2-s2.0-34047145040
"Pal, U., Kimura, F., Roy, K., Pal, T.","Recognition of english multi-oriented characters",2006,"Proceedings - International Conference on Pattern Recognition","2",, 1699344,"873","876",,11,10.1109/ICPR.2006.971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047196525&doi=10.1109%2fICPR.2006.971&partnerID=40&md5=ab8e590bd6ee4c1251729995a0c60078",Conference Paper,Scopus,2-s2.0-34047196525
"Budnik, M., Raychowdhury, A., Roy, K.","Power delivery for nanoscale processors with single wall carbon nanotube interconnects",2006,"2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006","2",, 1717130,"433","436",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42549120193&partnerID=40&md5=a032deecaa8c0075644f7a74eff96543",Conference Paper,Scopus,2-s2.0-42549120193
"Roy, K., Levy, B., Tomlin, C.J.","Target tracking and Estimated Time of Arrival (ETA) prediction for arrival aircraft",2006,"Collection of Technical Papers - AIAA Guidance, Navigation, and Control Conference 2006","4",,,"2257","2278",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845791573&partnerID=40&md5=98c9cded2a1ec85ed2b16b67d8ffcca4",Conference Paper,Scopus,2-s2.0-33845791573
"Budnik, M., Raychowdhury, A., Bansal, A., Roy, K.","A high density, carbon nanotube capacitor for decoupling applications",2006,"Proceedings - Design Automation Conference",,,,"935","938",,25,10.1145/1146909.1147146,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547231310&doi=10.1145%2f1146909.1147146&partnerID=40&md5=70de6931180727ffbadda41b7239ab30",Conference Paper,Scopus,2-s2.0-34547231310
"Banerjee, N., Roy, K., Mahmoodi, H., Bhunia, S.","Low power synthesis of dynamic logic circuits using fine-grained clock gating",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657010,"","",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047182643&partnerID=40&md5=553602948a81a59ed89dac38083fd3c8",Conference Paper,Scopus,2-s2.0-34047182643
"Ghosh, S., Bhunia, S., Raychowdhury, A., Roy, K.","A novel delay fault testing methodology using low-overhead built-in delay sensor",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2934","2943",,23,10.1109/TCAD.2006.882523,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845653669&doi=10.1109%2fTCAD.2006.882523&partnerID=40&md5=7b984c9e4bd4fb15201642d0e657c862",Article,Scopus,2-s2.0-33845653669
"Raychowdhury, A., Kim, J.I., Peroulis, D., Roy, K.","Integrated MEMS switches for leakage control of battery operated systems",2006,"Proceedings of the Custom Integrated Circuits Conference",,, 4115001,"457","460",,18,10.1109/CICC.2006.320821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39049086703&doi=10.1109%2fCICC.2006.320821&partnerID=40&md5=36b409ad14c6b16ff9fcdf7b20fc7cb8",Conference Paper,Scopus,2-s2.0-39049086703
"Choi, J.H., Bansal, A., Meterelliyoz, M., Murthy, J., Roy, K.","Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110235,"583","586",,21,10.1109/ICCAD.2006.320104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37749001321&doi=10.1109%2fICCAD.2006.320104&partnerID=40&md5=53bb73c6a55238c95eefd7622493f67c",Conference Paper,Scopus,2-s2.0-37749001321
"Paul, B.C., Kang, K., Kufluoglu, H., Alarn, M.A., Roy, K.","Temporal performance degradation under NBTI: Estimation and design for improved reliability of nanoscale circuits",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1656995,"","",,104,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047187067&partnerID=40&md5=13c04f2813a6d18c765e8daa547f9586",Conference Paper,Scopus,2-s2.0-34047187067
"Keshavarzi, A., Raychowdhury, A., Kurtin, J., Roy, K., De, V.","Scalability of carbon nanotube FET-based circuits",2006,"2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006",,, 4197678,"415","418",,2,10.1109/ASSCC.2006.357939,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250880849&doi=10.1109%2fASSCC.2006.357939&partnerID=40&md5=809b25294490087ff3ea775df5858ec7",Conference Paper,Scopus,2-s2.0-34250880849
"Mukhopadhyay, S., Kim, K., Mahmoodi, H., Datta, A., Park, D., Roy, K.","Self-repairing SRAM for reducing parametric failures in nanoscaled memory",2006,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 1705345,"132","133",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749143369&partnerID=40&md5=e71e3d290eefab6ab893e4c1775c19e7",Conference Paper,Scopus,2-s2.0-39749143369
"Datta, A., Bhunia, S., Mukhopadhyay, S., Roy, K.","Delay modeling and statistical design of pipelined circuit under process variation",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","11", 1715427,"2427","2436",,9,10.1109/TCAD.2006.873886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750600665&doi=10.1109%2fTCAD.2006.873886&partnerID=40&md5=579200bac1f33abfa514b90e4612b2fb",Article,Scopus,2-s2.0-33750600665
"Keshavarzi, A., Raychowdhury, A., Kurtin, J., Roy, K., De, V.","Carbon nanotube field-effect transistors for high-performance digital circuits - Transient analysis, parasitics, and scalability",2006,"IEEE Transactions on Electron Devices","53","11",,"2718","2726",,28,10.1109/TED.2006.883813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750594849&doi=10.1109%2fTED.2006.883813&partnerID=40&md5=85c728191b6210e2d7734b868aaf4f11",Article,Scopus,2-s2.0-33750594849
"Raychowdhury, A., Keshavarzi, A., Kurtin, J., De, V., Roy, K.","Carbon nanotube field-effect transistors for high-performance digital circuits - DC analysis and modeling toward optimum transistor structure",2006,"IEEE Transactions on Electron Devices","53","11",,"2711","2717",,39,10.1109/TED.2006.883816,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750597000&doi=10.1109%2fTED.2006.883816&partnerID=40&md5=977f6d78e62711195c5e2e3d5c929298",Article,Scopus,2-s2.0-33750597000
"Mukhopadhyay, S., Kim, K., Chuang, C.T., Roy, K.","Modeling and analysis of leakage currents in double-gate technologies",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","10", 1677690,"2052","2061",,13,10.1109/TCAD.2006.873892,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748323313&doi=10.1109%2fTCAD.2006.873892&partnerID=40&md5=58f5509ea99bd8e8d50a1cb553109e88",Article,Scopus,2-s2.0-33748323313
"Kang, K., Paul, B.C., Roy, K.","Statistical timing analysis using levelized covariance propagation considering systematic and random variations of process parameters",2006,"ACM Transactions on Design Automation of Electronic Systems","11","4",,"848","879",,16,10.1145/1179461.1179464,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750969691&doi=10.1145%2f1179461.1179464&partnerID=40&md5=fb67e7d97a0c8515ccecb211aec9a8b5",Article,Scopus,2-s2.0-33750969691
"Li, H., Chen, Y., Roy, K., Koh, C.-K.","SAVS: A self-adaptive variable supply-voltage technique for process- Tolerant and power-efficient multi-issue superscalar processor design",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594675,"158","163",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748612159&partnerID=40&md5=9c29b0ec59b7eef590386d7a50face4f",Conference Paper,Scopus,2-s2.0-33748612159
"Goel, A., Bhunia, S., Mahmoodi, H., Roy, K.","Low-overhead design of soft-error-tolerant scan flip-flops with enhanced-scan capability",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594762,"665","670",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748587814&partnerID=40&md5=15de17ff206c961fa036c9744f8a6244",Conference Paper,Scopus,2-s2.0-33748587814
"Datta, A., Bhunia, S., Choi, J.H., Mukhopadhyay, S., Roy, K.","Speed binning aware design methodology to improve profit under parameter variations",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594770,"712","717",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748605292&partnerID=40&md5=56bb53cd9a3139972a5b3bf8cd8add2a",Conference Paper,Scopus,2-s2.0-33748605292
"Bansal, A., Meterelliyoz, M., Singh, S., Choi, J.H., Murthy, J., Roy, K.","Compact thermal models for estimation of temperature-dependent power/performance in FinFET technology",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594688,"237","242",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748626872&partnerID=40&md5=a5408a8126abbf62e960adecb1ef7f09",Conference Paper,Scopus,2-s2.0-33748626872
"Roy, K., Mahmoodi, H., Mukhopadhyay, S., Ananthan, H., Bansal, A., Cakici, T.","Double-gate SOI devices for low-power and high-performance applications",2006,"Proceedings of the IEEE International Conference on VLSI Design","2006",, 1581491,"445","452",,14,10.1109/VLSID.2006.74,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748568514&doi=10.1109%2fVLSID.2006.74&partnerID=40&md5=cca3121fdee5bd9714f25026f4f5f26f",Conference Paper,Scopus,2-s2.0-33748568514
"Ananthan, H., Roy, K.","A compact physical model for yield under gate length and body thickness variations in nanoscale double-gate CMOS",2006,"IEEE Transactions on Electron Devices","53","9",,"2151","2159",,16,10.1109/TED.2006.880365,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846325570&doi=10.1109%2fTED.2006.880365&partnerID=40&md5=1a842aa60663f7ffb25b82ddddda74e6",Article,Scopus,2-s2.0-33846325570
"Banerjee, N., Raychowdhury, A., Roy, K., Bhunia, S., Mahmoodi, H.","Novel low-overhead operand isolation techniques for low-power datapath synthesis",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","9", 1715335,"1034","1039",,9,10.1109/TVLSI.2006.884054,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750577534&doi=10.1109%2fTVLSI.2006.884054&partnerID=40&md5=a56468f3e3d07961fae3af9ad8d9d651",Article,Scopus,2-s2.0-33750577534
"Mukhopadhyay, S., Bhunia, S., Roy, K.","Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","8", 1637738,"1486","1495",,15,10.1109/TCAD.2005.855934,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746585791&doi=10.1109%2fTCAD.2005.855934&partnerID=40&md5=99dcb55178358e9403179a5748c77664",Article,Scopus,2-s2.0-33746585791
"Park, J., Muhammad, K., Roy, K.","Efficient modeling of 1/f α noise using multirate process",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","7",,"1247","1256",,8,10.1109/TCAD.2005.855953,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744730020&doi=10.1109%2fTCAD.2005.855953&partnerID=40&md5=2f87c14987a9e14c042f077c9b5ffae1",Article,Scopus,2-s2.0-33744730020
"Kim, C.H., Roy, K., Hsu, S., Krishnamurthy, R., Borkar, S.","A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","6", 1661606,"646","649",,55,10.1109/TVLSI.2006.878226,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746884333&doi=10.1109%2fTVLSI.2006.878226&partnerID=40&md5=43b56bc8267c4888d80b13c7c42c170e",Article,Scopus,2-s2.0-33746884333
"Kim, J.-J., Roy, K.","A leakage-tolerant low-swing circuit style in partially depleted silicon-on-insulator CMOS technologies",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","5", 1650232,"549","552",,,10.1109/TVLSI.2006.876110,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746390574&doi=10.1109%2fTVLSI.2006.876110&partnerID=40&md5=cb692724eb8965e817d681065177f933",Article,Scopus,2-s2.0-33746390574
"Paul, B.C., Roy, K.","Impact of body bias on delay fault testing of sub-100 nm CMOS circuits",2006,"Journal of Electronic Testing: Theory and Applications (JETTA)","22","2",,"115","124",,4,10.1007/s10836-006-7427-z,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646723901&doi=10.1007%2fs10836-006-7427-z&partnerID=40&md5=6fc01957636d6d38047d77d74d969dc3",Article,Scopus,2-s2.0-33646723901
"Paul, B.C., Bansal, A., Roy, K.","Underlap DGMOS for digital-subthreshold operation",2006,"IEEE Transactions on Electron Devices","53","4",,"910","913",,42,10.1109/TED.2006.870271,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645748445&doi=10.1109%2fTED.2006.870271&partnerID=40&md5=f2e50129101d38b8cbee078469d40a79",Article,Scopus,2-s2.0-33645748445
"Mukhopadhyay, S., Kim, K., Wang, X., Frank, D.J., Oldiges, P., Chuang, C.-T., Roy, K.","Optimal UTB FD/SOI device structure using thin BOX for sub-50-nm SRAM design",2006,"IEEE Electron Device Letters","27","4",,"284","287",,9,10.1109/LED.2006.871540,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645643820&doi=10.1109%2fLED.2006.871540&partnerID=40&md5=46ee0e2b184b140c431babfb1d466d06",Article,Scopus,2-s2.0-33645643820
"Roy, K.","Integration, the VLSI Journal: Guest editorial",2006,"Integration, the VLSI Journal","39","2",,"63","",,,10.1016/j.vlsi.2005.12.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344446154&doi=10.1016%2fj.vlsi.2005.12.003&partnerID=40&md5=ff96f5b491f6a4f3afcaed8f88b18f68",Editorial,Scopus,2-s2.0-31344446154
"Paul, B.C., Agarwal, A., Roy, K.","Low-power design techniques for scaled technologies",2006,"Integration, the VLSI Journal","39","2",,"64","89",,26,10.1016/j.vlsi.2005.12.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344470671&doi=10.1016%2fj.vlsi.2005.12.001&partnerID=40&md5=a340af400feab2e2962dd2a111836476",Article,Scopus,2-s2.0-31344470671
"Agarwal, A., Mukhopadhyay, S., Raychowdhury, A., Roy, K., Kim, C.H.","Leakage power analysis and reduction for nanoscale circuits",2006,"IEEE Micro","26","2",,"68","80",,85,10.1109/MM.2006.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646013886&doi=10.1109%2fMM.2006.39&partnerID=40&md5=3d10afbce31db87d3c57ffdaa2517219",Article,Scopus,2-s2.0-33646013886
"Ananthan, H., Roy, K.","Technology and circuit design considerations in quasi-planar double-gate SRAM",2006,"IEEE Transactions on Electron Devices","53","2",,"242","250",,23,10.1109/TED.2005.862697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31744438138&doi=10.1109%2fTED.2005.862697&partnerID=40&md5=806075ee3a1beca1f93a07bd76d97a3e",Article,Scopus,2-s2.0-31744438138
"Mukhopadhyay, S., Mahmoodi, H., Roy, K.","A novel high-performance and robust sense amplifier using independent gate control in sub-50-nm double-gate MOSFET",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","2",,"183","192",,13,10.1109/TVLSI.2005.863743,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644998470&doi=10.1109%2fTVLSI.2005.863743&partnerID=40&md5=576fc6785c66ae0e2a4e887a485bb2db",Article,Scopus,2-s2.0-33644998470
"Kang, D., Choo, H., Muhammad, K., Roy, K.","Layout-driven architecture synthesis for high-speed digital filters",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","2",,"203","207",,5,10.1109/TVLSI.2005.863741,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645014203&doi=10.1109%2fTVLSI.2005.863741&partnerID=40&md5=190ae2ec3d107211beb9a8d20628746d",Article,Scopus,2-s2.0-33645014203
"Raychowdhury, A., Roy, K.","Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","1",,"58","65",,134,10.1109/TCAD.2005.853702,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344449874&doi=10.1109%2fTCAD.2005.853702&partnerID=40&md5=6bf7e2dfb990b2811a0ca9685821e394",Article,Scopus,2-s2.0-31344449874
"Kim, Ch., Kim, J.-J., Chang, I.-J., Roy, K.","PVT-aware leakage reduction for on-die caches with improved read stability",2006,"IEEE Journal of Solid-State Circuits","41","1",,"170","178",,24,10.1109/JSSC.2005.859315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344463249&doi=10.1109%2fJSSC.2005.859315&partnerID=40&md5=040e84e3d2cca68401020d8ede362168",Article,Scopus,2-s2.0-31344463249
"Choi, J., Bansal, A., Meterelliyoz, M., Roy, K., Murthy, J.Y.","Concurrent electro-thermal design of VLSI circuits",2006,"American Society of Mechanical Engineers, Heat Transfer Division, (Publication) HTD",,,,"","",8,,10.1115/IMECE2006-13803,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920631431&doi=10.1115%2fIMECE2006-13803&partnerID=40&md5=6dccbd7e77211daeaaa3bbda7c44865f",Conference Paper,Scopus,2-s2.0-84920631431
"Agarwal, A., Mukhopadhyay, S., Kim, C.H., Raychowdhury, A., Roy, K.","Leakage power analysis and reduction for nano-scale circuits",2006,"System-on-Chip: Next Generation Electronics",,,,"415","448",,,10.1049/PBCS018E_ch13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013361012&doi=10.1049%2fPBCS018E_ch13&partnerID=40&md5=f114a6c95990f111da938808e4cd4185",Book Chapter,Scopus,2-s2.0-85013361012
"Cooke, M., Mahmoodi, H., Chen, Q., Roy, K.","Energy recovery clocked dynamic logic",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, S12.2S,"468","471",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244475096&partnerID=40&md5=7994ebc4aef038e8fc9973dfff93316e",Conference Paper,Scopus,2-s2.0-29244475096
"Chen, Y., Li, H., Roy, K., Koh, C.-K.","Cascaded carry-select adder (C2 SA): A new structure for low-power CSA design",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"115","118",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444454121&partnerID=40&md5=d2abc166b86fe9aee5b0ab9e9ccf8229",Conference Paper,Scopus,2-s2.0-28444454121
"Mukhopadhyay, S., Kim, K., Chuang, C.-T., Roy, K.","Modeling and analysis of total leakage currents in nanoscale double gate devices and circuits",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"8","13",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444470231&partnerID=40&md5=ab06b040646b9c95b46677f910051efa",Conference Paper,Scopus,2-s2.0-28444470231
"Roy, K., Tiwari, V., Raghunathan, A., Stan, M.","Proceedings of the International Symposium on Low Power Electronics and Design: Foreword",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444442350&partnerID=40&md5=1b826bb669a5d1026bd4b3e944f946fd",Editorial,Scopus,2-s2.0-28444442350
"Agarwal, A., Kang, K., Bhunia, S.K., Gallagher, J.D., Roy, K.","Effectiveness of low power dual-V<inf>t</inf> designs in nano-scale technologies under process parameter variations",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"14","19",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444456071&partnerID=40&md5=b2804752975ae922db376204bd85330d",Conference Paper,Scopus,2-s2.0-28444456071
"Hsu, S.K., Aqarwal, A., Roy, K., Krishnamurthy, R.K., Borkar, S.","An 8.3GHz dual supply/threshold optimized 32b integer ALU-register file loop in 90nm CMOS",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"103","106",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444482144&partnerID=40&md5=a45138465090bbba0d88d9f283e9f746",Conference Paper,Scopus,2-s2.0-28444482144
"Kim, C.H., Kim, J.-J., Chang, I.-J., Roy, K.","PVT-aware leakage reduction for on-die caches with improved read stability",2005,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","48",, 26.5,"398","399+702",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28144432333&partnerID=40&md5=6aeb184b4ee8039ea11227c5fea52a66",Conference Paper,Scopus,2-s2.0-28144432333
"Kim, C.H., Kim, J.-J., Chang, I.-J., Roy, K.","PVT-aware leakage reduction for on-die caches with improved read stability",2005,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","48",, 26.5,"482","483+611",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28144458003&partnerID=40&md5=bf7fcfe54ed0fc5ca658afb060e19e90",Conference Paper,Scopus,2-s2.0-28144458003
"Roy, K.","Design of CMOS circuits in the nano-meter regime",2005,"Proceedings of the 2005 IEEE Dallas/CAS Workshop: Architecture, Circuits and Implementation of SoCs, DCAS '05","2005",, 1611163,"1","69",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847728300&partnerID=40&md5=0d53a566203efe5535af8783113feef0",Conference Paper,Scopus,2-s2.0-33847728300
"Budnik, M.M., Roy, K.","Implications of SiO<inf>2</inf> breakdown in an integrated nanoscale power supply",2005,"2005 International Semiconductor Device Research Symposium","2005",, 1596088,"268","269",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847186646&partnerID=40&md5=4ba2b4199abd910199d8c03ecc522e04",Conference Paper,Scopus,2-s2.0-33847186646
"Wang, Y., Roy, K.","A novel low-complexity method for parallel implementation of digital FIR filters",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1465013,"2020","2023",,2,10.1109/ISCAS.2005.1465013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649086325&doi=10.1109%2fISCAS.2005.1465013&partnerID=40&md5=094cf49f1a27aaf089f254a7d6ca4d48",Conference Paper,Scopus,2-s2.0-67649086325
"Bansal, A., Roy, K.","Asymmetric Halo CMOSFET to reduce static power dissipation with improved performance",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1464509,"1","4",,1,10.1109/ISCAS.2005.1464509,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36849087758&doi=10.1109%2fISCAS.2005.1464509&partnerID=40&md5=bf2611e02f5ef1d4213007e3f255d6cc",Conference Paper,Scopus,2-s2.0-36849087758
"Wang, Y., Roy, K.","A new reduced-complexity sphere decoder with true lattice-boundary- awareness for multi-antenna systems",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 1465747,"4963","4966",,12,10.1109/ISCAS.2005.1465747,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746492445&doi=10.1109%2fISCAS.2005.1465747&partnerID=40&md5=ea1f0f0a62eedc16e41ab31bc462c8f8",Conference Paper,Scopus,2-s2.0-33746492445
"Mukhopadhyay, S., Mahmoodi, H., Roy, K.","Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","12",,"1859","1879",,288,10.1109/TCAD.2005.852295,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144526605&doi=10.1109%2fTCAD.2005.852295&partnerID=40&md5=4590b33254f7222ce60d6c5cc277bff4",Conference Paper,Scopus,2-s2.0-29144526605
"Roy, K., Bayen, A.M., Tomlin, C.J.","Polynomial time algorithms for scheduling of arrival aircraft",2005,"Collection of Technical Papers - AIAA Guidance, Navigation, and Control Conference","3",,,"1849","1866",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29744439064&partnerID=40&md5=ee444a5db6ef970eb1d3c7cb3cc3db26",Conference Paper,Scopus,2-s2.0-29744439064
"Mukhopadhyay, S., Mahmoodi, H., Roy, K.","Design of high performance sense amplifier using independent gate control in sub-50nm double-gate MOSFET",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410633,"490","495",,25,10.1109/ISQED.2005.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748558677&doi=10.1109%2fISQED.2005.44&partnerID=40&md5=b60610c975ef07a3b57eb08a080e5fae",Conference Paper,Scopus,2-s2.0-33748558677
"Kang, D., Chen, Y., Roy, K.","Power supply noise-aware scheduling and allocation for DSP synthesis",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410556,"48","53",,,10.1109/ISQED.2005.97,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886706937&doi=10.1109%2fISQED.2005.97&partnerID=40&md5=75cc74cd0d0c3510be7a68b06fb489b6",Conference Paper,Scopus,2-s2.0-84886706937
"Chen, Y., Li, H., Roy, K., Koh, C.-K.","Gated Decap: Gate leakage control of on-chip decoupling capacitors in scaled technologies",2005,"Proceedings of the Custom Integrated Circuits Conference","2005",, 1568783,"770","773",,5,10.1109/CICC.2005.1568783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847095952&doi=10.1109%2fCICC.2005.1568783&partnerID=40&md5=b34232500b1788ae9613bcb333f1cfeb",Conference Paper,Scopus,2-s2.0-33847095952
"Roy, K., Pal, U., Chaudhuri, B.B.","Neural network based word-wise handwritten script identification system for Indian postal automation",2005,"Proceedings - 2005 International Conference on Intelligent Sensing and Information Processing, ICISIP'05","2005",, 1529455,"240","245",,11,10.1109/ICISIP.2005.1529455,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750187216&doi=10.1109%2fICISIP.2005.1529455&partnerID=40&md5=855b426b2ac083f39e5a5191252ff1c6",Conference Paper,Scopus,2-s2.0-33750187216
"Ndai, P., Agarwal, A., Chen, Q., Roy, K.","A soft error monitor using switching current detection",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524151,"185","190",,11,10.1109/ICCD.2005.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748537704&doi=10.1109%2fICCD.2005.15&partnerID=40&md5=e782c043a3ca3f912b8b01d81982418b",Conference Paper,Scopus,2-s2.0-33748537704
"Roy, K., Pal, T., Pal, U., Kimura, F.","Oriya handwritten numeral recognition system",2005,"Proceedings of the International Conference on Document Analysis and Recognition, ICDAR","2005",, 1575649,"770","774",,24,10.1109/ICDAR.2005.183,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947431000&doi=10.1109%2fICDAR.2005.183&partnerID=40&md5=ae51593fc7b18a4825d7ec50ee275a58",Conference Paper,Scopus,2-s2.0-33947431000
"Datta, A., Bhunia, S., Banerjee, N., Roy, K.","A power-aware GALS architecture for real-time algorithm-specific tasks",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410609,"358","363",,3,10.1109/ISQED.2005.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53849090235&doi=10.1109%2fISQED.2005.12&partnerID=40&md5=b7d739a41392e3da5e0c7dd4e4db854c",Conference Paper,Scopus,2-s2.0-53849090235
"Mukhopadhyay, S., Bhunia, S., Roy, K.","Modeling and analysis of loading effect in leakage of nano-scaled bulk-CMOS logic circuits",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395560,"224","229",,14,10.1109/DATE.2005.210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646904250&doi=10.1109%2fDATE.2005.210&partnerID=40&md5=c42a9550134ab080b238e4648e7ee618",Conference Paper,Scopus,2-s2.0-33646904250
"Chen, Q., Mukhopadhyay, S., Mahmoodi, H., Roy, K.","Process variation tolerant online current monitor for robust systems",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",, 1498152,"171","176",,3,10.1109/IOLTS.2005.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745500834&doi=10.1109%2fIOLTS.2005.57&partnerID=40&md5=459d774702476f6d13956109a472780e",Conference Paper,Scopus,2-s2.0-33745500834
"Raychowdhury, A., Mukhopadhyay, S., Roy, K.","A feasibility study of subthreshold SRAM across technology generations",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524185,"417","422",,25,10.1109/ICCD.2005.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748545925&doi=10.1109%2fICCD.2005.7&partnerID=40&md5=ad630a820838449687e815c87687e154",Conference Paper,Scopus,2-s2.0-33748545925
"Cakici, T., Mahmoodi, H., Mukhopadhyay, S., Roy, K.","Independent gate skewed logic in double-gate SOI technology",2005,"Proceedings - IEEE International SOI Conference","2005",, 1563543,"83","84",,10,10.1109/SOI.2005.1563543,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744745861&doi=10.1109%2fSOI.2005.1563543&partnerID=40&md5=4fea14d232d96847aabac56d3f2326cd",Conference Paper,Scopus,2-s2.0-33744745861
"Bansal, A., Mukhopadhyay, S., Roy, K.","Modeling and optimization approach to robust and low-power FinFET SRAM design in nanoscale era",2005,"Proceedings of the Custom Integrated Circuits Conference","2005",, 1568799,"830","833",,3,10.1109/CICC.2005.1568799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847122571&doi=10.1109%2fCICC.2005.1568799&partnerID=40&md5=27f3dba6c5b8fc1acd87bb9abc316185",Conference Paper,Scopus,2-s2.0-33847122571
"Raychowdhury, A., Guo, J., Roy, K., Lundstrom, M.","Design of a novel three-valued static memory using schottky barrier carbon nanotube FETs",2005,"2005 5th IEEE Conference on Nanotechnology","2",, 1500812,"695","698",,2,10.1109/NANO.2005.1500812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746885892&doi=10.1109%2fNANO.2005.1500812&partnerID=40&md5=d9e64ca89c9246b48624d22aee0f393d",Conference Paper,Scopus,2-s2.0-33746885892
"Bhunia, S., Mahmoodi, H., Raychowdhury, A., Roy, K.","A novel low-overhead delay testing technique for arbitrary two-pattern test application",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395747,"1136","1141",,23,10.1109/DATE.2005.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646926130&doi=10.1109%2fDATE.2005.27&partnerID=40&md5=56175538684b1f7a76f8800a669ef9ed",Conference Paper,Scopus,2-s2.0-33646926130
"Agarwal, A., Kunhyuk, K., Roy, K.","Accurate estimation and modeling of total chip leakage considering inter- &amp; intra-die process variations",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560162,"735","740",,25,10.1109/ICCAD.2005.1560162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751441014&doi=10.1109%2fICCAD.2005.1560162&partnerID=40&md5=d847feabc6a0d2d3df42b05871fa2761",Conference Paper,Scopus,2-s2.0-33751441014
"Datta, A., Mukhopadhyay, S., Bhunia, S., Roy, K.","Yield prediction of high performance pipelined circuit with respect to delay failures in sub-100nm technology",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",, 1498173,"275","280",,1,10.1109/IOLTS.2005.71,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745514034&doi=10.1109%2fIOLTS.2005.71&partnerID=40&md5=ac3d0f0dccac7440a6101cb141e35356",Conference Paper,Scopus,2-s2.0-33745514034
"Meterelliyoz, M., Mahmoodi, H., Roy, K.","A leakage control system for thermal stability during burn-in test",2005,"Proceedings - International Test Conference","2005",, 1584064,"982","991",,14,10.1109/TEST.2005.1584064,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847166551&doi=10.1109%2fTEST.2005.1584064&partnerID=40&md5=724bef33e4ec32cd2057f4aa23df647a",Conference Paper,Scopus,2-s2.0-33847166551
"Nicolaidis, M., Anghel, L., Metra, C., Roy, K.","Proceedings of the 11th IEEE International On-Line Testing Symposium (IOLTS'05): Welcome",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745439538&partnerID=40&md5=9463ffd0940c983159791cec3dacc97e",Editorial,Scopus,2-s2.0-33745439538
"Oh, S., Roy, K., Hwang, I., Sastry, S.","A fully automated distributed multiple-target tracking and identity management algorithm",2005,"Collection of Technical Papers - AIAA Guidance, Navigation, and Control Conference","1",,,"216","227",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29744462604&partnerID=40&md5=8df67be8c0a8ea0033417d0859a6c5d7",Conference Paper,Scopus,2-s2.0-29744462604
"Kang, K., Paul, B.C., Roy, K.","Statistical timing analysis using levelized covariance propagation",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395670,"764","769",,40,10.1109/DATE.2005.279,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646912201&doi=10.1109%2fDATE.2005.279&partnerID=40&md5=27a963b9717f220accb53a5cce08edbd",Conference Paper,Scopus,2-s2.0-33646912201
"Raychowdhury, A., Ghosh, S., Roy, K.","A novel on-chip delay measurement hardware for efficient speed-binning",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",, 1498175,"287","292",,24,10.1109/IOLTS.2005.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745485465&doi=10.1109%2fIOLTS.2005.10&partnerID=40&md5=c9e420ba84e8f74d0ebaf251ded6c8dc",Conference Paper,Scopus,2-s2.0-33745485465
"Kim, K.-J., Kim, C.H., Roy, K.","TFT-LCD application specific low power SRAM using charge-recycling technique",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410558,"59","64",,7,10.1109/ISQED.2005.121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37849040880&doi=10.1109%2fISQED.2005.121&partnerID=40&md5=9af2c2a53fcbfe0523c7cd484f85b106",Conference Paper,Scopus,2-s2.0-37849040880
"Ananthan, H., Bansal, A., Roy, K.","Analysis of drain-to-body band-to-band tunneling in double gate MOSFET",2005,"Proceedings - IEEE International SOI Conference","2005",, 1563573,"159","160",,5,10.1109/SOI.2005.1563573,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744754701&doi=10.1109%2fSOI.2005.1563573&partnerID=40&md5=79675475719f86bc01af4e8895cafce5",Conference Paper,Scopus,2-s2.0-33744754701
"Ghosh, S., Bhunia, S., Roy, K.","Shannon expansion based supply-gated logic for improved power and testability",2005,"Proceedings of the Asian Test Symposium","2005",, 1575463,"404","409",,5,10.1109/ATS.2005.98,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846937647&doi=10.1109%2fATS.2005.98&partnerID=40&md5=d4ecca99ae70b359487d871055af3db1",Conference Paper,Scopus,2-s2.0-33846937647
"Roy, K., Pal, U., Kimura, F.","Bangla handwritten character recognition",2005,"Proceedings of the 2nd Indian International Conference on Artificial Intelligence, IICAI 2005",,,,"431","443",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36048930634&partnerID=40&md5=1eb04ea42deaef9e3940ea03c31557e7",Conference Paper,Scopus,2-s2.0-36048930634
"Bhunia, S., Mahmoodi, H., Ghosh, D., Roy, K.","Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410624,"453","458",,9,10.1109/ISQED.2005.96,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886691306&doi=10.1109%2fISQED.2005.96&partnerID=40&md5=d56ac44ca785713d3b03bc5e9c8b3a69",Conference Paper,Scopus,2-s2.0-84886691306
"Roy, K., Chaudhuri, C., Pal, U., Kundu, M.","A study on the effect of varying training set sizes on recognition performance with handwritten Bangla Numerals",2005,"Proceedings of INDICON 2005: An International Conference of IEEE India Council","2005",, 1590236,"570","574",,4,10.1109/INDCON.2005.1590236,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847139491&doi=10.1109%2fINDCON.2005.1590236&partnerID=40&md5=2bb25cf11229394ed842cfd8bb88c1a0",Conference Paper,Scopus,2-s2.0-33847139491
"Cao, A., Sirisantana, N., Koh, C.-K., Roy, K.","Synthesis of skewed logic circuits",2005,"ACM Transactions on Design Automation of Electronic Systems","10","2",,"205","228",,1,10.1145/1059876.1059878,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30544448195&doi=10.1145%2f1059876.1059878&partnerID=40&md5=c69779d7fb7c6828b853ba4b47c5c765",Review,Scopus,2-s2.0-30544448195
"Datta, A., Bhunia, S., Mukhopadhyay, S., Roy, K.","A statistical approach to area-constrained yield enhancement for pipelined circuits under parameter variations",2005,"Proceedings of the Asian Test Symposium","2005",, 1575425,"170","175",,4,10.1109/ATS.2005.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645803195&doi=10.1109%2fATS.2005.16&partnerID=40&md5=918fe1f71129ed27dee62c66226bae53",Conference Paper,Scopus,2-s2.0-33645803195
"Chen, Q., Mahmoodi, H., Bhunia, S., Roy, K.","Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS",2005,"Proceedings of the IEEE VLSI Test Symposium",,, 1443438,"292","297",,31,10.1109/VTS.2005.58,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886474055&doi=10.1109%2fVTS.2005.58&partnerID=40&md5=b3d483ac2672addb1fe640d21510c68c",Conference Paper,Scopus,2-s2.0-84886474055
"Mukhopadhyay, S., Raychowdhury, A., Mahmoodi, H., Roy, K.","Leakage current based stabilization scheme for robust sense-amplifier design for yield enhancement in nano-scale SRAM",2005,"Proceedings of the Asian Test Symposium","2005",, 1575426,"176","181",,5,10.1109/ATS.2005.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846910535&doi=10.1109%2fATS.2005.73&partnerID=40&md5=cb805e972b80d4733048d88315928aa1",Conference Paper,Scopus,2-s2.0-33846910535
"Mukhopadhyay, S., Kang, K., Mahmoodi, H., Roy, K.","Reliable and self-repairing SRAM in nano-scale technologies using leakage and delay monitoring",2005,"Proceedings - International Test Conference","2005",, 1584080,"1126","1135",,29,10.1109/TEST.2005.1584080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847133368&doi=10.1109%2fTEST.2005.1584080&partnerID=40&md5=76743f443c51adc4526d314a7651a298",Conference Paper,Scopus,2-s2.0-33847133368
"Paul, B.C., Bansal, A., Roy, K.","Underlap DGMOS for ultra-low power digital sub-threshold operation",2005,"Device Research Conference - Conference Digest, DRC","2005",, 1553132,"227","228",,6,10.1109/DRC.2005.1553132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751318952&doi=10.1109%2fDRC.2005.1553132&partnerID=40&md5=b65481e710fcb4971114be20042ff8de",Conference Paper,Scopus,2-s2.0-33751318952
"Banerjee, N., Raychowdhury, A., Bhunia, S., Mahmoodi, H., Roy, K.","Novel low-overhead operand isolation techniques for low-power datapath synthesis",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524154,"206","211",,3,10.1109/ICCD.2005.80,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748550997&doi=10.1109%2fICCD.2005.80&partnerID=40&md5=8953d7ea9f9b0bcef009757318504f97",Conference Paper,Scopus,2-s2.0-33748550997
"Datta, A., Bhunia, S., Mukhopadhyay, S., Banerjee, N., Roy, K.","Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100nm technologies",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395704,"926","931",,19,10.1109/DATE.2005.278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646909654&doi=10.1109%2fDATE.2005.278&partnerID=40&md5=05e193e8c408e46a63b7b1c1d59c541d",Conference Paper,Scopus,2-s2.0-33646909654
"Bhunia, S., Banerjee, N., Chen, Q., Mahmoodi, H., Roy, K.","A novel synthesis approach for active leakage power reduction using dynamic supply gating",2005,"Proceedings - Design Automation Conference",,, 29.3,"479","484",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944470410&partnerID=40&md5=7e6860b3b8d3298064ab4b70c353b7dd",Conference Paper,Scopus,2-s2.0-27944470410
"Kim, C.H., Hsu, S., Krishnamurthy, R., Borkar, S., Roy, K.","Self calibrating circuit design for variation tolerant VLSI systems",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",, 1498139,"100","105",,25,10.1109/IOLTS.2005.63,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745484581&doi=10.1109%2fIOLTS.2005.63&partnerID=40&md5=2f9e6998bc4d1992fba655124b5b55a8",Conference Paper,Scopus,2-s2.0-33745484581
"Roy, K., Vajda, S., Pal, U., Chaudhuri, B.B., Belaid, A.","A system for indian postal automation",2005,"Proceedings of the International Conference on Document Analysis and Recognition, ICDAR","2005",, 1575706,"1060","1064",,20,10.1109/ICDAR.2005.259,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947378400&doi=10.1109%2fICDAR.2005.259&partnerID=40&md5=08a55a17356bf5a3bdb389f2caa76bbf",Conference Paper,Scopus,2-s2.0-33947378400
"Raychowdhury, A., Ghosh, S., Bhunia, S., Ghosh, D., Roy, K.","A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points",2005,"Proceedings of the 10th IEEE European Test Symposium, ETS 2005","2005",, 1430017,"108","113",,5,10.1109/ETS.2005.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744501546&doi=10.1109%2fETS.2005.2&partnerID=40&md5=09575b4f4e1b83c875d47ed6f3ce21b6",Conference Paper,Scopus,2-s2.0-33744501546
"Chang, I.J., Kang, K., Mukhopadhyay, S., Kim, C.H., Roy, K.","Fast and accurate estimation of nano-scaled SRAM read failure probability using Critical Point Sampling",2005,"Proceedings of the Custom Integrated Circuits Conference","2005",, 1568700,"432","435",,14,10.1109/CICC.2005.1568700,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847100084&doi=10.1109%2fCICC.2005.1568700&partnerID=40&md5=5019bb77ee229494145efcb6a96cabb3",Conference Paper,Scopus,2-s2.0-33847100084
"Mukhopadhyay, S., Kim, K., Kim, J.-J., Lo, S.-H., Joshi, R.V., Chuang, C.-T., Roy, K.","Modeling and analysis of gate leakage in ultra-thin oxide sub-50nm double gate devices and circuits",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410617,"410","415",,5,10.1109/ISQED.2005.77,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886710336&doi=10.1109%2fISQED.2005.77&partnerID=40&md5=ff37bdc91b660375217b61ce8b787365",Conference Paper,Scopus,2-s2.0-84886710336
"Kundu, S., Galivanche, R., Narayanan, V., Raina, R., Sanda, P., Roy, K.","Is the concern for soft-error overblown?",2005,"Proceedings - International Test Conference","2005",, 1584100,"1268","",,1,10.1109/TEST.2005.1584100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847126191&doi=10.1109%2fTEST.2005.1584100&partnerID=40&md5=87125212e41e86ba0c66b90b6326ec5d",Conference Paper,Scopus,2-s2.0-33847126191
"Roy, K., Mahmoodi, H., Mukhopadhyay, S., Ananthan, H., Bansal, A., Cakici, T.","Double-gate SOI devices for low-power and high-performance applications",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560067,"217","224",,20,10.1109/ICCAD.2005.1560067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751414310&doi=10.1109%2fICCAD.2005.1560067&partnerID=40&md5=fc6975948ca40c370ca67332747c0951",Conference Paper,Scopus,2-s2.0-33751414310
"Chen, Q., Mahmoodi, H., Bhunia, S., Roy, K.","Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","11",,"1286","1295",,12,10.1109/TVLSI.2005.859565,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947143498&doi=10.1109%2fTVLSI.2005.859565&partnerID=40&md5=6b1e3ac431404e7de8fe7f6a4d4e6eb2",Article,Scopus,2-s2.0-33947143498
"Raychowdhury, A., Paul, B.C., Bhunia, S., Roy, K.","Computing with subthreshold leakage: Device/circuit/architecture co-design for ultralow-power subthreshold operation",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","11",,"1213","1223",,39,10.1109/TVLSI.2005.859590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947136855&doi=10.1109%2fTVLSI.2005.859590&partnerID=40&md5=8899ed2edda7058bbfd8872efbc653f0",Article,Scopus,2-s2.0-33947136855
"Roy, K., Chaudhuri, C., Kundu, M., Nasipuri, M., Basu, D.K.","Comparison of the multi layer perceptron and the nearest neighbor classifier for handwritten numeral recognition",2005,"Journal of Information Science and Engineering","21","6",,"1247","1259",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444448035&partnerID=40&md5=7a324721fcdc08189e9ca0465f8bf2f2",Article,Scopus,2-s2.0-28444448035
"Ananthan, H., Roy, K.","Technology-circuit co-design in width-quantized quasi-planar double-gate SRAM",2005,"2005 International Conference on Integrated Circuit Design and Technology, ICICDT",,,,"155","160",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25844486080&partnerID=40&md5=b661f9188b3c660674cca7c5ec78a65a",Conference Paper,Scopus,2-s2.0-25844486080
"Alam, M., Kufluoglu, H., Paul, B., Kang, K., Roy, K.","On reliable circuits and systems: How reliability considerations are reshaping oxide scaling, device geometry, and VLSI algorithm",2005,"2005 International Conference on Integrated Circuit Design and Technology, ICICDT",,, F1,"117","122",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25844456693&partnerID=40&md5=8f968b6d1249e6c01ba0b9e376aaed2d",Conference Paper,Scopus,2-s2.0-25844456693
"Kim, C.H., Roy, K., Hsu, S., Krishnamurthy, R.K., Borkar, S.","An on-die CMOS leakage current sensor for measuring process variation in sub-90nm generations",2005,"2005 International Conference on Integrated Circuit Design and Technology, ICICDT",,,,"221","222",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25844460067&partnerID=40&md5=0ea0c5e3ed8b44b8f135c76074199f0c",Conference Paper,Scopus,2-s2.0-25844460067
"Wang, Y., Roy, K.","CSDC: A new complexity reduction technique for multiplierless implementation of digital FIR filters",2005,"IEEE Transactions on Circuits and Systems I: Regular Papers","52","9",,"1845","1853",,32,10.1109/TCSI.2005.852208,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27144551112&doi=10.1109%2fTCSI.2005.852208&partnerID=40&md5=b24aec3ae699a4c1870392ddeea534b1",Article,Scopus,2-s2.0-27144551112
"Mahmoodi, H., Mukhopadhyay, S., Roy, K.","Estimation of delay Variations due to random-dopant fluctuations in nanoscale CMOS circuits",2005,"IEEE Journal of Solid-State Circuits","40","9",,"1787","1795",,82,10.1109/JSSC.2005.852164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25144443976&doi=10.1109%2fJSSC.2005.852164&partnerID=40&md5=be577153f5c1e8e4daf92109a0af1c68",Conference Paper,Scopus,2-s2.0-25144443976
"Agarwal, A., Paul, B.C., Mukhopadhyay, S., Roy, K.","Process variation in embedded memories: Failure analysis and variation aware architecture",2005,"IEEE Journal of Solid-State Circuits","40","9",,"1804","1813",,113,10.1109/JSSC.2005.852159,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25144518593&doi=10.1109%2fJSSC.2005.852159&partnerID=40&md5=d165d8e7014019cb10e4c8d2c2880345",Conference Paper,Scopus,2-s2.0-25144518593
"Hwang, M.-E., Raychowdhury, A., Roy, K.","Energy-recovery techniques to reduce on-chip power density in molecular nanotechnologies",2005,"IEEE Transactions on Circuits and Systems I: Regular Papers","52","8",,"1580","1589",,12,10.1109/TCSI.2005.851692,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-26444565783&doi=10.1109%2fTCSI.2005.851692&partnerID=40&md5=c37cc94061f52b06a4945c0ccbc2ae49",Article,Scopus,2-s2.0-26444565783
"Paul, B.C., Kang, K., Kufluoglu, H., Alam, M.A., Roy, K.","Impact of NBTI on the temporal performance degradation of digital circuits",2005,"IEEE Electron Device Letters","26","8",,"560","562",,188,10.1109/LED.2005.852523,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23844466920&doi=10.1109%2fLED.2005.852523&partnerID=40&md5=79948d7b268dbb2b5d9fd2eff0abacb5",Article,Scopus,2-s2.0-23844466920
"Bhunia, S., Datta, A., Banerjee, N., Roy, K.","GAARP: A power-aware GALS architecture for real-time algorithm-specific tasks",2005,"IEEE Transactions on Computers","54","6",,"752","766",,10,10.1109/TC.2005.99,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21044443475&doi=10.1109%2fTC.2005.99&partnerID=40&md5=2fd5c41db22025992d26e12c37e7ce9f",Article,Scopus,2-s2.0-21044443475
"Bhunia, S., Raychowdhury, A., Roy, K.","Frequency specification testing of analog filters using wavelet transform of dynamic supply current",2005,"Journal of Electronic Testing: Theory and Applications (JETTA)","21","3",,"243","255",,2,10.1007/s10836-005-6354-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444365830&doi=10.1007%2fs10836-005-6354-8&partnerID=40&md5=074cb5e6d35de501dd2944a3db187a15",Article,Scopus,2-s2.0-17444365830
"Li, H., Cher, C.-Y., Roy, K., Vijaykumar, T.N.","Combined circuit and architectural level variable supply-voltage scaling for low power",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","5",,"564","575",,11,10.1109/TVLSI.2005.844295,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18744414526&doi=10.1109%2fTVLSI.2005.844295&partnerID=40&md5=380f96fea985887b74673851098e56d4",Article,Scopus,2-s2.0-18744414526
"Agarwal, A., Mukhopadhyay, S., Kim, C.H., Raychowdhury, A., Roy, K.","Leakage power analysis and reduction: Models, estimation and tools",2005,"IEE Proceedings: Computers and Digital Techniques","152","3",,"353","368",,47,10.1049/ip-cdt:20045084,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944460764&doi=10.1049%2fip-cdt%3a20045084&partnerID=40&md5=83ceb4314a32433245c2dba29b0d08f4",Conference Paper,Scopus,2-s2.0-22944460764
"Bhunia, S., Roy, K.","A novel wavelet transform-based transient current analysis for fault detection and localization",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","4",,"503","507",,26,10.1109/TVLSI.2004.842880,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16444376381&doi=10.1109%2fTVLSI.2004.842880&partnerID=40&md5=dbaea08086b4b783bce11376633aa6d5",Article,Scopus,2-s2.0-16444376381
"Bhunia, S., Raychowdhury, A., Roy, K.","Defect oriented testing of analog circuits using wavelet analysis of dynamic supply current",2005,"Journal of Electronic Testing: Theory and Applications (JETTA)","21","2",,"147","159",,7,10.1007/s10836-005-6144-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444393614&doi=10.1007%2fs10836-005-6144-3&partnerID=40&md5=bef55896fd752e3e7911d2ea292f89dc",Article,Scopus,2-s2.0-17444393614
"Bansal, A., Roy, K.","Asymmetric halo CMOSFET to reduce static power dissipation with improved performance",2005,"IEEE Transactions on Electron Devices","52","3",,"397","405",,28,10.1109/TED.2005.843969,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15044352610&doi=10.1109%2fTED.2005.843969&partnerID=40&md5=b4d815c9725ba0c74a04b65f5e685506",Article,Scopus,2-s2.0-15044352610
"Raychowdhury, A., Roy, K.","Carbon-nanotube-based voltage-mode multiple-valued logic design",2005,"IEEE Transactions on Nanotechnology","4","2",,"168","179",,107,10.1109/TNANO.2004.842068,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15944374738&doi=10.1109%2fTNANO.2004.842068&partnerID=40&md5=ca5e409dbbe68909cb01060d9b1c1291",Article,Scopus,2-s2.0-15944374738
"Kim, C.H.-I., Kim, J.-J., Mukhopadhyay, S., Roy, K.","A forward body-biased low-leakage SRAM cache: Device, circuit and architecture considerations",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","3",,"349","357",,59,10.1109/TVLSI.2004.842903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15844361963&doi=10.1109%2fTVLSI.2004.842903&partnerID=40&md5=b67650f507939c73f5685cf4616ce208",Article,Scopus,2-s2.0-15844361963
"Mukhopadhyay, S., Raychowdhury, A., Roy, K.","Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","3",,"363","381",,59,10.1109/TCAD.2004.842810,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15244338765&doi=10.1109%2fTCAD.2004.842810&partnerID=40&md5=31e3c70e6d6b6c392b679d1642867ea6",Article,Scopus,2-s2.0-15244338765
"Bhunia, S., Mahmoodi, H., Ghosh, D., Mukhopadhyay, S., Roy, K.","Low-power scan design using first-level supply gating",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","3",,"384","395",,82,10.1109/TVLSI.2004.842885,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15844369074&doi=10.1109%2fTVLSI.2004.842885&partnerID=40&md5=c9a85967b09cda4545ecb55168240ca8",Article,Scopus,2-s2.0-15844369074
"Jeong, W., Roy, K.","High-performance low-power dual transition preferentially sized (DTPS) logic",2005,"IEEE Journal of Solid-State Circuits","40","2",,"480","483",,1,10.1109/JSSC.2004.841040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13444301351&doi=10.1109%2fJSSC.2004.841040&partnerID=40&md5=ef080d526d7057bde0005782cdf60cbe",Article,Scopus,2-s2.0-13444301351
"Chiou, L.-Y., Bhunia, S., Roy, K.","Synthesis of Application-Specific Highly Efficient Multi-Mode Cores for Embedded Systems",2005,"ACM Transactions on Embedded Computing Systems","4","1",,"168","188",,20,10.1145/1053271.1053278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979977948&doi=10.1145%2f1053271.1053278&partnerID=40&md5=e854db31b4a395a97a56a98f63aef11e",Article,Scopus,2-s2.0-84979977948
"Paul, B.C., Raychowdhury, A., Roy, K.","Device optimization for digital subthreshold logic operation",2005,"IEEE Transactions on Electron Devices","52","2",,"237","247",,75,10.1109/TED.2004.842538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13344280331&doi=10.1109%2fTED.2004.842538&partnerID=40&md5=585796b73de64677c605356a6b012496",Article,Scopus,2-s2.0-13344280331
"Bansal, A., Paul, B.C., Roy, K.","Modeling and optimization of fringe capacitance of nanoscale DGMOS devices",2005,"IEEE Transactions on Electron Devices","52","2",,"256","262",,135,10.1109/TED.2004.842713,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13344270339&doi=10.1109%2fTED.2004.842713&partnerID=40&md5=78ccd5c397f99d84c2a13a28f2b418dd",Article,Scopus,2-s2.0-13344270339
"Choo, H., Roy, K.","Joint control of communication subsystems for low-fnfrgy image transmission",2005,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","III",, 1415763,"III529","III532",,,10.1109/ICASSP.2005.1415763,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646810103&doi=10.1109%2fICASSP.2005.1415763&partnerID=40&md5=b21a2d7efbd13ae6e8cdc4bfd8c0314e",Conference Paper,Scopus,2-s2.0-33646810103
"Wang, Y., Muhammad, K., Roy, K.","Design of sigma-delta modulators with arbitrary transfer functions",2005,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","V",, 1416238,"V53","V56",,2,10.1109/ICASSP.2005.1416238,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646801968&doi=10.1109%2fICASSP.2005.1416238&partnerID=40&md5=e536c9c82a61ce3f22143d78a15db8e2",Conference Paper,Scopus,2-s2.0-33646801968
"Chen, Y., Roy, K., Koh, C.-K.","Current demand balancing: A technique for minimization of current surge in high performance clock-gated microprocessors",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","1",,"75","85",,4,10.1109/TVLSI.2004.840404,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13144279339&doi=10.1109%2fTVLSI.2004.840404&partnerID=40&md5=accfb5de75e0fe3189074a8624f3b5de",Article,Scopus,2-s2.0-13144279339
"Agarwal, A., Paul, B.C., Mahmoodi, H., Datta, A., Roy, K.","A process-tolerant cache architecture for improved yield in nanoscale technologies",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","1",,"27","37",,125,10.1109/TVLSI.2004.840407,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13144266757&doi=10.1109%2fTVLSI.2004.840407&partnerID=40&md5=8e6cb38485a3bc60e76bd255e5019950",Article,Scopus,2-s2.0-13144266757
"Ghosh, D., Bhunia, S., Roy, K.","A technique to reduce power and test application time in BIST",2004,"Proceedings - 10th IEEE International On-Line Testing Symposium, IOLTS 2004",,,,"182","183",,3,10.1109/OLT.2004.1319684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444232676&doi=10.1109%2fOLT.2004.1319684&partnerID=40&md5=fe2bc40c2d4b49f6590103219427b04b",Conference Paper,Scopus,2-s2.0-10444232676
"Agarwal, A., Paul, B.C., Roy, K.","A novel fault tolerant cache to improve yield in nanometer technologies",2004,"Proceedings - 10th IEEE International On-Line Testing Symposium, IOLTS 2004",,,,"149","154",,11,10.1109/OLT.2004.1319673,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444251734&doi=10.1109%2fOLT.2004.1319673&partnerID=40&md5=7e4884ba72c527b2d1b235b4fe96ffa8",Conference Paper,Scopus,2-s2.0-10444251734
"Raychowdhury, A., Roy, K.","Modeling and analysis of carbon nanotube interconnects and their effectiveness for high speed VLSI design",2004,"2004 4th IEEE Conference on Nanotechnology",,,,"608","610",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20444397337&partnerID=40&md5=78905ded405da749e9bb5ef540b72b9d",Conference Paper,Scopus,2-s2.0-20444397337
"Raychowdhury, A., Roy, K.","A circuit model for carbon nanotube interconnects: Comparative study with Cu interconnects for scaled technologies",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 3D.3,"237","240",,58,10.1109/ICCAD.2004.1382578,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244369436&doi=10.1109%2fICCAD.2004.1382578&partnerID=40&md5=01e5aaaa415f4d5f6c768fec0086ebd2",Conference Paper,Scopus,2-s2.0-16244369436
"Choo, H., Roy, K.","A parametric approach for low energy wireless data communication",2004,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"200","205",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17044373639&partnerID=40&md5=635e44bca991f2a3cc0e0d48087cc70b",Conference Paper,Scopus,2-s2.0-17044373639
"Raychowdhury, A., Roy, K.","Circuit modeling of carbon nanotube interconnects and their performance estimation in VLSI design",2004,"2004 10th International Workshop on Computational Electronics, IEEE IWCE-10 2004, Abstracts",,,,"122","123",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21844468998&partnerID=40&md5=86223c5c3a7462397e86fef95e2f8ba2",Conference Paper,Scopus,2-s2.0-21844468998
"Choo, H., Roy, K.","Floorplan-aware low-complexity digital filter synthesis for low-power &amp; high-speed",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"354","357",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644372788&partnerID=40&md5=d3ed7c45737fe4168e961c59cde9a581",Conference Paper,Scopus,2-s2.0-17644372788
"Paul, B.C., Roy, K.","Device optimization for digital sub-threshold operation",2004,"Device Research Conference - Conference Digest, DRC",,, III.-31,"113","114",,1,10.1109/DRC.2004.1367809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18044365384&doi=10.1109%2fDRC.2004.1367809&partnerID=40&md5=fffcc6d80cf442befa641de1045f3ef6",Conference Paper,Scopus,2-s2.0-18044365384
"Wang, Y., Roy, K.","Reduced-complexity sphere decoding via detection ordering for linear multi-input multi-output channels",2004,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"30","35",,8,10.1109/SIPS.2005.1579834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17044414112&doi=10.1109%2fSIPS.2005.1579834&partnerID=40&md5=e9918a5ddd6b6938d086491ef24ab419",Conference Paper,Scopus,2-s2.0-17044414112
"Raychowdhury, A., Roy, K.","Carbon nanotubes as interconnects for the future: A circuit perspective",2004,"Advanced Metallization Conference (AMC)",,,,"277","283",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23844549252&partnerID=40&md5=e53dc5daf1a91855e279ca910565a5ff",Conference Paper,Scopus,2-s2.0-23844549252
"Paul, B.C., Raychowdhury, A., Roy, K.","Device optimization for ultra-low power digital sub-threshold operation",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,,,"96","101",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244376164&partnerID=40&md5=b4be6ede802a7604b5a1d960a85fe80b",Conference Paper,Scopus,2-s2.0-16244376164
"Ananthan, H., Kim, C.H., Roy, K.","Larger-than-Vdd forward body bias in sub-0.5V nanoscale CMOS",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,,,"8","13",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244401645&partnerID=40&md5=661eb8bb66524da2120edbdd42d97f74",Conference Paper,Scopus,2-s2.0-16244401645
"Roy, K., Vajda, S., Pal, U., Chaudhuri, B.B.","A System towards Indian postal automation",2004,"Proceedings - International Workshop on Frontiers in Handwriting Recognition, IWFHR",,,,"580","585",,24,10.1109/IWFHR.2004.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18044369470&doi=10.1109%2fIWFHR.2004.12&partnerID=40&md5=0b413bdce3bd0dee900020d9bb87636e",Conference Paper,Scopus,2-s2.0-18044369470
"Paul, B.C., Neau, C., Roy, K.","Impact of body bias on delay fault testing of nanoscale CMOS circuits",2004,"Proceedings - International Test Conference",,,,"1269","1275",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144379925&partnerID=40&md5=356c504a949457a91141e86e5b382925",Conference Paper,Scopus,2-s2.0-18144379925
"Roy, K., Banerjee, A., Pal, U.","A system for word-wise handwritten script identification for Indian postal automation",2004,"Proceedings of the IEEE INDICON 2004 - 1st India Annual Conference",,,,"266","271",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444439917&partnerID=40&md5=91bd3a3572fcf6108270e1e31396c3e2",Conference Paper,Scopus,2-s2.0-28444439917
"Mahmoodi, H., Mukhopadhyay, S., Roy, K.","High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs",2004,"Proceedings - IEEE International SOI Conference",,, P5.1,"67","68",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244376777&partnerID=40&md5=cdadf7a5d8cccfcfe0b65fb4cdc73ab7",Conference Paper,Scopus,2-s2.0-16244376777
"Suzuki, H., Jeong, W., Roy, K.","Low-power Carry-Select Adder using Adaptive Supply Voltage based on input vector patterns",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,,,"313","318",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244412619&partnerID=40&md5=e84274dd4520fbaa381624dfb9da17cc",Conference Paper,Scopus,2-s2.0-16244412619
"Joshi, R., Choi, K., Roy, K., Tiwari, V.","Foreword ISLPED proceedings",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244390218&partnerID=40&md5=6a9da089bbddc155bc3952fcd0658fcf",Conference Paper,Scopus,2-s2.0-16244390218
"Agarwal, A., Paul, B.C., Roy, K.","Process variation in nano-scale memories: Failure analysis and process tolerant architecture",2004,"Proceedings of the Custom Integrated Circuits Conference",,,,"353","356",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17044417269&partnerID=40&md5=de48a96c36ee86a8081da3f9cc3bea7e",Conference Paper,Scopus,2-s2.0-17044417269
"Bansal, A., Paul, B.C., Roy, K.","Impact of gate underlap on gate capacitance and gate tunneling current in 16nm DGMOS devices",2004,"Proceedings - IEEE International SOI Conference",,, P9.3,"94","95",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13344249129&partnerID=40&md5=c4325e047bc3ae5a9146f61f87322a64",Conference Paper,Scopus,2-s2.0-13344249129
"Raychowdhury, A., Guo, J., Roy, K., Lundstrom, M.","Choice of flat-band voltage, V <inf>DD</inf> and diameter of ambipolar schottky-barrier carbon nanotube transistors in digital circuit design",2004,"2004 4th IEEE Conference on Nanotechnology",,,,"311","313",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344388574&partnerID=40&md5=ea2050d67b9ce3ca56c5b3f8eb6e13f9",Conference Paper,Scopus,2-s2.0-20344388574
"Mahmoodi-Meimand, H., Mukhopadhyay, S., Roy, K.","Estimation of delay variations due to random-dopant fluctuations in nano-scaled CMOS circuits",2004,"Proceedings of the Custom Integrated Circuits Conference",,,,"17","20",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17044438945&partnerID=40&md5=2d74d317db8e81f748d12366b1eaa35f",Conference Paper,Scopus,2-s2.0-17044438945
"Bhunia, S., Mahmoodi, H., Raychowdhury, A., Roy, K.","First level hold: A novel low-overhead delay fault testing technique",2004,"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"314","315",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944522589&partnerID=40&md5=e24d72b44cb51ba22535f78a6b878541",Conference Paper,Scopus,2-s2.0-24944522589
"Mukhopadhyay, S., Mahmoodi, H., Roy, K.","Statistical design and optimization of SRAM cell for yield enhancement",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,,"10","13",,85,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244384194&partnerID=40&md5=238e25ee69574ecfce182568914a3e2c",Conference Paper,Scopus,2-s2.0-16244384194
"Agarwal, A., Roy, K., Krishnamurthy, R.K.","A leakage-tolerant low-leakage register file with conditional sleep transistor",2004,"Proceedings - IEEE International SOC Conference",,,,"241","244",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844303920&partnerID=40&md5=324820e9053ff3c44f4337c7ad391b83",Conference Paper,Scopus,2-s2.0-14844303920
"Chen, C.-Y., Kwon, S., Roy, K.","Efficient communication channel utilization for mapping FFT onto mesh array",2004,"Proceedings of the International Conference on Communications in Computing, CIC'04",,,,"167","173",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244418710&partnerID=40&md5=3b36569069d48a5c72080eeff46f4691",Conference Paper,Scopus,2-s2.0-16244418710
"Kim, C.H., Ananthan, H., Kim, J.-J., Roy, K.","Effectiveness of using supply voltage as back-gate bias in ground plane SOI MOSFET's",2004,"Proceedings - IEEE International SOI Conference",,, P5.2,"69","70",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244389276&partnerID=40&md5=a0f616f0d0233eba88576f365bea9ff4",Conference Paper,Scopus,2-s2.0-16244389276
"Bhunia, S., Mahmoodi, H., Mukhopadhyay, S., Ghosh, D., Roy, K.","A novel low-power scan design technique using supply gating",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"60","65",,6,10.1109/ICCD.2004.1347900,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644412957&doi=10.1109%2fICCD.2004.1347900&partnerID=40&md5=ad547fb34cc714fb82886498db008106",Conference Paper,Scopus,2-s2.0-17644412957
"Hwang, I., Balakrishnan, H., Roy, K., Tomlin, C.","Multiple-target tracking and identity management in clutter, with application to aircraft tracking",2004,"Proceedings of the American Control Conference","4",,,"3422","3428",,18,10.1109/ACC.2004.182814,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8744273807&doi=10.1109%2fACC.2004.182814&partnerID=40&md5=66e7f746fe4d677bcca7322111603367",Conference Paper,Scopus,2-s2.0-8744273807
"Ding, X., Roy, K.","A novel bitstream level joint channel error concealment scheme for realtime video over wireless networks",2004,"Proceedings - IEEE INFOCOM","3",,,"2163","2173",,3,10.1109/INFCOM.2004.1354623,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8344265264&doi=10.1109%2fINFCOM.2004.1354623&partnerID=40&md5=2842291bdaa22a3c4ab85ee0d7b4633c",Conference Paper,Scopus,2-s2.0-8344265264
"Sirisantana, N., Paul, B.C., Roy, K.","Enhancing yield at the end of the technology roadmap",2004,"IEEE Design and Test of Computers","21","6",,"563","571",,27,10.1109/MDT.2004.86,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11244326626&doi=10.1109%2fMDT.2004.86&partnerID=40&md5=99fbd57d621af867fefd011d19b73874",Article,Scopus,2-s2.0-11244326626
"Raychowdhury, A., Mukhopadhyay, S., Roy, K.","A circuit-compatible model of ballistic carbon nanotube field-effect transistors",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","10",,"1411","1420",,146,10.1109/TCAD.2004.835135,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-5444266124&doi=10.1109%2fTCAD.2004.835135&partnerID=40&md5=a62f4cc5c53f063c8fdbb6075dfdef6a",Article,Scopus,2-s2.0-5444266124
"Mukhopadhyay, S., Mahmoodi-Meimand, H., Roy, K.","Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement",2004,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,"CIRCUITS SYMP.",,"64","67",,58,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544332286&partnerID=40&md5=520f680d24aa7b2fea875787829552a6",Conference Paper,Scopus,2-s2.0-4544332286
"Agarwal, A., Roy, K., Hsu, S., Krishnamurthy, R.K., Borkar, S.","A 90nm 6.5GHz 128×64b 4-read 4-write ported parameter variation tolerant register file",2004,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,"CIRCUITS SYMP.",,"386","387",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544239146&partnerID=40&md5=f6cb8404970b778d9997950acd7d6009",Conference Paper,Scopus,2-s2.0-4544239146
"Kim, C.H., Roy, K., Hsu, S., Krishnamurthy, R.K., Borkar, S.","An oil-die CMOS leakage current sensor for measuring process variation in sub-90nm generations",2004,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,"CIRCUITS SYMP.",,"250","251",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544298463&partnerID=40&md5=a32cb75c5aef4e5b11da3d3f6ef80d3d",Conference Paper,Scopus,2-s2.0-4544298463
"Park, J., Roy, K.","A low power reconfigurable DCT architecture to trade off image quality for computational complexity",2004,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","5",,,"V","17-V-20",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544354940&partnerID=40&md5=6c57c422ec574e86b0baad32397c27ad",Conference Paper,Scopus,2-s2.0-4544354940
"Wang, Y., Mahmoodi, H., Chiou, L.-Y., Choo, H., Park, J., Jeong, W., Roy, K.","Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering",2004,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","5",,,"V","97-V-100",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544242326&partnerID=40&md5=e1fe638b43e2cd15fdaa5eab1c180729",Conference Paper,Scopus,2-s2.0-4544242326
"Agarwal, A., Kim, C.H., Mukhopadhyay, S., Roy, K.","Leakage in nano-scale technologies: Mechanisms, impact and design considerations",2004,"Proceedings - Design Automation Conference",,,,"6","11",,42,10.1109/DAC.2004.240177,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444277473&doi=10.1109%2fDAC.2004.240177&partnerID=40&md5=fd057edb4766a7f3c27f889e49fef345",Conference Paper,Scopus,2-s2.0-4444277473
"Choi, S.H., Paul, B.C., Roy, K.","Novel sizing algorithm for yield improvement under process variation in nanometer technology",2004,"Proceedings - Design Automation Conference",,,,"454","459",,97,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444264520&partnerID=40&md5=8ff7092366b2676ecca868280cc45760",Conference Paper,Scopus,2-s2.0-4444264520
"Mahmoodi-Meimand, H., Roy, K.","Data-retention flip-flops for power-down applications",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II677","II680",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344669511&partnerID=40&md5=e9cc29d7a5a2ed3967a5d9b7cc35e982",Conference Paper,Scopus,2-s2.0-4344669511
"Mahmoodi-Meimand, H., Roy, K.","Dual-edge triggered level converting flip-flops",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II661","II664",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344591844&partnerID=40&md5=c7d0246a9b831b6ef59ce026eb9309f2",Conference Paper,Scopus,2-s2.0-4344591844
"Hwang, M.-E., Raychowdhury, A., Roy, K.","Effectiveness of energy recovery techniques in reducing on-chip power density in molecular nano-technologies",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"III709","III712",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344714123&partnerID=40&md5=88164d0eaa8ea25d9a37dfb208def1a2",Conference Paper,Scopus,2-s2.0-4344714123
"Kim, J.-J., Roy, K.","Double gate-MOSFET subthreshold circuit for ultralow power applications",2004,"IEEE Transactions on Electron Devices","51","9",,"1468","1474",,88,10.1109/TED.2004.833965,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444275443&doi=10.1109%2fTED.2004.833965&partnerID=40&md5=43720da10b9f4c7037d3e69f0732a731",Article,Scopus,2-s2.0-4444275443
"Raychowdhury, A., Roy, K.","A novel multiple-valued logic design using ballistic carbon nanotube FETs",2004,"Proceedings of The International Symposium on Multiple-Valued Logic",,,,"14","19",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142778006&partnerID=40&md5=98188607d52091e0f6edc077c6ff87c8",Conference Paper,Scopus,2-s2.0-3142778006
"Bhunia, S., Raychowdhury, A., Roy, K.","Trim bit setting of analog filters using wavelet-based supply current analysis",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"708","709",,,10.1109/DATE.2004.1268941,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042567226&doi=10.1109%2fDATE.2004.1268941&partnerID=40&md5=76a59254ccc73622907157fdc19aa4b5",Conference Paper,Scopus,2-s2.0-3042567226
"Lucas, M., Shanbhag, N., Roy, K., Kurdahi, F., Fagan, J.","High power keeps cool",2004,"IEEE Circuits and Devices Magazine","20","4",,"22","30",,,10.1109/MCD.2004.1317947,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4043119204&doi=10.1109%2fMCD.2004.1317947&partnerID=40&md5=ac476f0bd19158ef97ccee741131ecb4",Article,Scopus,2-s2.0-4043119204
"Jeong, W., Paul, B.C., Roy, K.","Adaptive supply voltage technique for low swing interconnects",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"284","287",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442609811&partnerID=40&md5=76102e53cdb3c6e944a28a537a61ebc4",Conference Paper,Scopus,2-s2.0-2442609811
"Choo, H., Muhammad, K., Roy, K.","Complexity reduction of digital filters using shift inclusive differential coefficients",2004,"IEEE Transactions on Signal Processing","52","6",,"1760","1772",,21,10.1109/TSP.2004.827177,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942555654&doi=10.1109%2fTSP.2004.827177&partnerID=40&md5=a5f38f9b105df4ab380062ee01d7749e",Article,Scopus,2-s2.0-2942555654
"Chen, Y., Roy, K., Koh, C.-K.","Priority assignment optimization for minimization of current surge in high performance power efficient clock-gated microprocessor",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"894","899",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442439839&partnerID=40&md5=a0db65168f5f8936b687fa5894eb58b2",Conference Paper,Scopus,2-s2.0-2442439839
"Raychowdhury, A., Mukhopadhyay, S., Roy, K.","Modeling and estimation of leakage in sub-90nm devices",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"65","70",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342535060&partnerID=40&md5=51e91503363a8f859f62ea2275ee1eaa",Conference Paper,Scopus,2-s2.0-2342535060
"Mahmoodi-Meimand, H., Roy, K.","Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style",2004,"IEEE Transactions on Circuits and Systems I: Regular Papers","51","3",,"495","503",,65,10.1109/TCSI.2004.823665,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544238634&doi=10.1109%2fTCSI.2004.823665&partnerID=40&md5=941944ff01b28574f12a3f5058cfcd6c",Article,Scopus,2-s2.0-4544238634
"Li, H., Bhunia, S., Chen, Y., Roy, K., Vijaykumar, T.N.","DCG: Deterministic Clock-Gating for Low-Power Microprocessor Design",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","3",,"245","254",,36,10.1109/TVLSI.2004.824307,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2142805953&doi=10.1109%2fTVLSI.2004.824307&partnerID=40&md5=660b6b9c8da6749fdc971446e776a938",Conference Paper,Scopus,2-s2.0-2142805953
"Park, J., Jeong, W., Mahmoodi-Meimand, H., Wang, Y., Choo, H., Roy, K.","Computation sharing programmable FIR filter for low-power and high-performance applications",2004,"IEEE Journal of Solid-State Circuits","39","2",,"348","357",,53,10.1109/JSSC.2003.821785,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1242330897&doi=10.1109%2fJSSC.2003.821785&partnerID=40&md5=4e96f4abd60ef428ccd314d77be7a43f",Article,Scopus,2-s2.0-1242330897
"Sirisantana, N., Roy, K.","Low-Power Design Using Multiple Channel Lengths and Oxide Thicknesses",2004,"IEEE Design and Test of Computers","21","1",,"56","63",,34,10.1109/MDT.2004.1261850,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1342281419&doi=10.1109%2fMDT.2004.1261850&partnerID=40&md5=50fe394412e5873bd3118bb95820ea62",Article,Scopus,2-s2.0-1342281419
"Joshi, R., Choi, K., Roy, K., Tiwari, V.","Foreword ISLPED Proceedings",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1345851,"iii","",,,10.1109/LPE.2004.240687,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932187848&doi=10.1109%2fLPE.2004.240687&partnerID=40&md5=651487039fde22cbccc05d3058a7ec7f",Editorial,Scopus,2-s2.0-84932187848
"Kang, D., Johnson, M.C., Roy, K.","Simultaneous multiple-V<inf>dd</inf> scheduling and allocation for partitioned floorplan",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"98","103",,2,10.1109/ISQED.2004.1283657,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942655255&doi=10.1109%2fISQED.2004.1283657&partnerID=40&md5=c495c3ea2a99a2af4cc09c49c1b1fa74",Conference Paper,Scopus,2-s2.0-2942655255
"Bhunia, S., Raychowdhury, A., Roy, K.","Frequency specification testing of analog filters using wavelet transform of dynamic supply current",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"389","394",,3,10.1109/ISQED.2004.1283705,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942640134&doi=10.1109%2fISQED.2004.1283705&partnerID=40&md5=7e92a05b8e803962b3eeb0f5f3a0f4e2",Conference Paper,Scopus,2-s2.0-2942640134
"Ananthan, H., Bansal, A., Roy, K.","Finfet sram - Device and circuit design considerations",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"511","516",,24,10.1109/ISQED.2004.1283724,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942689838&doi=10.1109%2fISQED.2004.1283724&partnerID=40&md5=23070dd2b6207cbfffff2c518e206e00",Conference Paper,Scopus,2-s2.0-2942689838
"Ananthan, H., Kim, C.H., Roy, K.","Larger-than-Vdd Forward Body Bias in Sub-0.5V Nanoscale CMOS",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349299,"8","13",,4,10.1109/LPE.2004.240695,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932130886&doi=10.1109%2fLPE.2004.240695&partnerID=40&md5=52165bb87f7309ea4c813c84f50acaa5",Conference Paper,Scopus,2-s2.0-84932130886
"Suzuki, H., Jeong, W., Roy, K.","Low-Power Carry-Select Adder Using Adaptive Supply Voltage Based on Input Vector Patterns",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349357,"313","318",,1,10.1109/LPE.2004.241093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932122747&doi=10.1109%2fLPE.2004.241093&partnerID=40&md5=12869dc38feab5fc52f8c92bd08437d8",Conference Paper,Scopus,2-s2.0-84932122747
"Paul, B.C., Raychowdhury, A., Roy, K.","Device Optimization for Ultra-Low Power Digital Sub-Threshold Operation",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349317,"96","101",,5,10.1109/LPE.2004.240809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932157628&doi=10.1109%2fLPE.2004.240809&partnerID=40&md5=ff0d4a9ee0c8aeff4a44c58a1131f471",Conference Paper,Scopus,2-s2.0-84932157628
"Raychowdhury, A., Mukhopadhyay, S., Roy, K.","Modeling of Ballistic Carbon Nanotube Field Effect Transistors for Efficient Circuit Simulation",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"487","490",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346148455&partnerID=40&md5=3bf7f7eb5fafb5b01afdc9905815c34d",Conference Paper,Scopus,2-s2.0-0346148455
"Kang, D., Johnson, M.C., Roy, K.","Multiple-Vdd scheduling/allocation for partitioned floorplan",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"412","418",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344982072&partnerID=40&md5=0978e938be14f6ed2011361be0edced1",Conference Paper,Scopus,2-s2.0-0344982072
"Suzuki, H., Jeong, W., Roy, K.","Low power adder with adaptive supply voltage",2003,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"103","106",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344551118&partnerID=40&md5=f63b7b81828e6c43bc12bb0c04227724",Conference Paper,Scopus,2-s2.0-0344551118
"Sirisantana, N., Roy, K.","Selectively clocked CMOS logic style for low-power noise-immune operations in scaled technologies",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253781,"1160","1161",,3,10.1109/DATE.2003.1253781,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548829837&doi=10.1109%2fDATE.2003.1253781&partnerID=40&md5=42b3628448e3dcf76582e4878f493532",Conference Paper,Scopus,2-s2.0-34548829837
"Sirisantana, N., Roy, K.","A time borrowing selectively clocked skewed logic for high-performance circuits in scaled technologies",2003,"European Solid-State Circuits Conference",,, 1257102,"181","184",,6,10.1109/ESSCIRC.2003.1257102,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893772714&doi=10.1109%2fESSCIRC.2003.1257102&partnerID=40&md5=f1024b2145f47931afccbdb85607cbc7",Conference Paper,Scopus,2-s2.0-84893772714
"Choi, S.H., Roy, K.","A new crosstalk noise model for DOMINO logic circuits",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253759,"1112","1113",,1,10.1109/DATE.2003.1253759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48049110123&doi=10.1109%2fDATE.2003.1253759&partnerID=40&md5=3f6bfb0fc9b3ba6124ec4c6904ce40d2",Conference Paper,Scopus,2-s2.0-48049110123
"Agarwal, A., Roy, K.","A Noise Tolerant Cache Design to Reduce Gate and Sub-threshold Leakage in the Nanometer Regime",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"18","21",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542329510&partnerID=40&md5=7d3af2616cda0a7c9f02813777c2b36a",Conference Paper,Scopus,2-s2.0-1542329510
"Mukhopadhyay, S., Roy, K.","Modeling and Estimation of Total Leakage Current in Nano-scaled CMOS Devices Considering the Effect of Parameter Variation",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"172","175",,92,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542329235&partnerID=40&md5=6f9ef114e3c1d7cf20b951789c6eafeb",Conference Paper,Scopus,2-s2.0-1542329235
"Neau, C., Roy, K.","Optimal Body Bias Selection for Leakage Improvement and Process Compensation Over Different Technology Generations",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"116","121",,80,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542359166&partnerID=40&md5=e99ad07c793f2c214d4d12b2e7252f21",Conference Paper,Scopus,2-s2.0-1542359166
"Choo, H., Muhammad, K., Roy, K.","MRPF: An architectural transformation for synthesis of high-performance and low-power digital filters",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253689,"700","705",,2,10.1109/DATE.2003.1253689,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644996249&doi=10.1109%2fDATE.2003.1253689&partnerID=40&md5=933fac588e073c0cf07496286e754155",Conference Paper,Scopus,2-s2.0-33644996249
"Cooke, M., Mahmoodi-Meimand, H., Roy, K.","Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"54","59",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542269604&partnerID=40&md5=e370ce44603e6db292ea463ab7da1056",Conference Paper,Scopus,2-s2.0-1542269604
"Chen, Y., Roy, K., Koh, C.-K.","Integrated Architectural/Physical Planning Approach for Minimization of Current Surge in High Performance Clock-gated Microprocessors",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"229","234",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542329227&partnerID=40&md5=b0ac9d3e7480a7dc82068341ef08c1fc",Conference Paper,Scopus,2-s2.0-1542329227
"Kim, C.H.-I., Soeleman, H., Roy, K.","Ultra-low-power DLMS adaptive filter for hearing aid applications",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","6",,"1058","1067",,92,10.1109/TVLSI.2003.819573,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742286681&doi=10.1109%2fTVLSI.2003.819573&partnerID=40&md5=f634df5e6daca148de167da0440bd361",Article,Scopus,2-s2.0-0742286681
"Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.","Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits",2003,"Proceedings of the IEEE","91","2",,"305","327",,506,10.1109/JPROC.2002.808156,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042697357&doi=10.1109%2fJPROC.2002.808156&partnerID=40&md5=06c3e4ee117a598ac14910582ff3a115",Article,Scopus,2-s2.0-0042697357
"Chiou, L.-Y., Bhunia, S., Roy, K.","Synthesis of application-specific highly-efficient multi-mode systems for low-power applications",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253593,"96","101",,5,10.1109/DATE.2003.1253593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893803869&doi=10.1109%2fDATE.2003.1253593&partnerID=40&md5=3ec3af970123d5d87fc7e1495a9222da",Conference Paper,Scopus,2-s2.0-84893803869
"Kim, C.H., Kim, J.-J., Mukhopadhyay, S., Roy, K.","A Forward Body-Biased Low-Leakage SRAM Cache: Device and Architecture Considerations",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"6","9",,39,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542329526&partnerID=40&md5=19b0e6ac4933a82149443ea0c5a55acb",Conference Paper,Scopus,2-s2.0-1542329526
"Agarwal, A., Roy, K., Vijaykumar, T.N.","Exploring high bandwidth pipelined cache architecture for scaled technology",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253701,"778","783",,20,10.1109/DATE.2003.1253701,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893749495&doi=10.1109%2fDATE.2003.1253701&partnerID=40&md5=847b70e028881fc6b5901cd99c090947",Conference Paper,Scopus,2-s2.0-84893749495
"Hwang, I., Balakrishnan, H., Roy, K., Shin, J., Guibas, L., Tomlin, C.","Multiple-Target Tracking and Identity Management",2003,"Proceedings of IEEE Sensors","2","1",,"36","41",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542334422&partnerID=40&md5=674e2d5dc6ac361c8ca24198d950ba77",Conference Paper,Scopus,2-s2.0-1542334422
"Park, J., Muhammad, K., Roy, K.","Efficient generation of 1/fα noise using a multi-rate filter bank",2003,"Proceedings of the Custom Integrated Circuits Conference",,,,"707","710",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242695825&partnerID=40&md5=c39a38629ce6260cce785c33a3407071",Conference Paper,Scopus,2-s2.0-0242695825
"Kim, J.-J., Roy, K.","Double Gate MOSFET Subthreshold Logic for Ultra-Low Power Applications",2003,"IEEE International SOI Conference",,,,"97","98",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142185866&partnerID=40&md5=4b563d6812d295c275ca5c1cb3631ebb",Conference Paper,Scopus,2-s2.0-0142185866
"Cakici, T., Bansal, A., Roy, K.","A Low Power Four Transistor Schmitt Trigger for Asymmetric Double Gate Fully Depleted SOI Devices",2003,"IEEE International SOI Conference",,,,"21","22",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142154823&partnerID=40&md5=23704743089d297415277591c363a2a5",Conference Paper,Scopus,2-s2.0-0142154823
"Zhong, G., Koh, C.-K., Roy, K.","On-chip interconnect modeling by wire duplication",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","11",,"1521","1532",,9,10.1109/TCAD.2003.818303,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242551588&doi=10.1109%2fTCAD.2003.818303&partnerID=40&md5=a387e414397d9db9734db721f816151d",Article,Scopus,2-s2.0-0242551588
"Mukhopadhyay, S., Roy, K.","Accurate Modeling of Transistor Stacks to Effectively Reduce Total Standby Leakage in Nano-Scale CMOS Circuits",2003,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,,,"53","56",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141538246&partnerID=40&md5=6c5accc36c7c6bb55caa3571e8045dcc",Conference Paper,Scopus,2-s2.0-0141538246
"Keshavarzi, A., Roy, K., Hawkins, C.F., De, V.","Multiple-Parameter CMOS IC Testing with Increased Sensitivity for I <inf>DDQ</inf>",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","5",,"863","870",,9,10.1109/TVLSI.2003.812298,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142258186&doi=10.1109%2fTVLSI.2003.812298&partnerID=40&md5=9f366d23eb5b9b97a66611273cc7e188",Article,Scopus,2-s2.0-0142258186
"Kim, C.H., Roy, K., Hsu, S., Alvandpour, A., Krishnamurthy, R.K., Borkar, S.","A Process Variation Compensating Technique for Sub-90nm Dynamic Circuits",2003,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,,,"205","206",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141538193&partnerID=40&md5=9887dd5f0d2cc8160d1ad22204a9f6e1",Conference Paper,Scopus,2-s2.0-0141538193
"Roy, K., Mahmoodi-Meimand, H., Mukhopadhyay, S.","Leakage control for deep-submicron circuits",2003,"Proceedings of SPIE - The International Society for Optical Engineering","5117",,,"135","146",,4,10.1117/12.498181,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041327731&doi=10.1117%2f12.498181&partnerID=40&md5=87946dc0611541713dcd7b3bc53efa96",Conference Paper,Scopus,2-s2.0-0041327731
"Mukhopadhyay, S., Raychowdhury, A., Roy, K.","Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling",2003,"Proceedings - Design Automation Conference",,,,"169","174",,80,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042090415&partnerID=40&md5=e38b15ce1b0c0304bff01d5aacc4ca84",Conference Paper,Scopus,2-s2.0-0042090415
"Zhong, G., Koh, C.-K., Balakrishnan, V., Roy, K.","An adaptive window-based susceptance extraction and its efficient implementation",2003,"Proceedings - Design Automation Conference",,,,"728","731",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042635596&partnerID=40&md5=01535fe715872a16e77d8f4807cffa37",Conference Paper,Scopus,2-s2.0-0042635596
"Mukhopadhyay, S., Neau, C., Cakici, R.T., Agarwal, A., Kim, C.H., Roy, K.","Gate Leakage Reduction for Scaled Devices Using Transistor Stacking",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","4",,"716","730",,107,10.1109/TVLSI.2003.816145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141527465&doi=10.1109%2fTVLSI.2003.816145&partnerID=40&md5=2c6c39c666d3367fc003431ab0ff26d9",Article,Scopus,2-s2.0-0141527465
"Im, Y., Roy, K.","A logic-aware layout methodology to enhance the noise immunity of domino circuits",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V637","V640",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037743807&partnerID=40&md5=9ef291fe4373d98d29bea44b2cf1c61c",Conference Paper,Scopus,2-s2.0-0037743807
"Park, J., Muhammad, K., Roy, K.","High-performance FIR filter design based on sharing multiplication",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","2",,"244","253",,20,10.1109/TVLSI.2002.800529,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041767583&doi=10.1109%2fTVLSI.2002.800529&partnerID=40&md5=c999210640ccb3c685b72cc0c92465e4",Article,Scopus,2-s2.0-0041767583
"Choo, H., Muhammad, K., Roy, K.","Two's complement computation sharing multiplier and its applications to high performance DFE",2003,"IEEE Transactions on Signal Processing","51","2",,"458","469",,9,10.1109/TSP.2002.806984,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037304501&doi=10.1109%2fTSP.2002.806984&partnerID=40&md5=fcc2f679625c8c862f4aac5abdeda70a",Article,Scopus,2-s2.0-0037304501
"Agarwal, A., Li, H., Roy, K.","A single-Vt low-leakage gated-ground cache for deep submicron",2003,"IEEE Journal of Solid-State Circuits","38","2",,"319","328",,91,10.1109/JSSC.2002.807414,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037321205&doi=10.1109%2fJSSC.2002.807414&partnerID=40&md5=b338ad345d41d16bdc6187b60e0684b1",Article,Scopus,2-s2.0-0037321205
"Raychowdhury, A., Roy, K.","Performance estimation of molecular crossbar architecture considering capacitive and inductive coupling between interconnects",2003,"Proceedings of the IEEE Conference on Nanotechnology","1",, 1231814,"445","448",,10,10.1109/NANO.2003.1231814,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943260227&doi=10.1109%2fNANO.2003.1231814&partnerID=40&md5=3d2b6412c6335efc8e5424511e3b75bf",Conference Paper,Scopus,2-s2.0-84943260227
"Mahmoodi-Meimand, H., Roy, K.","A leakage-tolerant high fan-in dynamic circuit design style [logic circuits]",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241475,"117","120",,5,10.1109/SOC.2003.1241475,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645431248&doi=10.1109%2fSOC.2003.1241475&partnerID=40&md5=75174640e6aa5d27714830e4f80068c6",Conference Paper,Scopus,2-s2.0-33645431248
"Jeong, W., Roy, K.","Robust high-performance low-power carry select adder",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195068,"503","506",,6,10.1109/ASPDAC.2003.1195068,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886674928&doi=10.1109%2fASPDAC.2003.1195068&partnerID=40&md5=94d19c9fb8d42b54d7678e55968e35ea",Conference Paper,Scopus,2-s2.0-84886674928
"Choi, S.H., Roy, K.","DOMINO noise model: A new crosstalk noise model for dynamic logic circuits",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241494,"207","210",,4,10.1109/SOC.2003.1241494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049124148&doi=10.1109%2fSOC.2003.1241494&partnerID=40&md5=1859aa092d8a65fba3818edf8fc2812d",Conference Paper,Scopus,2-s2.0-51049124148
"Im, Y., Roy, K.","LALM: a logic-aware layout methodology to enhance the noise immunity of domino circuits",2003,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2003-January",, 1183352,"45","52",,1,10.1109/ISVLSI.2003.1183352,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247647219&doi=10.1109%2fISVLSI.2003.1183352&partnerID=40&md5=a48a51f7dd882b6b5e879c8d10519925",Conference Paper,Scopus,2-s2.0-34247647219
"Zhong, G., Koh, C.-K., Roy, K.","A metric for analyzing effective on-chip inductive coupling",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195009,"156","161",,,10.1109/ASPDAC.2003.1195009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954460752&doi=10.1109%2fASPDAC.2003.1195009&partnerID=40&md5=13f56e706c820c6cce2cba044eef4fd2",Conference Paper,Scopus,2-s2.0-84954460752
"Roy, K., Mak, T.M., Cheng, K.-T.","Test consideration for nanometer scale CMOS circuits",2003,"Proceedings of the IEEE VLSI Test Symposium","2003-January",, 1197668,"313","315",,3,10.1109/VTEST.2003.1197668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943545414&doi=10.1109%2fVTEST.2003.1197668&partnerID=40&md5=f5edb0389e3f7d89189ccd213a1a2014",Conference Paper,Scopus,2-s2.0-84943545414
"Cao, A., Sirisantana, N., Koh, C.-K., Roy, K.","Integer linear programming-based synthesis of skewed logic circuits",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195131,"820","823",,1,10.1109/ASPDAC.2003.1195131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30544446549&doi=10.1109%2fASPDAC.2003.1195131&partnerID=40&md5=8954829860a077ae5b1712a02e611193",Conference Paper,Scopus,2-s2.0-30544446549
"Ghosh, D., Bhunia, S., Roy, K.","Multiple scan chain design technique for power reduction during test application in BIST",2003,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2003-January",, 1250112,"191","198",,11,10.1109/TSM.2005.1250112,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971324898&doi=10.1109%2fTSM.2005.1250112&partnerID=40&md5=82ce056c5331cada1733f63cf6531395",Conference Paper,Scopus,2-s2.0-84971324898
"Roy, K., Sapatnekar, S.S., Secareanu, R., Ismail, Y.I.","2. High-performance design techniques in nanometer integrated circuits",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","1",, 1490897,"5","210",,,10.1109/TUTCAS.2003.1490897,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945975322&doi=10.1109%2fTUTCAS.2003.1490897&partnerID=40&md5=61f5ac7ba7beb3b059de4efaffadfa90",Conference Paper,Scopus,2-s2.0-84945975322
"Raychowdhury, A., Mukhopadhyay, S., Roy, K.","Circuit-compatible modeling of carbon nanotube FETs in the ballistic limit of performance",2003,"Proceedings of the IEEE Conference on Nanotechnology","1",, 1231788,"343","346",,17,10.1109/NANO.2003.1231788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344623727&doi=10.1109%2fNANO.2003.1231788&partnerID=40&md5=ea6b1f00ed9a5896dde86f60c2f9450f",Conference Paper,Scopus,2-s2.0-4344623727
"Mukhopadhyay, S., Mahmoodi-Meimand, H., Neau, C., Roy, K.","Leakage in nanometer scale CMOS circuits",2003,"International Symposium on VLSI Technology, Systems, and Applications, Proceedings","2003-January",, 1252591,"213","218",,2,10.1109/VTSA.2003.1252591,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745464688&doi=10.1109%2fVTSA.2003.1252591&partnerID=40&md5=c9a71b8ebbbd6bc2285ed0a7e0523714",Conference Paper,Scopus,2-s2.0-33745464688
"Li, H., Cher, C.-Y., Vijaykumar, T.N., Roy, K.","VSV: L2-miss-driven variable supply-voltage scaling for low power",2003,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2003-January",, 1253180,"19","28",,32,10.1109/MICRO.2003.1253180,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886709991&doi=10.1109%2fMICRO.2003.1253180&partnerID=40&md5=a6bb6eec5a2317e510b044a510854da0",Conference Paper,Scopus,2-s2.0-84886709991
"Mukhopadhyay, S., Mahmoodi-Meimand, H., Neau, C., Roy, K.","Leakage in nanometer scale CMOS circuits",2003,"International Symposium on VLSI Technology, Systems, and Applications, Proceedings","2003-January",, 1252615,"307","312",,13,10.1109/VTSA.2003.1252615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959199740&doi=10.1109%2fVTSA.2003.1252615&partnerID=40&md5=023065df69d4ad9a3a753311538bbf6e",Conference Paper,Scopus,2-s2.0-79959199740
"Li, H., Bhunia, S., Chen, Y., Vijaykumar, T.N., Roy, K.","Deterministic clock gating for microprocessor power reduction",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183529,"113","122",,55,10.1109/HPCA.2003.1183529,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944465327&doi=10.1109%2fHPCA.2003.1183529&partnerID=40&md5=113de8dfa8a15c647e6f847d8fd58358",Conference Paper,Scopus,2-s2.0-27944465327
"Bhunia, S., Roy, K.","Fault detection and diagnosis using wavelet based transient current analysis",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998474,"1118","",,8,10.1109/DATE.2002.998474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883399689&doi=10.1109%2fDATE.2002.998474&partnerID=40&md5=a39e6eeb11a729c1fc38f3e92e01a6a8",Conference Paper,Scopus,2-s2.0-84883399689
"Kim, J.-J., Roy, K.","Sense-amplifierless DCSL: A circuit style tolerant to floating body effects in PD/SOI",2002,"European Solid-State Circuits Conference",,, 1471518,"271","274",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746390418&partnerID=40&md5=41ae1c76703a1ad7e461afa04f63c5de",Conference Paper,Scopus,2-s2.0-33746390418
"Mahmoodi-Meimand, H., Roy, K.","Self-precharging flip-flop (SPFF): A new level converting flip-flop",2002,"European Solid-State Circuits Conference",,, 1471551,"407","410",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542326830&partnerID=40&md5=c8437ecb3e84fd1d7750b41646fd37f4",Conference Paper,Scopus,2-s2.0-1542326830
"Kim, C.H., Roy, K.","Dynamic VTH scaling scheme for active leakage power reduction",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998265,"163","167",,82,10.1109/DATE.2002.998265,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893738755&doi=10.1109%2fDATE.2002.998265&partnerID=40&md5=ed0d63177533d98e60f7c26e528f17a2",Conference Paper,Scopus,2-s2.0-84893738755
"Cakici, T., Roy, K.","Current mirror evaluation logic: A new circuit style for high fan-in dynamic gates",2002,"European Solid-State Circuits Conference",,, 1471548,"395","398",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893764916&partnerID=40&md5=ca0a9e0037a50f0391b15022e1e9ba32",Conference Paper,Scopus,2-s2.0-84893764916
"Kim, C.H., Roy, K.","Dynamic Vt SRAM: A leakage tolerant cache memory for low voltage microprocessors",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"251","254",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949567&partnerID=40&md5=e936a39de30e2de8d21a9b5e8455ef7b",Conference Paper,Scopus,2-s2.0-0036949567
"Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.","Leakage current in deep-submicron CMOS circuits",2002,"Journal of Circuits, Systems and Computers","11","6",,"575","600",,11,10.1142/S021812660200063X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346675001&doi=10.1142%2fS021812660200063X&partnerID=40&md5=b2177b234f573ce17ea8a0eb829ec08e",Article,Scopus,2-s2.0-0346675001
"Chen, Y., Balakrishnan, V., Koh, C.-K., Roy, K.","Model reduction in the time-domain using Laguerre polynomials and Krylov methods",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998411,"931","936",,15,10.1109/DATE.2002.998411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893770477&doi=10.1109%2fDATE.2002.998411&partnerID=40&md5=97290046b7be337f2f6c141a4155175b",Conference Paper,Scopus,2-s2.0-84893770477
"Zhong, G., Koh, C.-K., Roy, K.","On-chip interconnect modeling by wire duplication",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"341","346",,18,10.1145/774572.774623,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036911692&doi=10.1145%2f774572.774623&partnerID=40&md5=cdbe05a27398905c777340281c82003d",Conference Paper,Scopus,2-s2.0-0036911692
"Kim, J.-J., Joshi, R., Chuang, C.-T., Roy, K.","SOI-optimized 64-bit high-speed CMOS adder design",2002,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,"CIRCUITS SYMP.",,"122","125",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242611653&partnerID=40&md5=882f91dea5d93d640bf0155cc211002c",Conference Paper,Scopus,2-s2.0-0242611653
"Park, J., Jeong, W., Choo, H., Mahmoodi-Meimand, H., Wang, Y., Roy, K.","High performance and low power FIR filter design based on sharing multiplication",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"295","300",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036948944&partnerID=40&md5=bc30c97fe0f7d8377201698fd8c3c474",Conference Paper,Scopus,2-s2.0-0036948944
"Keshavarzi, A., Tschanz, J.W., Narendra, S., De, V., Roy, K., Hawkins, C.F., Daasch, W.R., Sachdev, M.","Leakage and process variation effects in current testing on future CMOS circuits",2002,"IEEE Design and Test of Computers","19","5",,"36","43",,19,10.1109/MDT.2002.1033790,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036732499&doi=10.1109%2fMDT.2002.1033790&partnerID=40&md5=6551d525e01d7f9e5b7bee1bd8afab03",Article,Scopus,2-s2.0-0036732499
"Agarwal, A., Li, H., Roy, K.","DRG-Cache: A data retention gated-ground cache for low power",2002,"Proceedings - Design Automation Conference",,,,"473","478",,95,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036051046&partnerID=40&md5=801452739ac233edee2b7213ae3a303b",Conference Paper,Scopus,2-s2.0-0036051046
"Solomatnikov, A., Somasekhar, D., Sirisantana, N., Roy, K.","Skewed CMOS: Noise-tolerant high-performance low-power static circuit family",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","4",,"469","476",,15,10.1109/TVLSI.2002.800519,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036705162&doi=10.1109%2fTVLSI.2002.800519&partnerID=40&md5=0a793e77062d5ea5c4fb5dfb1a735d86",Article,Scopus,2-s2.0-0036705162
"Park, J., Kwon, S., Roy, K.","Low power reconfigurable DCT design based on sharing multiplication",2002,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","3",,,"III/3116","III/3119",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-19244382355&partnerID=40&md5=b4117ee5224dd2bb5bf436acb9cce24c",Conference Paper,Scopus,2-s2.0-19244382355
"Zhang, R., Roy, K., Koh, C.-K., Janes, D.B.","Exploring SOI device structures and interconnect architectures for low-power high-performance circuits",2002,"IEE Proceedings: Computers and Digital Techniques","149","4",,"137","145",,,10.1049/ip-cdt:20020451,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036630498&doi=10.1049%2fip-cdt%3a20020451&partnerID=40&md5=b6e388dd12cd36986bf5585e8dfe9194",Conference Paper,Scopus,2-s2.0-0036630498
"Muhammad, K., Roy, K.","Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","3",,"292","300",,12,10.1109/TVLSI.2002.1043332,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036625423&doi=10.1109%2fTVLSI.2002.1043332&partnerID=40&md5=38c322457322d5ed1883567b0193722d",Article,Scopus,2-s2.0-0036625423
"Im, Y., Roy, K.","O 2ABA: A novel high-performance predictable circuit architecture for the deep submicron era",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","3",,"221","229",,3,10.1109/TVLSI.2002.1043325,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036625422&doi=10.1109%2fTVLSI.2002.1043325&partnerID=40&md5=f4b16371a3bf6ec040077d5b7e296658",Article,Scopus,2-s2.0-0036625422
"Wei, L., Zhang, R., Roy, K., Chen, Z., Janes, D.B.","Vertically integrated SOI circuits for low-power and high-performance applications",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","3",,"351","362",,11,10.1109/TVLSI.2002.1043338,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036625399&doi=10.1109%2fTVLSI.2002.1043338&partnerID=40&md5=2b4d0565cf445ba9c7100dac452cf521",Article,Scopus,2-s2.0-0036625399
"Zhang, R., Roy, K.","Low-power high-performance double-gate fully depleted SOI circuit design",2002,"IEEE Transactions on Electron Devices","49","5",,"852","862",,27,10.1109/16.998595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036563982&doi=10.1109%2f16.998595&partnerID=40&md5=50297a5f228a8856c236ca05fcedae5e",Article,Scopus,2-s2.0-0036563982
"Chen, Z., Wei, L., Keshavarzi, A., Roy, K.","I DDQ testing for deep-submicron ICs: Challenges and solutions",2002,"IEEE Design and Test of Computers","19","2",,"24","33",,22,10.1109/54.990439,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036494796&doi=10.1109%2f54.990439&partnerID=40&md5=58ba7c58570fb15a8eed8f25b9dce962",Article,Scopus,2-s2.0-0036494796
"Muhammad, K., Roy, K.","A graph theoretic approach for synthesizing very low-complexity high-speed digital filters",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","2",,"204","216",,35,10.1109/43.980259,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036474435&doi=10.1109%2f43.980259&partnerID=40&md5=7bf6bd61cb1e2ff48b64f9cf7d41a45f",Article,Scopus,2-s2.0-0036474435
"Johnson, M.C., Somasekhar, D., Chiou, L.-Y., Roy, K.","Leakage control with efficient use of transistor stacks in single threshold CMOS",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","1",,"1","5",,90,10.1109/92.988724,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036477154&doi=10.1109%2f92.988724&partnerID=40&md5=85418de2fff88a2f6c2ead4ef26e8c90",Article,Scopus,2-s2.0-0036477154
"Bhunia, S., Roy, K.","Dynamic supply current testing of analog circuits using wavelet transform",2002,"Proceedings of the IEEE VLSI Test Symposium","2002-January",, 1011158,"302","307",,21,10.1109/VTS.2002.1011158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948406950&doi=10.1109%2fVTS.2002.1011158&partnerID=40&md5=d53ad5841d16a63544859f0831a20e2d",Conference Paper,Scopus,2-s2.0-84948406950
"Kim, J.-J., Roy, K.","SOI-specific tri-state inverter and its application",2002,"IEEE International SOI Conference",,,,"145","146",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036454612&partnerID=40&md5=64b1d907e481b9d4a9c3ec635ed75aed",Conference Paper,Scopus,2-s2.0-0036454612
"Choi, S.H., Roy, K.","Noise analysis under capacitive and inductive coupling for high speed circuits",2002,"Proceedings - 1st IEEE International Workshop on Electronic Design, Test and Applications, DELTA 2002",,, 994651,"365","369",,5,10.1109/DELTA.2002.994651,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349100976&doi=10.1109%2fDELTA.2002.994651&partnerID=40&md5=8c3571834b4584a045ba17affceb9f39",Conference Paper,Scopus,2-s2.0-70349100976
"Paul, B.C., Roy, K.","Testing cross-talk induced delay faults in static CMOS circuit through dynamic timing analysis",2002,"IEEE International Test Conference (TC)",,,,"384","390",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036446483&partnerID=40&md5=904231116766e147d74da1177a2778c6",Conference Paper,Scopus,2-s2.0-0036446483
"Choi, S.H., Dartu, F., Roy, K.","Timed pattern generation for noise-on-delay calculation",2002,"Proceedings-Design Automation Conference",,,,"870","873",,5,10.1109/DAC.2002.1012744,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036044499&doi=10.1109%2fDAC.2002.1012744&partnerID=40&md5=b1f8b0a95b5706508e8347d400276675",Article,Scopus,2-s2.0-0036044499
"Bhunia, S., Roy, K., Segura, J.","A novel wavelet transform based transient current analysis for fault detection and localization",2002,"Proceedings - Design Automation Conference",,,,"361","366",,22,10.1109/DAC.2002.1012650,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036054359&doi=10.1109%2fDAC.2002.1012650&partnerID=40&md5=1ee98122907037a72e80057ee80374b8",Article,Scopus,2-s2.0-0036054359
"Choi, S.H., Somasekhar, D., Roy, K.","Dynamic noise model and its application to high speed circuit design",2002,"Microelectronics Journal","33","10",,"835","846",,5,10.1016/S0026-2692(02)00094-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036793378&doi=10.1016%2fS0026-2692%2802%2900094-0&partnerID=40&md5=86fd2f7db801328c6bb03ebd5705114e",Article,Scopus,2-s2.0-0036793378
"Bhunia, S., Li, H., Roy, K.","A high performance IDDQ testable cache for scaled CMOS technologies",2002,"Proceedings of the Asian Test Symposium","2002-January",, 1181704,"157","162",,11,10.1109/ATS.2002.1181704,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749125763&doi=10.1109%2fATS.2002.1181704&partnerID=40&md5=e8e494a0ab09ae7a2e74a1e7a3522996",Conference Paper,Scopus,2-s2.0-38749125763
"Kwon, S., Park, J., Roy, K.","DCT processor architecture based on computation sharing",2002,"ICCSC 2002 - 1st IEEE International Conference on Circuits and Systems for Communications, Proceedings","2002-June",, 1029070,"162","165",,1,10.1109/OCCSC.2002.1029070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84990946926&doi=10.1109%2fOCCSC.2002.1029070&partnerID=40&md5=6be676be9582f85e727dcac2c442e2f9",Conference Paper,Scopus,2-s2.0-84990946926
"Choi, S.H., Paul, B.C., Roy, K.","Dynamic noise analysis with capacitive and inductive coupling [high-speed circuits]",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994887,"65","70",,20,10.1109/ASPDAC.2002.994887,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962239602&doi=10.1109%2fASPDAC.2002.994887&partnerID=40&md5=086100725a1f5c230f150fa48c5405ed",Conference Paper,Scopus,2-s2.0-84962239602
"Zhao, S., Roy, K., Koh, C.-K.","Power supply noise aware floorplanning and decoupling capacitance placement",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994968,"489","495",,13,10.1109/ASPDAC.2002.994968,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962229184&doi=10.1109%2fASPDAC.2002.994968&partnerID=40&md5=d42efec19adf10fa27bae670fb48aaea",Conference Paper,Scopus,2-s2.0-84962229184
"Cao, A., Sirisantana, N., Koh, C.-K., Roy, K.","Synthesis of selectively clocked skewed logic circuits",2002,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2002-January",, 996737,"229","234",,4,10.1109/ISQED.2002.996737,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30544448968&doi=10.1109%2fISQED.2002.996737&partnerID=40&md5=431c7c558a7e6c04d25ab9f424fddc90",Conference Paper,Scopus,2-s2.0-30544448968
"Zhao, S., Roy, K., Koh, C.-K.","Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","1",,"81","92",,126,10.1109/43.974140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036179950&doi=10.1109%2f43.974140&partnerID=40&md5=656b455911878fb53885e6cee90cff34",Article,Scopus,2-s2.0-0036179950
"Kim, J.-J., Roy, K.","A leakage tolerant high fan-in dynamic circuit design technique",2001,"European Solid-State Circuits Conference",,, 1471395,"309","312",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893702398&partnerID=40&md5=0d67ac8a82a35493ea4322b594079a98",Conference Paper,Scopus,2-s2.0-84893702398
"Wang, R., Roy, K., Koh, C.-K.","Short-circuit power analysis of an inverter driving an RLC load",2001,"ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings","4",, 922380,"886","889",,2,10.1109/ISCAS.2001.922380,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856018424&doi=10.1109%2fISCAS.2001.922380&partnerID=40&md5=d6cb678b011fbe69723cba1caab2fb02",Conference Paper,Scopus,2-s2.0-84856018424
"Neau, C., Muhammad, K., Roy, K.","Low complexity FIR filters using factorization of perturbed coefficients",2001,"Proceedings -Design, Automation and Test in Europe, DATE",,, 915036,"268","272",,2,10.1109/DATE.2001.915036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249153876&doi=10.1109%2fDATE.2001.915036&partnerID=40&md5=24673186bc01fb35a7c061678f6c5443",Conference Paper,Scopus,2-s2.0-54249153876
"Zhang, R., Roy, K., Koh, C.-K., Janes, D.B.","Power trends and performance characterization of 3-dimensional integration",2001,"ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings","4",, 922261,"414","417",,8,10.1109/ISCAS.2001.922261,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749130297&doi=10.1109%2fISCAS.2001.922261&partnerID=40&md5=a70f9b457cfb79e764e0febc3b1a51ad",Conference Paper,Scopus,2-s2.0-49749130297
"Paul, B.C., Soeleman, H., Roy, K.","An 8x8 sub-threshold digital CMOS carry save array multiplier",2001,"European Solid-State Circuits Conference",,, 1471412,"377","380",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953742138&partnerID=40&md5=b674165e1e19130a3f15ef57148ed230",Conference Paper,Scopus,2-s2.0-79953742138
"Lundberg, M., Muhammad, K., Roy, K., Wilson, S.K.","A novel approach to high-level switching activity modeling with applications to low-power DSP system synthesis",2001,"IEEE Transactions on Signal Processing","49","12",,"3157","3167",,8,10.1109/78.969522,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035676883&doi=10.1109%2f78.969522&partnerID=40&md5=8a0816b27dcc81cd059e0c4b6429dd3d",Article,Scopus,2-s2.0-0035676883
"Jeong, W., Roy, K., Koh, C.-K.","High-performance low-power carry select adder using dual transition skewed logic",2001,"European Solid-State Circuits Conference",,, 1471355,"145","148",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63049127481&partnerID=40&md5=5fa5dc40f6c21c557b151304a9f2f368",Conference Paper,Scopus,2-s2.0-63049127481
"Powell, M.D., Agarwal, A., Vijaykumar, T.N., Falsafi, B., Roy, K.","Reducing set-associative cache energy via way-prediction and selective direct-mapping",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"54","65",,151,10.1109/MICRO.2001.991105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035693947&doi=10.1109%2fMICRO.2001.991105&partnerID=40&md5=3089dcbcf16a6508cd18b449cfb1602d",Conference Paper,Scopus,2-s2.0-0035693947
"Chen, Z., Wei, L., Roy, K.","On effective I <inf>DDQ</inf> testing of low-voltage CMOS circuits using leakage control techniques",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","5",,"718","725",,4,10.1109/92.953504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035472595&doi=10.1109%2f92.953504&partnerID=40&md5=38a200db82fe4ab349fb9fff6b9cb54b",Article,Scopus,2-s2.0-0035472595
"Choo, H., Muhammad, K., Roy, K.","Decision feedback equalizer with two's complement computation sharing multiplication",2001,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",,,"1245","1248",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034842298&partnerID=40&md5=af22697184bb62301ba4da5caa4cd1e5",Conference Paper,Scopus,2-s2.0-0034842298
"Chiou, L.-Y., Muhammand, K., Roy, K.","DSP datapath synthesis for low-power applications",2001,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",,,"1165","1168",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034855046&partnerID=40&md5=a0126c70f2e290b823a1fc9883783a7e",Conference Paper,Scopus,2-s2.0-0034855046
"Carpenter, C., McLellan, P., Murgal, R., Nikolić, B., Sohail, F., Sapatnekar, S., Roy, K.","Design closure with cell-based synthesis",2001,"IEEE Design and Test of Computers","18","5",,"112","119",,,10.1109/MDT.2001.953278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035445055&doi=10.1109%2fMDT.2001.953278&partnerID=40&md5=6065cef27b8f9d1fcee1f02e9ce7b341",Review,Scopus,2-s2.0-0035445055
"Zhang, R., Roy, K., Koh, C.-K., Janes, D.B.","Stochastic interconnect modeling, power trends, and performance characterization of 3-D circuits",2001,"IEEE Transactions on Electron Devices","48","4",,"638","652",,31,10.1109/16.915671,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035309202&doi=10.1109%2f16.915671&partnerID=40&md5=eeba7cabb6603d3dc91f4d9cad802e82",Article,Scopus,2-s2.0-0035309202
"Ye, Y., Roy, K.","QSERL: Quasi-Static Energy Recovery Logic",2001,"IEEE Journal of Solid-State Circuits","36","2",,"239","248",,70,10.1109/4.902764,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035247105&doi=10.1109%2f4.902764&partnerID=40&md5=83ff3ad1db40b0af2fde9f5aa607f81a",Article,Scopus,2-s2.0-0035247105
"Soeleman, H., Roy, K., Paul, B.C.","Robust subthreshold logic for ultra-low power operation",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","1",,"90","99",,193,10.1109/92.920822,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242870&doi=10.1109%2f92.920822&partnerID=40&md5=a52af9897739fb37649dcc773adc7696",Article,Scopus,2-s2.0-0035242870
"Powell, M., Yang, S.-H., Falsafi, B., Roy, K., Vijaykumar, T.N.","Reducing leakage in a high-performance deep-submicron instruction cache",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","1",,"77","89",,49,10.1109/92.920821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242947&doi=10.1109%2f92.920821&partnerID=40&md5=ee3c5ea2a6fc49350b89db1fb001ff06",Article,Scopus,2-s2.0-0035242947
"Im, Y., Roy, K.","CASh: A novel ""clock as shield"" design methodology for noise immune precharge-evaluate logic",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"337","341",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035211751&partnerID=40&md5=08fa5f63e21c5b7e615da2a21d6270f1",Conference Paper,Scopus,2-s2.0-0035211751
"Muhammad, K., Roy, K.","Fault detection and location using I DD waveform analysis",2001,"IEEE Design and Test of Computers","18","1",,"42","49",,23,10.1109/54.902821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035127378&doi=10.1109%2f54.902821&partnerID=40&md5=d26ae4b33ffda850d26382fb92bd666a",Article,Scopus,2-s2.0-0035127378
"Kim, H.-I., Roy, K.","Ultra-low power DLMS adaptive filter for hearing aid applications",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"352","357",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034863491&partnerID=40&md5=1893803803c99321222699f1d15ac501",Conference Paper,Scopus,2-s2.0-0034863491
"Zhang, R., Roy, K., Koh, C.-K., Janes, D.B.","Exploring SOI device structures and interconnect architectures for 3-Dimensional integration",2001,"Proceedings - Design Automation Conference",,,,"846","851",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034846666&partnerID=40&md5=6b880f78b088917369860cb09008dc7f",Conference Paper,Scopus,2-s2.0-0034846666
"Zhang, R., Roy, K., Janes, D.B.","Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"213","218",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034863489&partnerID=40&md5=13be7f42bc17b41c260bed4f01231775",Conference Paper,Scopus,2-s2.0-0034863489
"Zhang, R., Roy, K., Koh, C.-K., Janes, D.B.","Power trends and performance characterization of 3-Dimensional integration for future technology generations",2001,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2001-January",, 915230,"217","222",,10,10.1109/ISQED.2001.915230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344439387&doi=10.1109%2fISQED.2001.915230&partnerID=40&md5=8944edea67a2233654760adc348d374b",Conference Paper,Scopus,2-s2.0-28344439387
"Zhang, R., Roy, K., Koh, C.-K., Janes, D.B.","Power trends and performance characterization of 3-dimensional integration",2001,"Materials Research Society Symposium - Proceedings","626",,,"IV414","IV417",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17344375548&partnerID=40&md5=a9e9e178b34aec8bd213d8ab73df98de",Conference Paper,Scopus,2-s2.0-17344375548
"Wang, R., Roy, K., Koh, C.-K.","Short-circuit power analysis of an inverter driving an RLC load",2001,"Materials Research Society Symposium - Proceedings","626",,,"IV886","IV889",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035026582&partnerID=40&md5=6a661a830773aeea2f52dc13c1af3edd",Conference Paper,Scopus,2-s2.0-0035026582
"Zhao, S., Roy, K., Koh, C.-K.","Decoupling capacitance allocation for power supply noise suppression",2001,"Proceedings of the International Symposium on Physical Design",,,,"66","72",,46,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034818788&partnerID=40&md5=9349e2218c86e101ab5a68ebc9f45332",Conference Paper,Scopus,2-s2.0-0034818788
"Soeleman, H., Roy, K., Paul, B.","Sub-domino logic: Ultra-low power dynamic sub-threshold digital logic",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"211","214",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035013773&partnerID=40&md5=532faddc1aaefb47b350c35d0b7010cd",Conference Paper,Scopus,2-s2.0-0035013773
"Paul, B.C., Choi, S.-H., Im, Y., Roy, K.","Design verification and robust design technique for cross-talk faults",2001,"Proceedings of the Asian Test Symposium",,, 69,"449","454",,2,10.1109/ATS.2001.990325,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035699590&doi=10.1109%2fATS.2001.990325&partnerID=40&md5=5dd3690cefbd98a6b9f27f514c59af4c",Article,Scopus,2-s2.0-0035699590
"Chiou, L.-Y., Muhammand, K., Roy, K.","Signal strength based switching activity modeling and estimation for DSP applications",2001,"VLSI Design","12","2",,"233","243",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034927706&partnerID=40&md5=d52ead3c06210a92d3d943e6651f0906",Article,Scopus,2-s2.0-0034927706
"Sirisantana, N., Cao, A., Davidson, S., Koh, C.-K., Roy, K.","Selectively clocked skewed logic (SCSl): A robust low-power logic style for high-performance applications",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"267","270",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034874313&partnerID=40&md5=fff1689d0d6157e79aaa677c2b2cefdd",Conference Paper,Scopus,2-s2.0-0034874313
"Yang, Se-Hyun, Powell, Michael D., Falsafi, Babak, Roy, Kaushik, Vijaykumar, T.N.","Integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance i-caches",2001,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"147","157",,136,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034825598&partnerID=40&md5=172474ed65f9b222463b3acfb21c107f",Conference Paper,Scopus,2-s2.0-0034825598
"Soeleman, Hendrawan, Roy, Kaushik, Paul, Bipul","Robust ultra-low power sub-threshold DTMOS logic",2000,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"25","30",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033671501&partnerID=40&md5=c709e5ed449f5e980cef3ad7a8bea758",Conference Paper,Scopus,2-s2.0-0033671501
"Powell, Michael, Yang, Se-Hyun, Falsafi, Babak, Roy, Kaushik, Vijaykumar, T.N.","Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories",2000,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"90","95",,340,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033672408&partnerID=40&md5=bb70e356e4ff14bc12fe1bbd54e334a3",Conference Paper,Scopus,2-s2.0-0033672408
"Zhang, X., Shan, W., Roy, K.","Lowpower weighted random pattern testing",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"13891398","",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15844407390&partnerID=40&md5=7dddd8f3ff13af8b97b39c72cd94dc08",Article,Scopus,2-s2.0-15844407390
"Keshavarzi, A., Roy, K., Hawkins, C.F.","Intrinsic leakage in deep submicron CMOS ICs - measurement-based test solutions",2000,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","8","6",,"717","723",,32,10.1109/92.902266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034459843&doi=10.1109%2f92.902266&partnerID=40&md5=be0db215414704aadf6b323c08b76aaf",Article,Scopus,2-s2.0-0034459843
"Solomatnikov, A., Somasekhar, D., Roy, K.","Skewed CMOS: Noise-immune high-performance low-power static circuit family",2000,"European Solid-State Circuits Conference",,, 1471300,"423","426",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893773793&partnerID=40&md5=7a5c5ec3ae3fb2fa7a4472801eaa5a59",Conference Paper,Scopus,2-s2.0-84893773793
"Zhang, Rongtian, Roy, Kaushik, Koh, Cheng-Kok, Janes, David B.","Stochastic wire-length and delay distributions of 3-dimensional circuits",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"208","213",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034480901&partnerID=40&md5=e9080ec12443e9aa632b89ba9a9aa88e",Conference Paper,Scopus,2-s2.0-0034480901
"Chen, Z., Roy, K., Chong, E.K.","Estimation of power dissipation using a novel power macromodeling technique",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"13631369","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747477893&partnerID=40&md5=ac4ab0520253bed22b4d672e01560d8f",Article,Scopus,2-s2.0-33747477893
"Keshavarzi, Ali, Roy, Kaushik, Sachdev, Manoj, Hawkins, Charles F., Soumyanath, K., De, Vivek","Multiple-parameter CMOS IC testing with increased sensitivity for I DDQ",2000,"IEEE International Test Conference (TC)",,,,"1051","1059",,45,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034476398&partnerID=40&md5=eca6c8e6fddca77c86deb60063e819a6",Conference Paper,Scopus,2-s2.0-0034476398
"Chen, Z., Roy, K., Chong, E.K.","Estimation of power dissipation using a novel power macromodeling technique",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"1363","1369",,7,10.1109/43.892859,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034313452&doi=10.1109%2f43.892859&partnerID=40&md5=46c65fdec604400bc53c7091e50940b1",Article,Scopus,2-s2.0-0034313452
"Tiwari, M., Dubey, R.K., Mishra, P.K., Roy, K.C.","Linear predictive coding in a new binary system",2000,"Journal of Circuits, Systems and Computers","10","3-4",,"137","146",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346738932&partnerID=40&md5=35da1dc27eb9cfb25b0c6a560cd338a9",Review,Scopus,2-s2.0-0346738932
"Soeleman, H., Roy, K., Chou, T.-L.","Estimating Circuit Activity in Combinational CMOS Digital Circuits",2000,"IEEE Design and Test of Computers","17","2",,"112","119",,2,10.1109/54.844340,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346479458&doi=10.1109%2f54.844340&partnerID=40&md5=ba65a35d670c0d85fb5c3878102d8a3c",Article,Scopus,2-s2.0-0346479458
"Zhang, X., Roy, K.","Power reduction in test-per-scan BIST",2000,"Proceedings - 6th IEEE International On-Line Testing Workshop",,, 856625,"133","138",,37,10.1109/OLT.2000.856625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644362208&doi=10.1109%2fOLT.2000.856625&partnerID=40&md5=8680c4765644a6be64a91f2ba6e8021b",Conference Paper,Scopus,2-s2.0-17644362208
"Zhao, Shiyou, Roy, Kaushik","Estimation of switching noise on power supply lines in deep sub-micron CMOS circuits",2000,"Proceedings of the IEEE International Conference on VLSI Design",,,,"168","173",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033893062&partnerID=40&md5=7f7c75bd1b8861d9f8706f281f00b080",Conference Paper,Scopus,2-s2.0-0033893062
"Wang, C.-Y., Roy, K.","Maximization of power dissipation in large CMOS circuits considering spurious transitions",2000,"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications","47","4",,"483","490",,20,10.1109/81.841850,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033740322&doi=10.1109%2f81.841850&partnerID=40&md5=f32d7a529eda24bc603487b3c56fbf3f",Article,Scopus,2-s2.0-0033740322
"Soeleman, Hendrawan, Roy, Kaushik","Digital CMOS logic operation in the sub-threshold region",2000,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"107","112",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033688320&partnerID=40&md5=5e26249fdb174362865185d81bca9429",Conference Paper,Scopus,2-s2.0-0033688320
"Im, Yonghee, Roy, Kaushik","Novel high-performance predictable circuit architecture for the deep sub-micron era",2000,"Proceedings of the Custom Integrated Circuits Conference",,,,"503","506",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033725316&partnerID=40&md5=524afde20303624e938086af4e6fa36a",Conference Paper,Scopus,2-s2.0-0033725316
"Roy, K., Lee, D.T.","Guest Editorial: Low-Power Electronics and Design",2000,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","8","3",,"233","234",,,10.1109/TVLSI.2000.845890,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008060971&doi=10.1109%2fTVLSI.2000.845890&partnerID=40&md5=0477ddf0db2bd32f2ca3ddb52acb0c9b",Article,Scopus,2-s2.0-85008060971
"Zhang, X., Roy, K.","Peak power reduction in low power BIST",2000,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2000-January",, 838911,"425","432",,9,10.1109/ISQED.2000.838911,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344628099&doi=10.1109%2fISQED.2000.838911&partnerID=40&md5=779577db17d0b535d4492b8073e7808b",Conference Paper,Scopus,2-s2.0-4344628099
"Muhammad, K., Roy, K.","Minimally redundant parallel implementation of digital filters and vector scaling",2000,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","6",, 860104,"3295","3298",,4,10.1109/ICASSP.2000.860104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033709731&doi=10.1109%2fICASSP.2000.860104&partnerID=40&md5=f0d2d42aa64c2d08555a8aa472b2e799",Conference Paper,Scopus,2-s2.0-0033709731
"Sirisantana, Naran, Wei, Liqiong, Roy, Kaushik","High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness",2000,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"227","232",,66,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033680440&partnerID=40&md5=0a78a6aabe0c2a856e34e094802e4c1a",Conference Paper,Scopus,2-s2.0-0033680440
"Zhao, Shiyou, Roy, Kaushik, Koh, Cheng-Kok","Estimation of inductive and resistive switching noise on power supply network in deep sub-micron CMOS circuits",2000,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"65","72",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033712726&partnerID=40&md5=0801277b0fe72fc29a77f779fb08ed76",Conference Paper,Scopus,2-s2.0-0033712726
"Zhang, X., Shan, W., Roy, K.","Low-Power Weighted Random Pattern Testing",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"1389","1398",,1,10.1109/43.892863,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008049452&doi=10.1109%2f43.892863&partnerID=40&md5=69a99263d1827f922313d1c6b72f8d99",Article,Scopus,2-s2.0-85008049452
"Zhong, G., Koh, C.-K., Roy, K.","A twisted-bundle layout structure for minimizing inductive coupling noise",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896506,"406","411",,40,10.1109/ICCAD.2000.896506,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034481106&doi=10.1109%2fICCAD.2000.896506&partnerID=40&md5=b93b719956c9ee03779034baf45e0a79",Conference Paper,Scopus,2-s2.0-0034481106
"Soeleman, Hendrawan, Roy, Kaushik, Paul, Bipul","Robust ultra-low power sub-threshold DTMOS logic",2000,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"25","30",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033661304&partnerID=40&md5=6ce9cf51666dfd146d6f28f775ba3c12",Article,Scopus,2-s2.0-0033661304
"Solomatnikov, Alexandre, Somasekhar, Dinesh, Roy, Kaushik, Koh, Cheng-Kok","Skewed CMOS: Noise-immune high-performance low-power static circuit family",2000,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"241","246",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033696540&partnerID=40&md5=809fd4511b3d12c34ec117ac6728b655",Conference Paper,Scopus,2-s2.0-0033696540
"Cheng, K.-T., Dey, S., Rodgers, M., Roy, K.","Test challenges for deep sub-micron technologies",2000,"Proceedings-Design Automation Conference",,,,"142","149",,79,10.1109/DAC.2000.855293,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033697565&doi=10.1109%2fDAC.2000.855293&partnerID=40&md5=0ba3ddacc430118648265ac525e2611e",Article,Scopus,2-s2.0-0033697565
"Wei, Liqiong, Roy, Kaushik, Koh, Cheng-Kok","Power minimization by simultaneous dual-Vth assignment and gate-sizing",2000,"Proceedings of the Custom Integrated Circuits Conference",,,,"413","416",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033715439&partnerID=40&md5=a24658478cf6de8315a82cb02c5d7d90",Conference Paper,Scopus,2-s2.0-0033715439
"Chen, Z., Wei, L., Roy, K.","On effective I<inf>DDQ</inf> testing of low voltage CMOS circuits using leakage control techniques",2000,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2000-January",, 838872,"181","188",,4,10.1109/ISQED.2000.838872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0011797812&doi=10.1109%2fISQED.2000.838872&partnerID=40&md5=4e4787e12b01f2451ecb14a5cdade3ee",Conference Paper,Scopus,2-s2.0-0011797812
"Zhao, S., Roy, K., Koh, C.-K.","Frequency domain analysis of switching noise on power supply network",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896520,"487","492",,20,10.1109/ICCAD.2000.896520,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034477855&doi=10.1109%2fICCAD.2000.896520&partnerID=40&md5=46dadc804beeff80e305141962a7b64f",Conference Paper,Scopus,2-s2.0-0034477855
"Wei, Liqiong, Roy, Kaushik, De, Vivek K.","Low voltage low power CMOS design techniques for deep submicron ICs",2000,"Proceedings of the IEEE International Conference on VLSI Design",,,,"24","29",,46,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033885658&partnerID=40&md5=f1ea6cdcba37d6c3fb54058e77a8137e",Conference Paper,Scopus,2-s2.0-0033885658
"Powell, Michael, Yang, Se-Hyun, Falsafi, Babak, Roy, Kaushik, Vijaykumar, T.N.","Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories",2000,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"90","95",,145,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033645390&partnerID=40&md5=abaa5e17ff47608403e353d91458ffdd",Article,Scopus,2-s2.0-0033645390
"Somasekhar, D., Choi, S.H., Roy, K., Ye, Y., De, V.","Dynamic noise analysis in precharge-evaluate circuits",2000,"Proceedings-Design Automation Conference",,,,"243","246",,18,10.1109/DAC.2000.855311,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033714216&doi=10.1109%2fDAC.2000.855311&partnerID=40&md5=6f636b3187083eea2483dad6ff9cf39a",Article,Scopus,2-s2.0-0033714216
"Park, J., Choo, H., Muhammad, K., Choi, S., Im, Y., Roy, K.","Non-Adaptive and adaptive filter implementation based on sharing multiplication",2000,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","1",, 862012,"460","463",,15,10.1109/ICASSP.2000.862012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033708881&doi=10.1109%2fICASSP.2000.862012&partnerID=40&md5=b3e779d1006f6af31481de5099ab5e54",Conference Paper,Scopus,2-s2.0-0033708881
"Soeleman, Hendrawan, Roy, Kaushik","Ultra-low power digital subthreshold logic circuits",1999,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"94","96",,106,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033359234&partnerID=40&md5=6c63583c313117f3765d78ab042d483c",Article,Scopus,2-s2.0-0033359234
"Muhammad, Khurram, Roy, Kaushik","Novel design methodology for high performance and low power digital filters",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"80","83",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033319555&partnerID=40&md5=d7326e51fcc47473f7d8610298f82f92",Conference Paper,Scopus,2-s2.0-0033319555
"Somasekhar, D., Roy, K.","Split gates: A low swing technique for reducing power for high fanout gates",1999,"European Solid-State Circuits Conference",,, 1471111,"122","125",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893815476&partnerID=40&md5=569b66d48ecd1e8695f78a744ff26848",Conference Paper,Scopus,2-s2.0-84893815476
"Wang, C.-Y., Roy, K.","An activity-driven encoding scheme for power optimization in microprogrammed control unit",1999,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","7","1",,"130","134",,7,10.1109/92.748210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033096724&doi=10.1109%2f92.748210&partnerID=40&md5=06f9ccd04e5b83832928fdd70dc09f97",Article,Scopus,2-s2.0-0033096724
"Zhang, Xiaodong, Roy, Kaushik","Design and synthesis of low power weighted random pattern generator considering peak power reduction",1999,"IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems",,,,"148","156",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033311810&partnerID=40&md5=893d6d71d5a1b21b45ac8576bc306b35",Conference Paper,Scopus,2-s2.0-0033311810
"Zhang, Rongtian, Roy, Kaushik, Janes, David B.","Architecture and performance of 3-dimensional SOI circuits",1999,"IEEE International SOI Conference",,,,"44","45",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033324550&partnerID=40&md5=ebbcc124551c6c56296238c04ce68ba6",Conference Paper,Scopus,2-s2.0-0033324550
"Muhammad, Khurram, Somasekhar, Dinesh, Roy, Kaushik","Switching characteristics of generalized array multiplier architectures and their applications to low power design",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"230","235",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033297683&partnerID=40&md5=45177cb0e80c16dd9818fa5832ef860a",Article,Scopus,2-s2.0-0033297683
"Keshavarzi, Ali, Narendra, Siva, Borkar, Shekhar, Hawkins, Charles, Roy, Kaushik, De, Vivek","Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's",1999,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"252","254",,73,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033359156&partnerID=40&md5=90bcc2e3120a2e6b4ff03331d03e8025",Article,Scopus,2-s2.0-0033359156
"Wei, L., Chen, Z., Roy, K., Johnson, M.C., Ye, Y., De, V.K.","Design and optimization of dual-threshold circuits for low-voltage low-power applications",1999,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","7","1",,"16","24",,166,10.1109/92.748196,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033100297&doi=10.1109%2f92.748196&partnerID=40&md5=dbe105795cd546e8d5e39542717e3a23",Article,Scopus,2-s2.0-0033100297
"Roy, K.","Power-dissipation driven FPGA place and route under timing constraints",1999,"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications","46","5",,"634","637",,17,10.1109/81.762929,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032627268&doi=10.1109%2f81.762929&partnerID=40&md5=f62e322374f015cb4818778b673bec92",Article,Scopus,2-s2.0-0032627268
"Johnson, Mark C., Somasekhar, Dinesh, Roy, Kaushik","Leakage control with efficient use of transistor stacks in single threshold CMOS",1999,"Proceedings - Design Automation Conference",,,,"442","445",,62,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032640861&partnerID=40&md5=e4bf74b1616f12aa064361e07663a33f",Article,Scopus,2-s2.0-0032640861
"Zhang, Xiaodong, Roy, Kaushik, Bhawmik, Sudipta","POWERTEST: A tool for energy conscious weighted random pattern testing",1999,"Proceedings of the IEEE International Conference on VLSI Design",,,,"416","422",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032735756&partnerID=40&md5=e295e7aeaec34337c2355a5030c293d1",Conference Paper,Scopus,2-s2.0-0032735756
"Johnson, M.C., Somasekhar, D., Roy, K.","Models and algorithms for bounds on leakage in CMOS circuits",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","6",,"714","725",,118,10.1109/43.766723,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032680122&doi=10.1109%2f43.766723&partnerID=40&md5=239511236bb1113e8c7d6a038da01b9f",Article,Scopus,2-s2.0-0032680122
"Roy, Kaushik, Wei, Liqiong, Chen, Zhanping","Multiple-VDD multiple-VTH CMOS (MVCMOS) for low power applications",1999,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I","366 - I-370",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032715805&partnerID=40&md5=5d8fec35c2b8b46d83539ee03a484a55",Article,Scopus,2-s2.0-0032715805
"Wei, Liqiong, Chen, Zhanping, Roy, Kaushik, Ye, Yibin, De, Vivek","Mixed-Vth (MVT) CMOS circuit design methodology for low power applications",1999,"Proceedings - Design Automation Conference",,,,"430","435",,59,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032667127&partnerID=40&md5=0b8e3d4b0d256920446a5ba10bf389ff",Article,Scopus,2-s2.0-0032667127
"Nag, S., Roy, K.","Performance and wirability driven layout for row-based FPGAs",1998,"VLSI Design","7","4",,"353","364",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031620795&partnerID=40&md5=0ebd35435d73e30dd4e4c94fc7d361d2",Article,Scopus,2-s2.0-0031620795
"Wang, C.-Y., Roy, K.","Maximum power estimation for CMOS circuits using deterministic and statistical approaches",1998,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","6","1",,"134","140",,36,10.1109/92.661255,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032026460&doi=10.1109%2f92.661255&partnerID=40&md5=c138ffca6870c5aae0424fc7753c4c06",Article,Scopus,2-s2.0-0032026460
"Chou, T.-L., Roy, K.","Power estimation under uncertain delays",1998,"Integrated Computer-Aided Engineering","5","2",,"107","116",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031703278&partnerID=40&md5=c67885a1889571514b6ea8101f9e1818",Article,Scopus,2-s2.0-0031703278
"Somasekhar, D., Roy, K.","LVDCSL: A high fan-in, high-performance, low-voltage differential current switch logic family",1998,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","6","4",,"573","577",,10,10.1109/92.736130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032290311&doi=10.1109%2f92.736130&partnerID=40&md5=6d706dff935941f77fb6b21e103be06f",Article,Scopus,2-s2.0-0032290311
"Chen, Zhanping, Roy, Kaushik, Chong, Edwin K.P.","Estimation of power sensitivity in sequential circuits with power macromodeling application",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"468","472",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032306490&partnerID=40&md5=3545e0b0d3b19dabc7c2fb9a0184af71",Conference Paper,Scopus,2-s2.0-0032306490
"Wei, Liqiong, Chen, Zhanping, Roy, Kaushik","Design and optimization of double-gate SOI MOSFETs for low voltage low power circuits",1998,"IEEE International SOI Conference",,,,"69","70",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032314536&partnerID=40&md5=7976d49cdf5393f7b7e0251348bb78c5",Conference Paper,Scopus,2-s2.0-0032314536
"Chen, Z., Roy, K., Chou, T.-L.","Efficient statistical approach to estimate power considering uncertain properties of primary inputs",1998,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","6","3",,"484","492",,3,10.1109/92.711319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032166662&doi=10.1109%2f92.711319&partnerID=40&md5=86b6df8960da821244a4b801f37d8253",Article,Scopus,2-s2.0-0032166662
"Roy, K.","Leakage power reduction in low-voltage CMOS designs",1998,"Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems","2",, 814856,"167","173",,34,10.1109/ICECS.1998.814856,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032262096&doi=10.1109%2fICECS.1998.814856&partnerID=40&md5=25205b58772e29283cc57353c5c13a9e",Conference Paper,Scopus,2-s2.0-0032262096
"Muhammad, K., Roy, K.","Low power digital filters based on constrained least squares solution",1998,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"734","738",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031649769&partnerID=40&md5=2dfae0e92f8b76d24ca1c9fd3b561e27",Conference Paper,Scopus,2-s2.0-0031649769
"Chen, Zhanping, Roy, Kaushik","Power macromodeling technique based on power sensitivity",1998,"Proceedings - Design Automation Conference",,,,"678","683",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031635916&partnerID=40&md5=1e7f3cac863f35ed4a6880cd813139e0",Conference Paper,Scopus,2-s2.0-0031635916
"Anderson, James R., Sheth, Siddharth, Roy, Kaushik","Coarse-grained FPGA architecture for high-performance FIR filtering",1998,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"234","243",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031635930&partnerID=40&md5=d10a00cdbae04addd49e397e7a52c78b",Conference Paper,Scopus,2-s2.0-0031635930
"Chen, Zhanping, Johnson, Mark, Wei, Liqiong, Roy, Kaushik","Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks",1998,"Proceedings of the International Symposium on Low Power Design",,,,"239","244",,108,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031621934&partnerID=40&md5=18779628f86a3952789e2784992713bf",Conference Paper,Scopus,2-s2.0-0031621934
"Chen, Zhanping, Johnson, Mark, Wei, Liqiong, Roy, Kaushik","Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks",1998,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"[d]239","244",,91,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031623626&partnerID=40&md5=3688e47bbed77aa261712dca3be5344a",Conference Paper,Scopus,2-s2.0-0031623626
"Chen, Zhanping, Roy, Kaushik, Ye, Yibin","Estimation of average switching power under accurate modeling of signal correlations",1998,"Proceedings of the Custom Integrated Circuits Conference",,,,"507","510",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031617269&partnerID=40&md5=6c0457f3914f1d8e08b305d2b5a59681",Conference Paper,Scopus,2-s2.0-0031617269
"Soeleman, Hendrawan, Somasekhar, Dinesh, Roy, Kaushik","IDD waveforms analysis for testing of domino and low voltage static CMOS circuits",1998,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"243","248",,2,10.1109/GLSV.1998.665243,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031699114&doi=10.1109%2fGLSV.1998.665243&partnerID=40&md5=64bb290dd340742afb1b8ff7492f250e",Conference Paper,Scopus,2-s2.0-0031699114
"Wei, Liqiong, Chen, Zhanping, Johnson, Mark, Roy, Kaushik, De, Vivek","Design and optimization of low voltage high performance dual threshold CMOS circuits",1998,"Proceedings - Design Automation Conference",,,,"489","494",,131,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031635596&partnerID=40&md5=7fccaab5a0998ecc3da79ea01ac12e89",Conference Paper,Scopus,2-s2.0-0031635596
"Chou, T.-L., Roy, K.","Statistical estimation of CMOS circuit activity under probabilistic delays",1997,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E80-A","10",,"1915","1922",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031250220&partnerID=40&md5=a3e34f5153f3d16380f9dbfd06fba5fe",Article,Scopus,2-s2.0-0031250220
"Wang, Chuan-Yu, Roy, Kaushik","COSMOS: A continuous optimization approach for maximum power estimation of CMOS circuits",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"52","55",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031381281&partnerID=40&md5=595b9550fea2417ccaf491a53d3a1d72",Conference Paper,Scopus,2-s2.0-0031381281
"Johnson, M.C., Roy, K.","Datapath scheduling with multiple supply voltages and level converters",1997,"ACM Transactions on Design Automation of Electronic Systems","2","3",,"227","248",,68,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747003362&partnerID=40&md5=458d346248aa400a09724eee335c86b9",Article,Scopus,2-s2.0-33747003362
"Wang, Chuan-Yu, Roy, Kaushik","Estimation of maximum power for sequential circuits considering spurious transitions",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"746","751",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031333385&partnerID=40&md5=938958c96c0469ce1802fadd1b80c4ee",Conference Paper,Scopus,2-s2.0-0031333385
"Yibin, Y.E., Roy, K.","An XOR-based decomposition diagram and its application in synthesis of and/xor networks",1997,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E80-A","10",,"1742","1748",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031250218&partnerID=40&md5=4b39e332f1495b89286eff5725b6d4bf",Article,Scopus,2-s2.0-0031250218
"Muhammad, K., Roy, K.","On complexity reduction of FIR digital filters using constrained least squares solution",1997,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"196","201",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031359190&partnerID=40&md5=da0eba09e569cb890af0ee046b29596d",Conference Paper,Scopus,2-s2.0-0031359190
"Chen, Zhanping, Roy, Kaushik, Chou, Tan-Li","Power sensitivity - a new method to estimate power dissipation considering uncertain specifications of primary inputs",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"40","44",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031340511&partnerID=40&md5=4a833fbeea81ceb075302670a3f12760",Conference Paper,Scopus,2-s2.0-0031340511
"Sankarayya, N., Roy, K., Bhattacharya, D.","Algorithms for low power and high speed FIR filter realization using differential coefficients",1997,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","44","6",,"488","497",,81,10.1109/82.592582,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031168367&doi=10.1109%2f82.592582&partnerID=40&md5=c56672c21382d89852580836dbc7f51c",Article,Scopus,2-s2.0-0031168367
"Sankarayya, N., Roy, K., Bhattacharya, D.","Optimizing computations in a transposed direct form realization of floating-point LTI-FIR systems",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"120","125",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031359374&partnerID=40&md5=64ab7f60e25860c9d1fda5d2b0f17c93",Conference Paper,Scopus,2-s2.0-0031359374
"Wei, Liqiong, Chen, Zhanping, Roy, Kaushik","Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for low power high performance designs",1997,"IEEE International SOI Conference",,,,"82","83",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031335844&partnerID=40&md5=88bc46c3dc5d1713500e4501164b69f6",Conference Paper,Scopus,2-s2.0-0031335844
"Keshavarzi, Ali, Roy, Kaushik, Hawkins, Charles F.","Intrinsic leakage in low power deep submicron CMOS ICs",1997,"IEEE International Test Conference (TC)",,,,"146","155",,100,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031382110&partnerID=40&md5=e005909ca3da7ae2e3983e2e2fc24888",Conference Paper,Scopus,2-s2.0-0031382110
"Chou, Tan-Li, Roy, Kaushik","Statistical estimation of combinational and sequential CMOS digital circuit activity considering uncertainty of gate delays",1997,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"95","100",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030679073&partnerID=40&md5=15be420464e3825bb7a3e7d5daee0a8a",Conference Paper,Scopus,2-s2.0-0030679073
"Chen, Zhanping, Roy, Kaushik","Efficient statistical method to estimate average power in sequential circuits considering input sensitivities",1997,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"189","193",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030720153&partnerID=40&md5=df5f526d49fd0c12368c35da7f1dd323",Conference Paper,Scopus,2-s2.0-0030720153
"Somasekhar, Dinesh, Roy, Kaushik","LVDCSL: Low voltage differential current switch logic, a robust low power DCSL family",1997,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"18","23",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030680884&partnerID=40&md5=b41023fea2dd7daacf356043590fa288",Conference Paper,Scopus,2-s2.0-0030680884
"Ye, Yibin, Roy, Kaushik","Efficient synthesis of AND/XOR networks",1997,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"539","544",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030677585&partnerID=40&md5=a3dd3100db397668ed2c176a3551cdfa",Conference Paper,Scopus,2-s2.0-0030677585
"Ye, Yibin, Roy, Kaushik","Graph-based synthesis algorithm for AND/XOR networks",1997,"Proceedings - Design Automation Conference",,,,"107","112",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030697749&partnerID=40&md5=ac0fbff6cfa21dc01b0c4258493df189",Conference Paper,Scopus,2-s2.0-0030697749
"Johnson, Mark C., Roy, Kaushik","Scheduling and optimal voltage selection for low power multi-voltage DSP datapaths",1997,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"2152","2155",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030688193&partnerID=40&md5=45bc62bab64c35aab3b99629eada4932",Conference Paper,Scopus,2-s2.0-0030688193
"Kapadia, Nirav H., Lundstrom, Mark S., Fortes, Jose A.B., Roy, Kaushik","Network-based simulation laboratories for microelectronics systems design and education",1997,"Proceedings of the IEEE International Conference on Microelectronic Systems Education, MSE",,,,"23","24",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030720525&partnerID=40&md5=05bf445a3b32c17e1327bc0ecd5e7f57",Conference Paper,Scopus,2-s2.0-0030720525
"Patil, P., Chou, T.-L., Roy, K., Roy, R.","Low-power driven logic synthesis using accurate power estimation technique",1997,"Proceedings of the IEEE International Conference on VLSI Design",,,,"179","184",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030834489&partnerID=40&md5=ddce2d610ee4352a057c480aa687b7e0",Conference Paper,Scopus,2-s2.0-0030834489
"Ye, Yibin, Roy, Kaushik, Stamoulis, Georgios I.","Quasi-static energy recovery logic and supply-clock generation circuits",1997,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"96","99",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030687373&partnerID=40&md5=64bf3983ad95348355001a196a0f1784",Conference Paper,Scopus,2-s2.0-0030687373
"Sankarayya, N., Roy, K., Bhattacharya, D.","Algorithms for low power FIR filter realization using differential coefficients",1997,"Proceedings of the IEEE International Conference on VLSI Design",,,,"174","178",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030784529&partnerID=40&md5=e553f7aba8d9249103db7a7413016b8f",Conference Paper,Scopus,2-s2.0-0030784529
"Chen, Zhanping, Roy, Kaushik, Chou, Tan-Li","Sensitivity of power dissipation to uncertainties in primary input specification",1997,"Proceedings of the Custom Integrated Circuits Conference",,,,"487","490",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030712581&partnerID=40&md5=c18188c73b05c8c2edbf8210f4f1b489",Conference Paper,Scopus,2-s2.0-0030712581
"Chou, T.-L., Roy, K.","Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switching",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","10",,"1257","1265",,12,10.1109/43.541445,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030262759&doi=10.1109%2f43.541445&partnerID=40&md5=70dffa2f3b0a04059fffc42baada4fd7",Article,Scopus,2-s2.0-0030262759
"Johnson, Mark C., Roy, Kaushik","Optimal selection of supply voltages and level conversions during data path scheduling under resource constraints",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"72","77",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030422286&partnerID=40&md5=4c1d40f96a64e9ee676948a5082b5fec",Conference Paper,Scopus,2-s2.0-0030422286
"Prasad, S.G., Roy, K.","Transistor reordering for power minimization under delay constraint",1996,"ACM Transactions on Design Automation of Electronic Systems","1","2",,"280","300",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0005412695&partnerID=40&md5=79a3d6cf3bf737eee34bea3a50d45f79",Article,Scopus,2-s2.0-0005412695
"Ye, Y., Roy, K.","Energy recovery circuits using reversible and partially reversible logic",1996,"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications","43","9",,"769","778",,41,10.1109/81.536746,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030246510&doi=10.1109%2f81.536746&partnerID=40&md5=dc8ab573be0236630392a4fd42dd7975",Article,Scopus,2-s2.0-0030246510
"Chou, T.-L., Roy, K.","Accurate power estimation of CMOS sequential circuits",1996,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","4","3",,"369","380",,21,10.1109/92.532037,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030242649&doi=10.1109%2f92.532037&partnerID=40&md5=41055de67bc7b52644a5092f605b0506",Article,Scopus,2-s2.0-0030242649
"Somasekhar, D., Roy, K.","Differential current switch logic: A low power DCVS logic family",1996,"IEEE Journal of Solid-State Circuits","31","7",,"981","991",,48,10.1109/4.508212,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030192342&doi=10.1109%2f4.508212&partnerID=40&md5=568616a162b270dfe30d0716cd1da985",Article,Scopus,2-s2.0-0030192342
"Kornegay, K.T., Roy, K.","Structured test methodologies and test economics for multichip modules",1996,"IEEE Transactions on Components Packaging and Manufacturing Technology Part B","19","1",,"195","201",,,10.1109/96.486503,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030086683&doi=10.1109%2f96.486503&partnerID=40&md5=bacbc0cbb22fd286d09f8d74c79ceeac",Article,Scopus,2-s2.0-0030086683
"Wang, Chuan-Yu, Roy, Kaushik","Maximum power estimation for CMOS circuits using deterministic and statistic approaches",1996,"Proceedings of the IEEE International Conference on VLSI Design",,,,"364","369",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029696105&partnerID=40&md5=a2d9585f4ac47cd7211ef21759f15efa",Conference Paper,Scopus,2-s2.0-0029696105
"Wang, Chuan-Yu, Roy, Kaushik, Chou, Tan-Li","Maximum power estimation for sequential circuits using a test generation based technique",1996,"Proceedings of the Custom Integrated Circuits Conference",,,,"229","232",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029723060&partnerID=40&md5=8723ed47740dbbf467d6e63ca4571dfa",Conference Paper,Scopus,2-s2.0-0029723060
"Wang, Chuan-Yu, Chou, Tan-Li, Roy, Kaushik","Maximum power estimation for CMOS circuits under arbitrary delay model",1996,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"763","766",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029708323&partnerID=40&md5=7748cadef2df74fc2fdd0427c72980df",Conference Paper,Scopus,2-s2.0-0029708323
"Roy, Kaushik, Roy, Rabindra, Chou, Tan-Li","Design of low power digital systems",1996,"Proceedings - IEEE International Symposium on Circuits and Systems",,,,"137","204",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029703010&partnerID=40&md5=d3b982bf6dbe4d51c3627677703d39bd",Conference Paper,Scopus,2-s2.0-0029703010
"Muhammad, K., Letaief, K.Ben, Roy, K.","Efficient simulation of coded DS/CDMA over wireless personal communication channels",1996,"Annual International Conference on Universal Personal Communications - Record","1",,,"240","244",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029746402&partnerID=40&md5=1913ab2d9a433131647a4940d8c80047",Conference Paper,Scopus,2-s2.0-0029746402
"Chou, Tan-Li, Roy, Kaushik","Statistical estimation of sequential circuit activity",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"34","37",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029519125&partnerID=40&md5=03221c892f8b856ebbf446de03933dbe",Conference Paper,Scopus,2-s2.0-0029519125
"Chou, Tan-Li, Roy, Kaushik","Estimation of sequential circuit activity considering spatial and temporal correlations",1995,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"577","582",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029502715&partnerID=40&md5=402fcec858d37150da74e4595181f9f2",Conference Paper,Scopus,2-s2.0-0029502715
"Chou, Tan-Li, Roy, Kaushik","Accurate estimation of power dissipation in CMOS sequential circuits",1995,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"285","288",,2,10.1109/ASIC.1995.580733,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029511706&doi=10.1109%2fASIC.1995.580733&partnerID=40&md5=321cdad43aed0825c6145596be54ef0d",Conference Paper,Scopus,2-s2.0-0029511706
"Kornegay, Kevin T., Roy, Kaushik","Integrated test solutions and test economics for MCMs",1995,"IEEE International Test Conference (TC)",,,,"193","201",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029489277&partnerID=40&md5=16f40de78914681b41e2c22b62e9030f",Conference Paper,Scopus,2-s2.0-0029489277
"Wang, Chuan-Yu, Roy, Kaushik","Control unit synthesis targeting low-power processors",1995,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"454","459",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029503184&partnerID=40&md5=c1ff7e8dcedbd167d70cab611622fe7c",Conference Paper,Scopus,2-s2.0-0029503184
"Ye, Yibin, Roy, Kaushik","Low-power circuit design using adiabatic switching principle",1995,"Midwest Symposium on Circuits and Systems","2",,,"1189","1192",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029453407&partnerID=40&md5=5973aec3dcd3ebd3566d2fc55b97be35",Conference Paper,Scopus,2-s2.0-0029453407
"Roy, Kaushik, Roy, Rabindra K., Chatterjee, Abhijit","Stress testing of combinational VLSI circuits using existing test sets",1995,"International Symposium on VLSI Technology, Systems, and Applications, Proceedings",,,,"93","98",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029484138&partnerID=40&md5=1bb85189237f8ac8ba267cfdca52721d",Conference Paper,Scopus,2-s2.0-0029484138
"Somasekhar, Dinesh, Ye, Yibin, Roy, Kaushik","Energy recovery static RAM memory core",1995,"IEEE Symposium on Low Power Electronics",,,,"62","63",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029480962&partnerID=40&md5=2ebd9320cb39246b469ba156520b6e86",Conference Paper,Scopus,2-s2.0-0029480962
"Roy, K., Prasad, S.","Logic Synthesis for Reliability: An Early Start to Controlling Electromigration &amp; Hot-Carrier Effects",1995,"IEEE Transactions on Reliability","44","2",,"251","255",,3,10.1109/24.387379,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029325102&doi=10.1109%2f24.387379&partnerID=40&md5=f013da72f6c95fd3fec4314b21dc080a",Article,Scopus,2-s2.0-0029325102
"Roy, K., Nag, S.","On Routability for FPGAs under Faulty Conditions",1995,"IEEE Transactions on Computers","44","11",,"1296","1305",,17,10.1109/12.475125,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0000484585&doi=10.1109%2f12.475125&partnerID=40&md5=206655173aa103a7e709a3bc7d21c853",Article,Scopus,2-s2.0-0000484585
"Roy, Kaushik, Prasad, Sharat","Logic synthesis for reliability - an early start to controlling electromigration and hot carrier effects",1994,"European Design Automation Conference - Proceedings",,,,"136","141",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028710499&partnerID=40&md5=b1dd0a3ed5563634b63c37d1c86ae3ee",Conference Paper,Scopus,2-s2.0-0028710499
"Chou, Tan-Li, Roy, Kaushik, Prasad, Sharat","Estimation of circuit activity considering signal correlations and simultaneous switching",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"300","303",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028712927&partnerID=40&md5=8e57625ebb6763d811f462276fd345c4",Article,Scopus,2-s2.0-0028712927
"Dutta, Santanu, Nag, Sudip, Roy, Kaushik","ASAP: a transistor sizing tool for speed, area, and power optimization of static CMOS circuits",1994,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"61","64",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028602172&partnerID=40&md5=8c75db0701e2f3029d56231eea970f18",Conference Paper,Scopus,2-s2.0-0028602172
"Roy, K., Nag, S.","Automatic Synthesis of FPGA Channel Architecture for Routability and Performance",1994,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","2","4",,"508","511",,3,10.1109/92.335018,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028706764&doi=10.1109%2f92.335018&partnerID=40&md5=a91f2b14964a1efa6a6f1faa66a114cb",Article,Scopus,2-s2.0-0028706764
"Levitt, M.E., Roy, K., Abraham, J.A.","BiCMOS Logic Testing",1994,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","2","2",,"241","248",,1,10.1109/92.285749,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028452827&doi=10.1109%2f92.285749&partnerID=40&md5=a03cbc881f94bd0382a380446a9a0bb1",Article,Scopus,2-s2.0-0028452827
"Roy, Kaushik, Nag, Sudip, Dutta, Santanu","Channel architecture optimization for performance and routability of row-based FPGAs",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"220","223",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027884433&partnerID=40&md5=dc8643bd44c6bb1874dfeca66e7080c3",Conference Paper,Scopus,2-s2.0-0027884433
"Roy, Kaushik","On fault modeling and fault tolerance of antifuse based FPGAs",1993,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1623","1626",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027308392&partnerID=40&md5=a1a78eb9573424f71929e65cb3461a56",Conference Paper,Scopus,2-s2.0-0027308392
"Roy, K.","A Bounded Search Algorithm for Segmented Channel Routing for FPGA’s and Associated Channel Architecture Issues",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","11",,"1695","1705",,14,10.1109/43.248080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027699388&doi=10.1109%2f43.248080&partnerID=40&md5=4e077d3e2ff91c04f935fc2c8a17ddf3",Article,Scopus,2-s2.0-0027699388
"Roy, K., Prasad, S.C.","Circuit Activity Based Logic Synthesis for Low Power Reliable Operations",1993,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","1","4",,"503","513",,55,10.1109/92.250198,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027816316&doi=10.1109%2f92.250198&partnerID=40&md5=ecfb99f80ddf4b517ea49691586cb8cc",Article,Scopus,2-s2.0-0027816316
"Nag, Sundip K., Roy, Kaushik","Iterative wirability and performance improvement for FPGAs",1993,"Proceedings - Design Automation Conference",,,,"321","325",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027228664&partnerID=40&md5=d0b2256fd22cfa003e57c5cb6ce5023f",Conference Paper,Scopus,2-s2.0-0027228664
"Roy, K., Mehendale, M.","Optimization of channel segmentation for channelled architecture FPGAs",1992,"Proceedings of the Custom Integrated Circuits Conference",,, 5727284,"4.4.1","4.4.4",,3,10.1109/CICC.1992.591109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0004850910&doi=10.1109%2fCICC.1992.591109&partnerID=40&md5=76ed69251114c129e114d8571242ba4c",Conference Paper,Scopus,2-s2.0-0004850910
"Roy, Kaushik, Levitt, Marc E., Abraham, Jacob A.","Test considerations for BiCMOS logic families",1991,"Proceedings of the Custom Integrated Circuits Conference",,,,"","",4,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026376596&partnerID=40&md5=03164e5fa0cf37c4f51f09c831b7af3f",Conference Paper,Scopus,2-s2.0-0026376596
"Roy, K.","The Use of RTL Descriptions in Accurate Timing Verification and Test Generation",1991,"IEEE Journal of Solid-State Circuits","26","9",,"1230","1239",,2,10.1109/4.84939,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026223265&doi=10.1109%2f4.84939&partnerID=40&md5=b97158f0a75b84a324ba144b2ffb5a1b",Article,Scopus,2-s2.0-0026223265
"Roy, Kaushik, Chatterjee, Abhijit, Abraham, Jacob","Issues in logic synthesis for delay and bridging faults",1990,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"3101","3104",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025622081&partnerID=40&md5=4c354931749a775d63b4aa1519dde7b7",Conference Paper,Scopus,2-s2.0-0025622081
"Levitt, Marc E., Roy, Kaushik, Abraham, Jacob A.","BiCMOS fault models: Is stuck-at adequate?",1990,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"294","297",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025486990&partnerID=40&md5=9d0475806ca42f581663e14882748fca",Conference Paper,Scopus,2-s2.0-0025486990
"Banerjee, P., Rahmeh, J.T., Stunkel, C., Nair, V.S., Roy, K., Balasubramanian, V., Abraham, J.A.","Algorithm-Based Fault Tolerance on a Hypercube Multiprocessor",1990,"IEEE Transactions on Computers","39","9",,"1132","1145",,76,10.1109/12.57055,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025489006&doi=10.1109%2f12.57055&partnerID=40&md5=46578ee7522a65f758df40e3b7132a8d",Article,Scopus,2-s2.0-0025489006
"Roy, Kaushik, Abraham, Jacob A.","Novel approach to accurate timing verification using RTL descriptions",1989,"Proceedings - Design Automation Conference",,,,"638","641",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024935656&partnerID=40&md5=ca02e5bc485137c993d3feb7a9e3e512",Conference Paper,Scopus,2-s2.0-0024935656
"Roy, Kaushik, Abraham, Jacob A., De, Kaushik, Lusky, Stephen","Synthesis of delay fault testable combinational logic",1989,,,,,"418","421",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024889675&partnerID=40&md5=61ecd9f7260789f97a3f14c3149e662c",Conference Paper,Scopus,2-s2.0-0024889675
"Banerjee, P., Rahmeh, J.T., Stunkel, C.B., Nair, V.S.S., Roy, K., Abraham, J.A.","Evaluation of system-level fault tolerance on the intel hypercube multiprocessor.",1988,"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)",,,,"362","367",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024136019&partnerID=40&md5=2e777f789bdf22535321d7e0b489e442",Conference Paper,Scopus,2-s2.0-0024136019
