Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ISE/Term_PC/Storage/test_isim_beh.exe -prj E:/ISE/Term_PC/Storage/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ISE/Term_PC/Storage/ipcore_dir/RAM_B.v" into library work
Analyzing Verilog file "E:/ISE/Term_PC/Storage/testmodule.v" into library work
Analyzing Verilog file "E:/ISE/Term_PC/Storage/test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/ISE/Term_PC/Storage/testmodule.v" Line 10: Port wea is not connected to this instance
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module RAM_B
Compiling module testmodule
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable E:/ISE/Term_PC/Storage/test_isim_beh.exe
Fuse Memory Usage: 31760 KB
Fuse CPU Usage: 889 ms
