Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 17 19:41:20 2022
| Host         : LAPTOP-R2BS8VQP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.640        0.000                      0                 2336        0.058        0.000                      0                 2336        3.750        0.000                       0                   478  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        13.640        0.000                      0                 2336        0.058        0.000                      0                 2336        3.750        0.000                       0                   478  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.640ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.094ns  (logic 2.728ns (24.591%)  route 8.366ns (75.409%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 30.027 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          1.456    16.326    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X5Y97          FDCE                                         r  mi/dp/pcreg/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.604    30.027    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  mi/dp/pcreg/q_reg[7]/C
                         clock pessimism              0.180    30.207    
                         clock uncertainty           -0.035    30.171    
    SLICE_X5Y97          FDCE (Setup_fdce_C_CE)      -0.205    29.966    mi/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                         -16.326    
  -------------------------------------------------------------------
                         slack                                 13.640    

Slack (MET) :             13.806ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 2.728ns (25.139%)  route 8.124ns (74.861%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 29.951 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          1.214    16.084    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X11Y97         FDCE                                         r  mi/dp/pcreg/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.528    29.951    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  mi/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.180    30.131    
                         clock uncertainty           -0.035    30.095    
    SLICE_X11Y97         FDCE (Setup_fdce_C_CE)      -0.205    29.890    mi/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         29.890    
                         arrival time                         -16.084    
  -------------------------------------------------------------------
                         slack                                 13.806    

Slack (MET) :             13.932ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.867ns  (logic 2.728ns (25.103%)  route 8.139ns (74.897%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 30.012 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          1.230    16.099    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X0Y101         FDCE                                         r  mi/dp/pcreg/q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.590    30.012    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  mi/dp/pcreg/q_reg[13]/C
                         clock pessimism              0.259    30.271    
                         clock uncertainty           -0.035    30.236    
    SLICE_X0Y101         FDCE (Setup_fdce_C_CE)      -0.205    30.031    mi/dp/pcreg/q_reg[13]
  -------------------------------------------------------------------
                         required time                         30.031    
                         arrival time                         -16.099    
  -------------------------------------------------------------------
                         slack                                 13.932    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.819ns  (logic 2.728ns (25.216%)  route 8.091ns (74.784%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 30.012 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          1.181    16.051    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X1Y100         FDCE                                         r  mi/dp/pcreg/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.590    30.012    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  mi/dp/pcreg/q_reg[10]/C
                         clock pessimism              0.259    30.271    
                         clock uncertainty           -0.035    30.236    
    SLICE_X1Y100         FDCE (Setup_fdce_C_CE)      -0.205    30.031    mi/dp/pcreg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         30.031    
                         arrival time                         -16.051    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.708ns  (logic 2.728ns (25.476%)  route 7.980ns (74.524%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 30.029 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          1.071    15.940    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X1Y99          FDCE                                         r  mi/dp/pcreg/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.606    30.029    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  mi/dp/pcreg/q_reg[11]/C
                         clock pessimism              0.180    30.209    
                         clock uncertainty           -0.035    30.173    
    SLICE_X1Y99          FDCE (Setup_fdce_C_CE)      -0.205    29.968    mi/dp/pcreg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.708ns  (logic 2.728ns (25.476%)  route 7.980ns (74.524%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 30.029 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          1.071    15.940    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X1Y99          FDCE                                         r  mi/dp/pcreg/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.606    30.029    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  mi/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.180    30.209    
                         clock uncertainty           -0.035    30.173    
    SLICE_X1Y99          FDCE (Setup_fdce_C_CE)      -0.205    29.968    mi/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.060ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 2.728ns (25.552%)  route 7.948ns (74.448%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 30.029 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          1.039    15.908    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X1Y98          FDCE                                         r  mi/dp/pcreg/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.606    30.029    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y98          FDCE                                         r  mi/dp/pcreg/q_reg[8]/C
                         clock pessimism              0.180    30.209    
                         clock uncertainty           -0.035    30.173    
    SLICE_X1Y98          FDCE (Setup_fdce_C_CE)      -0.205    29.968    mi/dp/pcreg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                 14.060    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.549ns  (logic 2.728ns (25.860%)  route 7.821ns (74.140%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 29.948 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.912    15.781    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y97          FDCE                                         r  mi/dp/pcreg/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.525    29.948    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y97          FDCE                                         r  mi/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.180    30.128    
                         clock uncertainty           -0.035    30.092    
    SLICE_X8Y97          FDCE (Setup_fdce_C_CE)      -0.169    29.923    mi/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         29.923    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.195ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 2.728ns (25.732%)  route 7.874ns (74.268%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 30.010 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.964    15.834    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X7Y102         FDCE                                         r  mi/dp/pcreg/q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.588    30.010    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  mi/dp/pcreg/q_reg[12]/C
                         clock pessimism              0.259    30.269    
                         clock uncertainty           -0.035    30.234    
    SLICE_X7Y102         FDCE (Setup_fdce_C_CE)      -0.205    30.029    mi/dp/pcreg/q_reg[12]
  -------------------------------------------------------------------
                         required time                         30.029    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                 14.195    

Slack (MET) :             14.250ns  (required time - arrival time)
  Source:                 mi/c/md/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.504ns  (logic 2.728ns (25.972%)  route 7.776ns (74.028%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 29.931 - 25.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.630     5.232    mi/c/md/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  mi/c/md/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  mi/c/md/FSM_onehot_state_reg[14]/Q
                         net (fo=70, routed)          2.827     8.515    mi/c/md/bne
    SLICE_X1Y100         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  mi/c/md/i__carry__1_i_4/O
                         net (fo=5, routed)           0.937     9.577    mi/c/md/re_reg[11][0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  mi/c/md/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.701    mi/dp/alu/re[8]_i_2[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.233 r  mi/dp/alu/aluout0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.233    mi/dp/alu/aluout0_inferred__2/i__carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.347 r  mi/dp/alu/aluout0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.347    mi/dp/alu/aluout0_inferred__2/i__carry__2_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.660 f  mi/dp/alu/aluout0_inferred__2/i__carry__3/O[3]
                         net (fo=1, routed)           0.315    10.975    mi/dp/alu/data3[19]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.306    11.281 f  mi/dp/alu/re[19]_i_2/O
                         net (fo=1, routed)           0.000    11.281    mi/c/md/re_reg[19]_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212    11.493 f  mi/c/md/re_reg[19]_i_1/O
                         net (fo=3, routed)           1.508    13.001    mi/c/md/D[19]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.299    13.300 r  mi/c/md/q[31]_i_12/O
                         net (fo=1, routed)           0.870    14.170    mi/c/md/q[31]_i_12_n_0
    SLICE_X8Y106         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  mi/c/md/q[31]_i_4/O
                         net (fo=1, routed)           0.452    14.746    mi/c/md/q[31]_i_4_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    14.870 r  mi/c/md/q[31]_i_1/O
                         net (fo=32, routed)          0.866    15.736    mi/dp/pcreg/q_reg[0]_0[0]
    SLICE_X8Y100         FDCE                                         r  mi/dp/pcreg/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         1.509    29.931    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDCE                                         r  mi/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.259    30.190    
                         clock uncertainty           -0.035    30.155    
    SLICE_X8Y100         FDCE (Setup_fdce_C_CE)      -0.169    29.986    mi/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         29.986    
                         arrival time                         -15.736    
  -------------------------------------------------------------------
                         slack                                 14.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mi/dp/alureg/re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.184%)  route 0.234ns (52.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.576     1.495    mi/dp/alureg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  mi/dp/alureg/re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  mi/dp/alureg/re_reg[2]/Q
                         net (fo=4, routed)           0.234     1.893    mi/c/md/q_reg[31][2]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.045     1.938 r  mi/c/md/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.938    mi/dp/pcreg/q_reg[31]_1[2]
    SLICE_X8Y100         FDCE                                         r  mi/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDCE                                         r  mi/dp/pcreg/q_reg[2]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.120     1.880    mi/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mi/dp/alureg/re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.023%)  route 0.291ns (60.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.576     1.495    mi/dp/alureg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  mi/dp/alureg/re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  mi/dp/alureg/re_reg[3]/Q
                         net (fo=3, routed)           0.161     1.798    mi/c/md/q_reg[31][3]
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  mi/c/md/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.129     1.972    mi/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X10Y100        RAMD32                                       r  mi/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    mi/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y100        RAMD32                                       r  mi/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.884    mi/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mi/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.782%)  route 0.483ns (72.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.576     1.495    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  mi/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  mi/dp/pcreg/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.756    mi/dp/alureg/Q[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  mi/dp/alureg/RAM_reg_0_255_0_0_i_8/O
                         net (fo=138, routed)         0.363     2.165    dem/mem/m/RAM_reg_0_255_17_17/A1
    SLICE_X12Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    dem/mem/m/RAM_reg_0_255_17_17/WCLK
    SLICE_X12Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.069    dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mi/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.782%)  route 0.483ns (72.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.576     1.495    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  mi/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  mi/dp/pcreg/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.756    mi/dp/alureg/Q[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  mi/dp/alureg/RAM_reg_0_255_0_0_i_8/O
                         net (fo=138, routed)         0.363     2.165    dem/mem/m/RAM_reg_0_255_17_17/A1
    SLICE_X12Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    dem/mem/m/RAM_reg_0_255_17_17/WCLK
    SLICE_X12Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_B/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.069    dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mi/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.782%)  route 0.483ns (72.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.576     1.495    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  mi/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  mi/dp/pcreg/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.756    mi/dp/alureg/Q[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  mi/dp/alureg/RAM_reg_0_255_0_0_i_8/O
                         net (fo=138, routed)         0.363     2.165    dem/mem/m/RAM_reg_0_255_17_17/A1
    SLICE_X12Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    dem/mem/m/RAM_reg_0_255_17_17/WCLK
    SLICE_X12Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_C/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.069    dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mi/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.782%)  route 0.483ns (72.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.576     1.495    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  mi/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  mi/dp/pcreg/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.756    mi/dp/alureg/Q[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  mi/dp/alureg/RAM_reg_0_255_0_0_i_8/O
                         net (fo=138, routed)         0.363     2.165    dem/mem/m/RAM_reg_0_255_17_17/A1
    SLICE_X12Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    dem/mem/m/RAM_reg_0_255_17_17/WCLK
    SLICE_X12Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.069    dem/mem/m/RAM_reg_0_255_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dem/datareg/re_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.968%)  route 0.291ns (61.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.575     1.494    dem/datareg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  dem/datareg/re_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  dem/datareg/re_reg[5]/Q
                         net (fo=1, routed)           0.162     1.797    mi/c/md/re0_out[5]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.842 r  mi/c/md/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.129     1.972    mi/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y100        RAMD32                                       r  mi/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    mi/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y100        RAMD32                                       r  mi/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.874    mi/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dem/mem/pcreg/re_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            mi/dp/rb/re_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.190ns (37.232%)  route 0.320ns (62.768%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.570     1.489    dem/mem/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  dem/mem/pcreg/re_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  dem/mem/pcreg/re_reg[19]/Q
                         net (fo=39, routed)          0.320     1.951    mi/dp/rf/rf_reg_r2_0_31_0_5/ADDRC3
    SLICE_X10Y99         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.049     2.000 r  mi/dp/rf/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.000    mi/dp/rb/rd20[4]
    SLICE_X10Y99         FDRE                                         r  mi/dp/rb/re_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.847     2.012    mi/dp/rb/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  mi/dp/rb/re_reg[4]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.131     1.897    mi/dp/rb/re_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mi/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            dem/mem/m/RAM_reg_0_255_12_12/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.489%)  route 0.491ns (72.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.576     1.495    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  mi/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  mi/dp/pcreg/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.756    mi/dp/alureg/Q[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  mi/dp/alureg/RAM_reg_0_255_0_0_i_8/O
                         net (fo=138, routed)         0.371     2.172    dem/mem/m/RAM_reg_0_255_12_12/A1
    SLICE_X14Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_12_12/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    dem/mem/m/RAM_reg_0_255_12_12/WCLK
    SLICE_X14Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_12_12/RAMS64E_A/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.069    dem/mem/m/RAM_reg_0_255_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mi/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Destination:            dem/mem/m/RAM_reg_0_255_12_12/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.489%)  route 0.491ns (72.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.576     1.495    mi/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  mi/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  mi/dp/pcreg/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.756    mi/dp/alureg/Q[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  mi/dp/alureg/RAM_reg_0_255_0_0_i_8/O
                         net (fo=138, routed)         0.371     2.172    dem/mem/m/RAM_reg_0_255_12_12/A1
    SLICE_X14Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_12_12/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=477, routed)         0.841     2.006    dem/mem/m/RAM_reg_0_255_12_12/WCLK
    SLICE_X14Y100        RAMS64E                                      r  dem/mem/m/RAM_reg_0_255_12_12/RAMS64E_B/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.069    dem/mem/m/RAM_reg_0_255_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         25.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X7Y98     dem/mem/pcreg/re_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X3Y99     dem/mem/pcreg/re_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X2Y101    dem/mem/pcreg/re_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X5Y89     dem/mux7seg/clkdiv_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X5Y89     dem/mux7seg/clkdiv_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X5Y89     dem/mux7seg/clkdiv_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X5Y90     dem/mux7seg/clkdiv_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X5Y90     dem/mux7seg/clkdiv_reg[9]/C
Min Period        n/a     FDCE/C       n/a            1.000         25.000      24.000     SLICE_X4Y107    mi/dp/pcreg/q_reg[26]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X2Y103    dem/mem/m/RAM_reg_0_255_18_18/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X2Y104    dem/mem/m/RAM_reg_0_255_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X2Y103    dem/mem/m/RAM_reg_0_255_18_18/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X2Y103    dem/mem/m/RAM_reg_0_255_18_18/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X2Y103    dem/mem/m/RAM_reg_0_255_18_18/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X10Y106   dem/mem/m/RAM_reg_0_255_24_24/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X10Y106   dem/mem/m/RAM_reg_0_255_24_24/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X10Y106   dem/mem/m/RAM_reg_0_255_24_24/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X2Y104    dem/mem/m/RAM_reg_0_255_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X2Y104    dem/mem/m/RAM_reg_0_255_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    dem/mem/m/RAM_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    dem/mem/m/RAM_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    dem/mem/m/RAM_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    dem/mem/m/RAM_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    dem/mem/m/RAM_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    dem/mem/m/RAM_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    dem/mem/m/RAM_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    dem/mem/m/RAM_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y99    mi/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y99    mi/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK



