17:22:54 INFO  : Registering command handlers for SDK TCF services
17:22:55 INFO  : Launching XSCT server: xsct.bat -interactive D:\SingleDGH\ComputerEngineering\img_rot_project\img_rot_project.sdk\temp_xsdb_launch_script.tcl
17:22:58 INFO  : XSCT server has started successfully.
17:23:07 INFO  : Successfully done setting XSCT server connection channel  
17:23:07 INFO  : Processing command line option -hwspec D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf.
17:23:07 INFO  : Successfully done setting SDK workspace  
17:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
17:24:44 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
17:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
17:24:53 INFO  : 'fpga -state' command is executed.
17:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:53 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
17:24:53 INFO  : 'jtag frequency' command is executed.
17:24:53 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:53 INFO  : Context for 'APU' is selected.
17:24:53 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
17:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:53 INFO  : Context for 'APU' is selected.
17:24:53 INFO  : 'stop' command is executed.
17:24:54 INFO  : 'ps7_init' command is executed.
17:24:54 INFO  : 'ps7_post_config' command is executed.
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : The application 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:54 INFO  : Memory regions updated for context APU
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : 'con' command is executed.
17:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

17:24:54 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
19:14:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1766146210147,  Project:1766139699090
19:14:18 INFO  : Project image_rotator_design_wrapper_hw_platform_0's source hardware specification located at D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:14:22 INFO  : Copied contents of D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper.hdf into \image_rotator_design_wrapper_hw_platform_0\system.hdf.
19:14:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:14:32 INFO  : 
19:14:33 INFO  : Updating hardware inferred compiler options for image_rot_app.
19:14:33 INFO  : Clearing existing target manager status.
19:14:33 INFO  : Closing and re-opening the MSS file of ther project image_rot_app_bsp
19:14:33 INFO  : Closing and re-opening the MSS file of ther project image_rot_app_bsp
19:14:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:14:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
19:14:52 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
19:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
19:15:23 INFO  : FPGA configured successfully with bitstream "D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/image_rotator_design_wrapper.bit"
19:15:33 INFO  : Disconnected from the channel tcfchan#1.
19:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A" && level==0} -index 1' command is executed.
19:15:34 INFO  : 'fpga -state' command is executed.
19:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:35 INFO  : Jtag cable 'Digilent Arty Z7 003017B3FA32A' is selected.
19:15:35 INFO  : 'jtag frequency' command is executed.
19:15:35 INFO  : Sourcing of 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:35 INFO  : Context for 'APU' is selected.
19:15:35 INFO  : Hardware design information is loaded from 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf'.
19:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:35 INFO  : Context for 'APU' is selected.
19:15:35 INFO  : 'stop' command is executed.
19:15:35 INFO  : 'ps7_init' command is executed.
19:15:35 INFO  : 'ps7_post_config' command is executed.
19:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:35 INFO  : The application 'D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
loadhw -hw D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rotator_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
dow D:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.sdk/image_rot_app/Debug/image_rot_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:35 INFO  : Memory regions updated for context APU
19:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:35 INFO  : 'con' command is executed.
19:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017B3FA32A"} -index 0
con
----------------End of Script----------------

19:15:35 INFO  : Launch script is exported to file 'D:\SingleDGH\ComputerEngineering\img_rot_project\img_rot_project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_image_rot_app.elf_on_local.tcl'
19:19:20 INFO  : Disconnected from the channel tcfchan#2.
