
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003401                       # Number of seconds simulated
sim_ticks                                  3401050749                       # Number of ticks simulated
final_tick                               574903973868                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311502                       # Simulator instruction rate (inst/s)
host_op_rate                                   400944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 246678                       # Simulator tick rate (ticks/s)
host_mem_usage                               16938880                       # Number of bytes of host memory used
host_seconds                                 13787.41                       # Real time elapsed on the host
sim_insts                                  4294801998                       # Number of instructions simulated
sim_ops                                    5527978330                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       166400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       194176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        37760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        75136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               480640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       157440                       # Number of bytes written to this memory
system.physmem.bytes_written::total            157440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1300                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1517                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          295                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          587                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3755                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1230                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1230                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       602167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48926056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       489261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57092944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       526896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11102451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       489261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     22091996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               141321031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       602167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       489261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       526896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       489261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2107584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46291576                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46291576                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46291576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       602167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48926056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       489261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57092944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       526896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11102451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       489261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     22091996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187612608                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8155998                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873667                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510447                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185584                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414093                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374071                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207695                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5874                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15979364                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873667                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581766                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909675                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        417397                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668156                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74338                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7815450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.356293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4524080     57.89%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163770      2.10%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299133      3.83%     63.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281317      3.60%     67.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456874      5.85%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475292      6.08%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114369      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85583      1.10%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415032     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7815450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352338                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.959216                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3492631                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       404860                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182767                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12842                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722340                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313366                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17885697                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722340                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641680                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         159097                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44027                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045178                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       203119                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17402585                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69409                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82085                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23119714                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79229231                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79229231                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8206664                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2044                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           546263                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9967                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196477                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16454521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842810                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18867                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5026559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13793137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7815450                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771211                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840297                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2751530     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1447792     18.52%     53.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256525     16.08%     69.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773954      9.90%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806612     10.32%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473437      6.06%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211188      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55951      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38461      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7815450                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54798     66.12%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18015     21.74%     87.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10059     12.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10862863     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109577      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374557     17.15%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494813      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842810                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.697255                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82872                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005987                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35602808                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21483133                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925682                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       784363                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143299                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722340                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100780                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5700                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16456525                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19612                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669317                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582240                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208131                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13578555                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279846                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264254                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762483                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048546                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482637                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664855                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397002                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220068                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20104872                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.640701                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408860                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5084803                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185875                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7093110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3297044     46.48%     46.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494170     21.07%     67.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834058     11.76%     79.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283511      4.00%     83.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272477      3.84%     87.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113519      1.60%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298321      4.21%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88550      1.25%     94.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411460      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7093110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411460                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23138231                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33636143                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 340548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.815600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.815600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.226092                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.226092                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62784318                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17553128                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18404424                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8155998                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2841316                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2313027                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195189                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1169607                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1101150                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298389                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8387                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2845539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15761881                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2841316                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1399539                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3462036                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1044267                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        704456                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1391840                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7856872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.477389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4394836     55.94%     55.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          305163      3.88%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245292      3.12%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          595556      7.58%     70.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159194      2.03%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          206744      2.63%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152462      1.94%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84158      1.07%     78.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1713467     21.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7856872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348371                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.932551                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2977849                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       687845                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3327527                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22932                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        840714                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       482595                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4172                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18827888                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         8849                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        840714                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3196710                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         142528                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       222623                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3126479                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327813                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18160103                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2678                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135211                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102260                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          227                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25433155                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84763192                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84763192                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15541975                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9891134                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3773                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2144                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           902396                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1693710                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       863135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13634                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       272270                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17162270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13612722                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28319                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5954490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18200511                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          623                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7856872                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.732588                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2813874     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1665981     21.20%     57.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1085537     13.82%     70.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       806047     10.26%     81.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       693568      8.83%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       357819      4.55%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       310166      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57877      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66003      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7856872                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          80103     71.37%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16026     14.28%     85.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16100     14.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11341361     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193167      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1505      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1351967      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       724722      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13612722                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.669044                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112230                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008244                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35222862                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23120457                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13263320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13724952                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51330                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       670823                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223488                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        840714                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          68736                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7535                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17165906                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1693710                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       863135                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2129                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111081                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226222                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13395458                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1268941                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217261                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1974665                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1889530                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            705724                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.642406                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13272248                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13263320                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8638412                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24395027                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.626204                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354105                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9104803                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11181602                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5984394                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195282                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7016158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.593693                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.130897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2806315     40.00%     40.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1909892     27.22%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       775395     11.05%     78.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436951      6.23%     84.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356276      5.08%     89.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144913      2.07%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172256      2.46%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86418      1.23%     95.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       327742      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7016158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9104803                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11181602                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1662534                       # Number of memory references committed
system.switch_cpus1.commit.loads              1022887                       # Number of loads committed
system.switch_cpus1.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1606576                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10075050                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227644                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       327742                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23854412                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35173279                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 299126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9104803                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11181602                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9104803                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.895791                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.895791                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.116332                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.116332                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60256061                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18334473                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17383437                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8155998                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3004109                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2450062                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202398                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1257330                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1167514                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322208                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8972                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3002372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16502151                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3004109                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1489722                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3659238                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1072415                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        492056                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1481180                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8021287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4362049     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          242184      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          447635      5.58%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          450095      5.61%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          278931      3.48%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          224266      2.80%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          139061      1.73%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131077      1.63%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1745989     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8021287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368331                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023315                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3131986                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       486331                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3513682                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21987                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        867300                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       507278                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19783494                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        867300                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3360410                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          96834                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        77788                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3302993                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       315958                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19070144                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132168                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26801237                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88943473                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88943473                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16487050                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10314148                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3350                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1624                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           882987                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1762364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       896678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11584                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       323203                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17963521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14283882                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28317                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6117578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18696889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8021287                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780747                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895437                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2745713     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1739697     21.69%     55.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1160863     14.47%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       754280      9.40%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       795810      9.92%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381689      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       304600      3.80%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68746      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69889      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8021287                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89076     72.77%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16723     13.66%     86.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16615     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11950206     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191656      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1623      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1382132      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       758265      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14283882                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751335                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122414                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008570                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36739781                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24084379                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13952479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14406296                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44794                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       687712                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       215892                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        867300                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          49478                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8668                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17966776                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        36169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1762364                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       896678                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1624                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125366                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       238412                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14091023                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1317479                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       192858                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2058097                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1997558                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            740618                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727688                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13957023                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13952479                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8887045                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25504520                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710702                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348450                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9601841                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11822376                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6144429                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204575                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7153986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.652558                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147484                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2715045     37.95%     37.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2004252     28.02%     65.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832626     11.64%     77.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       415000      5.80%     83.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       414276      5.79%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167975      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       168821      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89961      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       346030      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7153986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9601841                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11822376                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1755438                       # Number of memory references committed
system.switch_cpus2.commit.loads              1074652                       # Number of loads committed
system.switch_cpus2.commit.membars               1624                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1706304                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10651113                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243803                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       346030                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24774761                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36801522                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 134711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9601841                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11822376                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9601841                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.849420                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.849420                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.177274                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.177274                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63291920                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19392308                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18178346                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8155998                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2947591                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2397729                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198217                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1250896                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1158483                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          302374                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8835                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3257586                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16094049                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2947591                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1460857                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3379584                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1015999                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        521624                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1591465                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        78548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7973160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.487071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4593576     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          182539      2.29%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          235251      2.95%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          357984      4.49%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          346096      4.34%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          264453      3.32%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          156665      1.96%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          236586      2.97%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1600010     20.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7973160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361402                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.973278                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3366149                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       511226                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3256029                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25594                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        814160                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       499487                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19250962                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        814160                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3544557                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          95998                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       156053                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3099004                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       263386                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18686383                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          106                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        113063                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83358                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26036679                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87016573                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87016573                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16139146                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9897459                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3917                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2194                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           750555                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1733385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       915256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18126                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       311715                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17361173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13965708                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25824                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5675623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17259867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          575                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7973160                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.751590                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896047                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2784327     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1746196     21.90%     56.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1133120     14.21%     71.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       768866      9.64%     80.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       720176      9.03%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       382608      4.80%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       282883      3.55%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        84240      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70744      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7973160                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          68164     69.23%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14004     14.22%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16294     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11622714     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197144      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1576      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1378435      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       765839      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13965708                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.712324                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              98463                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007050                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36028862                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23040610                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13569721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14064171                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47176                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       668413                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232749                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          123                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        814160                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          55586                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9284                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17364900                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       115358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1733385                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       915256                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2151                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111836                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       232353                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13694389                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1296032                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       271318                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2044661                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1918124                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            748629                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.679057                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13573377                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13569721                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8715672                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24477433                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.663772                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356070                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9451939                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11617077                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5747848                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       201240                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7159000                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622723                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149688                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2773885     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2053111     28.68%     67.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       754101     10.53%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       431593      6.03%     83.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360780      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       179571      2.51%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       176061      2.46%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75540      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       354358      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7159000                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9451939                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11617077                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1747475                       # Number of memory references committed
system.switch_cpus3.commit.loads              1064968                       # Number of loads committed
system.switch_cpus3.commit.membars               1576                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1666337                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10471077                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237061                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       354358                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24169567                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35544503                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 182838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9451939                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11617077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9451939                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.862892                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.862892                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.158894                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.158894                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61619573                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18743525                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17777030                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3152                       # number of misc regfile writes
system.l20.replacements                          1316                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          208514                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17700                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.780452                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          903.400673                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.856216                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   665.451850                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14799.291261                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055139                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000968                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040616                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.903277                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3746                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3746                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1184                       # number of Writeback hits
system.l20.Writeback_hits::total                 1184                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3746                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3746                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3746                       # number of overall hits
system.l20.overall_hits::total                   3746                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1300                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1316                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1300                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1316                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1300                       # number of overall misses
system.l20.overall_misses::total                 1316                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2784708                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    205240872                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      208025580                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2784708                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    205240872                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       208025580                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2784708                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    205240872                       # number of overall miss cycles
system.l20.overall_miss_latency::total      208025580                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5046                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5062                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1184                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1184                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5046                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5062                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5046                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5062                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257630                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259976                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257630                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259976                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257630                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259976                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 157877.593846                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 158074.148936                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 157877.593846                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 158074.148936                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 157877.593846                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 158074.148936                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 232                       # number of writebacks
system.l20.writebacks::total                      232                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1300                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1316                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1300                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1316                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1300                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1316                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2603405                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    190403734                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    193007139                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2603405                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    190403734                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    193007139                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2603405                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    190403734                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    193007139                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257630                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259976                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257630                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259976                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257630                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259976                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162712.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146464.410769                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146661.959726                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162712.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146464.410769                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146661.959726                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162712.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146464.410769                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146661.959726                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1530                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          802544                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17914                       # Sample count of references to valid blocks.
system.l21.avg_refs                         44.799821                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          837.059038                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.966614                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   769.948737                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14764.025611                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051090                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000791                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.046994                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.901125                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5155                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5155                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1946                       # number of Writeback hits
system.l21.Writeback_hits::total                 1946                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5155                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5155                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5155                       # number of overall hits
system.l21.overall_hits::total                   5155                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1517                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1530                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1517                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1530                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1517                       # number of overall misses
system.l21.overall_misses::total                 1530                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2678594                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    271895541                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      274574135                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2678594                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    271895541                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       274574135                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2678594                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    271895541                       # number of overall miss cycles
system.l21.overall_miss_latency::total      274574135                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6672                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6685                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1946                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1946                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6672                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6685                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6672                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6685                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.227368                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.228871                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.227368                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.228871                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.227368                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.228871                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 206045.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 179232.393540                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 179460.218954                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 206045.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 179232.393540                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 179460.218954                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 206045.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 179232.393540                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 179460.218954                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 331                       # number of writebacks
system.l21.writebacks::total                      331                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1517                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1530                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1517                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1530                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1517                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1530                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2529076                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    254403847                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    256932923                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2529076                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    254403847                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    256932923                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2529076                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    254403847                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    256932923                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.227368                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.228871                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.227368                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.228871                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.227368                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.228871                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194544.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167701.942650                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 167930.015033                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 194544.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 167701.942650                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 167930.015033                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 194544.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 167701.942650                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 167930.015033                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           309                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          419118                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16693                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.107410                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1036.865784                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.958810                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   144.332702                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         15188.842704                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.063285                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000852                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.008809                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.927053                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3512                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3512                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1047                       # number of Writeback hits
system.l22.Writeback_hits::total                 1047                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3512                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3512                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3512                       # number of overall hits
system.l22.overall_hits::total                   3512                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          295                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  309                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          295                       # number of demand (read+write) misses
system.l22.demand_misses::total                   309                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          295                       # number of overall misses
system.l22.overall_misses::total                  309                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2146323                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     49951734                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       52098057                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2146323                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     49951734                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        52098057                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2146323                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     49951734                       # number of overall miss cycles
system.l22.overall_miss_latency::total       52098057                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3807                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3821                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1047                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1047                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3807                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3821                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3807                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3821                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.077489                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.080869                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.077489                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.080869                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.077489                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.080869                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169327.911864                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 168602.126214                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169327.911864                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 168602.126214                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169327.911864                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 168602.126214                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 236                       # number of writebacks
system.l22.writebacks::total                      236                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          295                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             309                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          295                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              309                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          295                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             309                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     46579281                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     48566984                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     46579281                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     48566984                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     46579281                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     48566984                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.077489                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.080869                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.077489                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.080869                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.077489                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.080869                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157895.867797                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 157174.705502                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157895.867797                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 157174.705502                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157895.867797                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 157174.705502                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           600                       # number of replacements
system.l23.tagsinuse                     16383.934191                       # Cycle average of tags in use
system.l23.total_refs                          631634                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16984                       # Sample count of references to valid blocks.
system.l23.avg_refs                         37.189943                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2249.238053                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970404                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   306.325895                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13815.399839                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.137283                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.018697                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.843225                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4335                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4335                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2514                       # number of Writeback hits
system.l23.Writeback_hits::total                 2514                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4335                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4335                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4335                       # number of overall hits
system.l23.overall_hits::total                   4335                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          587                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  600                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          587                       # number of demand (read+write) misses
system.l23.demand_misses::total                   600                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          587                       # number of overall misses
system.l23.overall_misses::total                  600                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2038803                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     90451821                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       92490624                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2038803                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     90451821                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        92490624                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2038803                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     90451821                       # number of overall miss cycles
system.l23.overall_miss_latency::total       92490624                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4922                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4935                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2514                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2514                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4922                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4935                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4922                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4935                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.119260                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.121581                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.119260                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.121581                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.119260                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.121581                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       156831                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 154091.688245                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 154151.040000                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       156831                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 154091.688245                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 154151.040000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       156831                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 154091.688245                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 154151.040000                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 431                       # number of writebacks
system.l23.writebacks::total                      431                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          587                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             600                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          587                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              600                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          587                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             600                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1889882                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     83747638                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     85637520                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1889882                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     83747638                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     85637520                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1889882                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     83747638                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     85637520                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.119260                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.121581                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.119260                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.121581                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.119260                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.121581                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 145375.538462                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142670.592845                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 142729.200000                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 145375.538462                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 142670.592845                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 142729.200000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 145375.538462                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 142670.592845                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 142729.200000                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.856162                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700250                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844751.841621                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.856162                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025411                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869962                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668136                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668136                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668136                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4033920                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4033920                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4033920                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4033920                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4033920                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4033920                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668156                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668156                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668156                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668156                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668156                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668156                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       201696                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       201696                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       201696                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       201696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       201696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       201696                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2800985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2800985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2800985                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5046                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936502                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5302                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42236.231988                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.054807                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.945193                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777558                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222442                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068146                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068146                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505086                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505086                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505086                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505086                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15468                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15468                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15468                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15468                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15468                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15468                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1367617309                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1367617309                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1367617309                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1367617309                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1367617309                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1367617309                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520554                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520554                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520554                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520554                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007424                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006137                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006137                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006137                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006137                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 88415.910848                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88415.910848                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 88415.910848                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88415.910848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 88415.910848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88415.910848                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1184                       # number of writebacks
system.cpu0.dcache.writebacks::total             1184                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10422                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10422                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10422                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5046                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5046                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5046                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    232233324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    232233324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    232233324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    232233324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    232233324                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    232233324                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46023.250892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46023.250892                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46023.250892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46023.250892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46023.250892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46023.250892                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966570                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088365233                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194284.743952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966570                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1391819                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1391819                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1391819                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1391819                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1391819                       # number of overall hits
system.cpu1.icache.overall_hits::total        1391819                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3761335                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3761335                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3761335                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3761335                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3761335                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3761335                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1391840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1391840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1391840                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1391840                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1391840                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1391840                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 179111.190476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 179111.190476                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 179111.190476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 179111.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 179111.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 179111.190476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2691594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2691594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2691594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2691594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2691594                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2691594                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207045.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207045.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207045.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207045.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207045.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207045.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6672                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177804473                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6928                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25664.617927                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.163535                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.836465                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867826                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132174                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       963594                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         963594                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636635                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636635                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2054                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2054                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1506                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1506                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1600229                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1600229                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1600229                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1600229                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14565                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14565                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14565                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14565                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14565                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14565                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    956756626                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    956756626                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    956756626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    956756626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    956756626                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    956756626                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       978159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       978159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1614794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1614794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1614794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1614794                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014890                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014890                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009020                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009020                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009020                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009020                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 65688.748781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65688.748781                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65688.748781                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65688.748781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65688.748781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65688.748781                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1946                       # number of writebacks
system.cpu1.dcache.writebacks::total             1946                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7893                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7893                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7893                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7893                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6672                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6672                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    314411734                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    314411734                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    314411734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    314411734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    314411734                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    314411734                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006821                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006821                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004132                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004132                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004132                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004132                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47124.060851                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47124.060851                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 47124.060851                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47124.060851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 47124.060851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47124.060851                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958760                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086120848                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345833.365011                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958760                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1481164                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1481164                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1481164                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1481164                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1481164                       # number of overall hits
system.cpu2.icache.overall_hits::total        1481164                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2716883                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2716883                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2716883                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2716883                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2716883                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2716883                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1481180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1481180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1481180                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1481180                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1481180                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1481180                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169805.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169805.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169805.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2173993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2173993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2173993                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155285.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3807                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166242456                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4063                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40916.184100                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.381491                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.618509                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856959                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143041                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1005177                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1005177                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       677589                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        677589                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1624                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1624                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1624                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1682766                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1682766                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1682766                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1682766                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9903                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9903                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9903                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9903                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    438217819                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    438217819                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    438217819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    438217819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    438217819                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    438217819                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1015080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1015080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       677589                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       677589                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1692669                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1692669                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1692669                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1692669                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009756                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009756                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005851                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005851                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005851                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005851                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44251.016763                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44251.016763                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44251.016763                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44251.016763                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44251.016763                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44251.016763                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1047                       # number of writebacks
system.cpu2.dcache.writebacks::total             1047                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6096                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6096                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6096                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6096                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6096                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6096                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3807                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3807                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3807                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3807                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3807                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     73468079                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     73468079                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     73468079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     73468079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     73468079                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     73468079                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002249                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002249                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002249                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002249                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19298.155766                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19298.155766                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19298.155766                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19298.155766                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19298.155766                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19298.155766                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970360                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086644639                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190815.804435                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970360                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1591444                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1591444                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1591444                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1591444                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1591444                       # number of overall hits
system.cpu3.icache.overall_hits::total        1591444                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3018680                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3018680                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3018680                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3018680                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3018680                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3018680                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1591465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1591465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1591465                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1591465                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1591465                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1591465                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 143746.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 143746.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 143746.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 143746.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 143746.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 143746.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2051803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2051803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2051803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2051803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2051803                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2051803                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       157831                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       157831                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       157831                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       157831                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       157831                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       157831                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4922                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170749498                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5178                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              32975.955581                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.508228                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.491772                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884798                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115202                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       986152                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         986152                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       678918                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        678918                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1673                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1673                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1576                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1576                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1665070                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1665070                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1665070                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1665070                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12400                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12400                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          350                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12750                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12750                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12750                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12750                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    550172303                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    550172303                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     49350164                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     49350164                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    599522467                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    599522467                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    599522467                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    599522467                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       998552                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       998552                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       679268                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       679268                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1677820                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1677820                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1677820                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1677820                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012418                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012418                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000515                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007599                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007599                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007599                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007599                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44368.734113                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44368.734113                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 141000.468571                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 141000.468571                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 47021.369961                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47021.369961                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 47021.369961                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47021.369961                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       594135                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       198045                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2514                       # number of writebacks
system.cpu3.dcache.writebacks::total             2514                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7478                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7478                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          350                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          350                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7828                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7828                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7828                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7828                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4922                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4922                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4922                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4922                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4922                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4922                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    126337295                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    126337295                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    126337295                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    126337295                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    126337295                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    126337295                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25667.877895                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25667.877895                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25667.877895                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25667.877895                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25667.877895                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25667.877895                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
