// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[6..8], a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);

    RAM64(load=a, in=in, address=address[0..5], out=oa);
    RAM64(load=b, in=in, address=address[0..5], out=ob);
    RAM64(load=c, in=in, address=address[0..5], out=oc);
    RAM64(load=d, in=in, address=address[0..5], out=od);
    RAM64(load=e, in=in, address=address[0..5], out=oe);
    RAM64(load=f, in=in, address=address[0..5], out=of);
    RAM64(load=g, in=in, address=address[0..5], out=og);
    RAM64(load=h, in=in, address=address[0..5], out=oh);

    Mux8Way16(a=oa, b=ob, c=oc, d=od, e=oe, f=of, g=og, h=oh, sel=address[6..8], out=out);
}
