<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='429' type='void llvm::RegPressureTracker::recede(const llvm::RegisterOperands &amp; RegOpers, SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; * LiveUses = nullptr)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='425'>/// Recede across the previous instruction.
  /// This &quot;low-level&quot; variant assumes that recedeSkipDebugValues() was
  /// called previously and takes precomputed RegisterOperands for the
  /// instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1469' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='623' u='c' c='_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE'/>
<def f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='765' ll='851' type='void llvm::RegPressureTracker::recede(const llvm::RegisterOperands &amp; RegOpers, SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; * LiveUses = nullptr)'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='893' u='c' c='_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<doc f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='760'>/// Recede across the previous instruction. If LiveUses is provided, record any
/// RegUnits that are made live by the current instruction&apos;s uses. This includes
/// registers that are both defined and used by the instruction.  If a pressure
/// difference pointer is provided record the changes is pressure caused by this
/// instruction independent of liveness.</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='833' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='657' u='c' c='_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE'/>
