[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 1690 products, 139 sources, 9 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/src/main/scala/vexiiriscv/soc/micro/MicroSoc.scala, ${BASE}/src/main/scala/vexiiriscv/execute/Execute.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuPackerPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/soc/litex/SocSim.scala, ${BASE}/src/main/scala/vexiiriscv/schedule/DispatchPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/decode/AlignerPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/LsuL1TlPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/LsuCachelessBus.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/RegFile.scala, ${BASE}/src/main/scala/vexiiriscv/soc/litex/Soc.scala, ${BASE}/src/main/scala/vexiiriscv/execute/cfu/CfuPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/misc/EmbeddedJtagPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/Prefetch.scala, ${BASE}/src/main/scala/vexiiriscv/soc/micro/PeripheralDemo.scala, ${BASE}/src/main/scala/vexiiriscv/regfile/RegFilePlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/BranchPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuClassPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/PcPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuSqrtPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/prediction/BtbPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/prediction/LearnPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/soc/litex/VgaDisplaySim.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuCmpPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuAddPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuMvPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/EnvPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/SrcPlugin.scala, ${BASE}/src/main/scala/spinal/lib/misc/pipeline/NodeLaneApi.scala, ${BASE}/src/main/scala/vexiiriscv/misc/DivRadix.scala, ${BASE}/src/main/scala/vexiiriscv/soc/micro/Misc.scala, ${BASE}/src/main/scala/vexiiriscv/tester/TestBench.scala, ${BASE}/src/main/scala/vexiiriscv/soc/micro/AesFiber.scala, ${BASE}/src/main/scala/vexiiriscv/execute/IntFormatPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/tester/TestbenchServer.scala, ${BASE}/src/main/scala/vexiiriscv/memory/MmuPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/memory/StaticTranslationPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/prediction/GSharePlugin.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/FetchL1Plugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/Misc.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/Rvi.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/Service.scala, ${BASE}/src/main/scala/vexiiriscv/decode/DecoderPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/FetchCachelessBus.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/Agu.scala, ${BASE}/src/main/scala/vexiiriscv/decode/DecodePipelinePlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuUnpackerPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/decode/Decode.scala, ${BASE}/src/main/scala/vexiiriscv/misc/Utils.scala, ${BASE}/src/main/scala/vexiiriscv/test/VexiiRiscvProbe.scala, ${BASE}/src/main/scala/vexiiriscv/execute/CsrService.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/LsuPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/Service.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuAdd.scala, ${BASE}/src/main/scala/spinal/lib/misc/Elf.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuAddSharedPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/schedule/ReschedulePlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/SimdAddPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/LsuL1Bus.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/FetchL1Bridge.scala, ${BASE}/src/main/scala/vexiiriscv/Param.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/FetchPipelinePlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/ExecutePipelinePlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/LsuL1Bridge.scala, ${BASE}/src/main/scala/vexiiriscv/tester/TilelinkTestBench.scala, ${BASE}/src/main/scala/vexiiriscv/execute/RsUnsignedPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/misc/PerformanceCounterPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/regfile/Service.scala, ${BASE}/src/main/scala/vexiiriscv/soc/micro/SocCtrl.scala, ${BASE}/src/main/scala/vexiiriscv/misc/PrivilegedPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/Prefetcher.scala, ${BASE}/src/main/scala/vexiiriscv/misc/Service.scala, ${BASE}/src/main/scala/vexiiriscv/execute/SimdAddRawPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/CsrAccessPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/ExecutionUnitElementSimple.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/Rvfd.scala, ${BASE}/src/main/scala/vexiiriscv/prediction/Service.scala, ${BASE}/src/main/scala/vexiiriscv/memory/PmpPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/Misc.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuMulPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/FetchL1Bus.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/Rvc.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/LsuCachelessBridge.scala, ${BASE}/src/main/scala/vexiiriscv/prediction/HistoryPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/misc/Reporter.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/LsuCachelessPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/VexiiRiscv.scala, ${BASE}/src/main/scala/vexiiriscv/sandbox/Play.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/FetchCachelessBridge.scala, ${BASE}/src/main/scala/vexiiriscv/execute/Bitmanip.scala, ${BASE}/src/main/scala/vexiiriscv/soc/micro/MicroSocGen.scala, ${BASE}/src/main/scala/vexiiriscv/misc/DivRadix2.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/Fetch.scala, ${BASE}/src/main/scala/vexiiriscv/tester/TestArgs.scala, ${BASE}/ext/rvls/bindings/spinal/rvls/spinal/Tracer.scala, ${BASE}/src/main/scala/vexiiriscv/execute/DivPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/WriteBackPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/cfu/CfuBus.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuF2iPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/test/PeripheralEmulator.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/Service.scala, ${BASE}/src/main/scala/vexiiriscv/regfile/RegFileMem.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/RiscvPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/schedule/Service.scala, ${BASE}/src/main/scala/vexiiriscv/Global.scala, ${BASE}/src/main/scala/vexiiriscv/tester/TestFsm.scala, ${BASE}/src/main/scala/vexiiriscv/test/konata/Backend.scala, ${BASE}/src/main/scala/vexiiriscv/misc/PipelineBuilderPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuCsrPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/soc/TilelinkVexiiRiscvFiber.scala, ${BASE}/src/main/scala/vexiiriscv/execute/BarrelShifterPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuSqrt.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/RvZbx.scala, ${BASE}/src/main/scala/vexiiriscv/memory/Pma.scala, ${BASE}/src/main/scala/vexiiriscv/decode/Service.scala, ${BASE}/src/main/scala/vexiiriscv/decode/package.scala, ${BASE}/src/main/scala/vexiiriscv/Generate.scala, ${BASE}/src/main/scala/vexiiriscv/execute/CsrRamPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/MicroOp.scala, ${BASE}/src/main/scala/vexiiriscv/riscv/Const.scala, ${BASE}/src/main/scala/vexiiriscv/execute/IntAluPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuFlagsWritebackPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/misc/TrapPlugin.scala, ${BASE}/src/main/scala/spinal/lib/misc/pipeline/CtrlLaneApi.scala, ${BASE}/src/main/scala/vexiiriscv/compat/MultiportRam.scala, ${BASE}/src/main/scala/vexiiriscv/fetch/FetchCachelessPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/soc/micro/MicroSocParam.scala, ${BASE}/src/main/scala/vexiiriscv/test/WhiteboxerPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/ExecuteLanePlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/Interface.scala, ${BASE}/src/main/scala/vexiiriscv/execute/IterativeShiftPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/soc/micro/MicroSocSim.scala, ${BASE}/src/main/scala/vexiiriscv/execute/MulPlugin.scala, ${BASE}/src/main/scala/spinal/lib/misc/test/MultithreadedFunSuite.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuDivPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/lsu/LsuL1Plugin.scala, ${BASE}/src/main/scala/vexiiriscv/execute/fpu/FpuXxPlugin.scala, ${BASE}/src/main/scala/vexiiriscv/soc/micro/AesBlackBox.scala, ${BASE}/src/main/scala/vexiiriscv/memory/Service.scala, ${BASE}/ext/rvls/bindings/jni/rvls/jni/Frontend.java)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(${BASE}/src/main/scala/vexiiriscv/soc/micro/AesFiber.scala), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes:[0m
[0m[[0m[0mdebug[0m] [0m[0m	removed: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set(${BASE}/src/main/scala/vexiiriscv/soc/micro/AesFiber.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set(vexiiriscv.soc.micro.AesFiber)[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated classes: Set(vexiiriscv.soc.micro.AesFiber)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated sources:Set(${BASE}/src/main/scala/vexiiriscv/soc/micro/AesFiber.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: vexiiriscv.soc.micro.AesFiber[0m
[0m[[0m[0mdebug[0m] [0m[0mcompilation cycle 1[0m
[0m[[0m[0minfo[0m] [0m[0mcompiling 1 Scala source to /home/zakaria/VexiiRiscv/target/scala-2.12/classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.12:1.10.0:compile for Scala 2.12.18[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 3b5baf2e for Scala compiler version 2.12.18[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xplugin:/home/zakaria/VexiiRiscv/ext/SpinalHDL/idslplugin/target/scala-2.12/spinalhdl-idsl-plugin_2.12-dev.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xplugin-require:idsl-plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	-language:reflectiveCalls[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-library/2.12.18/scala-library-2.12.18.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/zakaria/VexiiRiscv/target/scala-2.12/classes:/home/zakaria/VexiiRiscv/ext/SpinalHDL/idslplugin/target/scala-2.12/spinalhdl-idsl-plugin_2.12-dev.jar:/home/zakaria/VexiiRiscv/ext/SpinalHDL/idslpayload/target/scala-2.12/classes:/home/zakaria/VexiiRiscv/ext/SpinalHDL/sim/target/scala-2.12/classes:/home/zakaria/VexiiRiscv/ext/SpinalHDL/core/target/scala-2.12/classes:/home/zakaria/VexiiRiscv/ext/SpinalHDL/lib/target/scala-2.12/classes:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest_2.12/3.2.17/scalatest_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/yaml/snakeyaml/1.8/snakeyaml-1.8.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/net/fornwall/jelf/0.7.0/jelf-0.7.0.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scream3r/jssc/2.8.0/jssc-2.8.0.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalactic/scalactic_2.12/3.2.17/scalactic_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-compiler/2.12.18/scala-compiler-2.12.18.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/commons-io/commons-io/2.11.0/commons-io-2.11.0.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/net/openhft/affinity/3.23.2/affinity-3.23.2.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-simple/2.0.5/slf4j-simple-2.0.5.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/oshi/oshi-core/6.4.0/oshi-core-6.4.0.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-reflect/2.12.18/scala-reflect-2.12.18.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/scopt/scopt_2.12/4.1.0/scopt_2.12-4.1.0.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/com/lihaoyi/sourcecode_2.12/0.3.0/sourcecode_2.12-0.3.0.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-core_2.12/3.2.17/scalatest-core_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-featurespec_2.12/3.2.17/scalatest-featurespec_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-flatspec_2.12/3.2.17/scalatest-flatspec_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-freespec_2.12/3.2.17/scalatest-freespec_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-funsuite_2.12/3.2.17/scalatest-funsuite_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-funspec_2.12/3.2.17/scalatest-funspec_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-propspec_2.12/3.2.17/scalatest-propspec_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-refspec_2.12/3.2.17/scalatest-refspec_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-wordspec_2.12/3.2.17/scalatest-wordspec_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-diagrams_2.12/3.2.17/scalatest-diagrams_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-matchers-core_2.12/3.2.17/scalatest-matchers-core_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-shouldmatchers_2.12/3.2.17/scalatest-shouldmatchers_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-mustmatchers_2.12/3.2.17/scalatest-mustmatchers_2.12-3.2.17.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/modules/scala-xml_2.12/2.1.0/scala-xml_2.12-2.1.0.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-api/2.0.5/slf4j-api-2.0.5.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna/5.12.1/jna-5.12.1.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna-platform/5.12.1/jna-platform-5.12.1.jar:/home/zakaria/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scalatest/scalatest-compatible/3.2.17/scalatest-compatible-3.2.17.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mScala compilation took 2.427388618 s[0m
[0m[[0m[0mdebug[0m] [0m[0mdone compiling[0m
[0m[[0m[0mdebug[0m] [0m[0mNew invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: [0m
[0m[[0m[0mdebug[0m] [0m[0mPreviously invalidated, but (transitively) depend on new invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0mFinal step, transitive dependencies:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: vexiiriscv.soc.micro.AesFiber[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.soc.micro.MicroSoc by vexiiriscv.soc.micro.AesFiber[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.soc.micro.MicroSocGen by vexiiriscv.soc.micro.MicroSoc[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.soc.micro.MicroSocSynt by vexiiriscv.soc.micro.MicroSoc[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.soc.micro.MicroSocSim.MicroSocSim by vexiiriscv.soc.micro.MicroSoc[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.soc.micro.MicroSocSim by vexiiriscv.soc.micro.MicroSoc[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.soc.litex.VgaDisplaySim by vexiiriscv.soc.micro.MicroSocSim[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.soc.litex.SocSim by vexiiriscv.soc.litex.VgaDisplaySim[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.tester.FsmOption by vexiiriscv.soc.litex.SocSim[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.soc.litex.LitexMemoryRegion by vexiiriscv.tester.FsmOption[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.tester.TestOptions by vexiiriscv.tester.FsmOption[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.execute.SimdAddRaw by vexiiriscv.tester.TestOptions[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.execute.SimdAddPlugin by vexiiriscv.tester.TestOptions[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.execute.VexiiSimdAddSim by vexiiriscv.tester.TestOptions[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.tester.TestBenchServerConnection by vexiiriscv.tester.TestOptions[0m
[0m[[0m[0mdebug[0m] [0m[0mIncluding vexiiriscv.tester.TlTbParam by vexiiriscv.soc.micro.MicroSocSim[0m
[0m[[0m[0mdebug[0m] [0m[0mNo classes were invalidated.[0m
