/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.38
Hash     : d1101d3
Date     : Feb 15 2024
Type     : Engineering
Log Time   : Thu Feb 15 11:57:30 2024 GMT
#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: z_out[1].z[27] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[27] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322679 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083834 L4 length:4 (91,3,0)-> (94,3,0))                      0.119     1.164
| (CHANY:2928583 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.225
| (CHANX:2076899 L4 length:4 (91,2,0)-> (88,2,0))                      0.119     1.344
| (CHANY:2923967 L4 length:2 (90,2,0)-> (90,1,0))                      0.119     1.463
| (CHANX:2070322 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.524
| (CHANY:2928369 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.585
| (IPIN:260846 side: (RIGHT,) (91,1,0)0))                              0.101     1.686
| (intra 'io' routing)                                                 0.733     2.419
out:z_out[8].outpad[0] (.output at (91,1))                             0.000     2.419
data arrival time                                                                2.419

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.419
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.419


#Path 2
Startpoint: z_out[1].z[22] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[22] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322668 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928455 L4 length:2 (91,2,0)-> (91,1,0))                      0.119     1.164
| (CHANX:2070416 L4 length:4 (92,1,0)-> (95,1,0))                      0.119     1.283
| (CHANY:2941709 L1 length:1 (94,1,0)-> (94,1,0))                      0.061     1.344
| (CHANX:2063581 L4 length:4 (94,0,0)-> (91,0,0))                      0.119     1.463
| (CHANY:2928368 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.524
| (CHANX:2070323 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.585
| (IPIN:260815 side: (TOP,) (91,1,0)0))                                0.101     1.686
| (intra 'io' routing)                                                 0.733     2.419
out:z_out[3].outpad[0] (.output at (91,1))                             0.000     2.419
data arrival time                                                                2.419

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.419
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.419


#Path 3
Startpoint: z_out[1].z[12] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[12] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322658 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928500 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.106
| (CHANX:2077168 L4 length:4 (92,2,0)-> (95,2,0))                      0.119     1.225
| (CHANX:2077258 L1 length:1 (94,2,0)-> (94,2,0))                      0.061     1.286
| (CHANY:2941865 L1 length:1 (94,2,0)-> (94,2,0))                      0.061     1.347
| (CHANX:2070337 L4 length:4 (94,1,0)-> (91,1,0))                      0.119     1.466
| (CHANX:2070203 L4 length:4 (92,1,0)-> (89,1,0))                      0.119     1.585
| (IPIN:260821 side: (TOP,) (91,1,0)0))                                0.101     1.686
| (intra 'io' routing)                                                 0.733     2.419
out:z_out[31].outpad[0] (.output at (91,1))                            0.000     2.419
data arrival time                                                                2.419

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.419
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.419


#Path 4
Startpoint: z_out[1].z[20] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[20] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322666 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928532 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.164
| (CHANX:2083799 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.225
| (CHANY:2924033 L4 length:3 (90,3,0)-> (90,1,0))                      0.119     1.344
| (CHANX:2063554 L1 length:1 (91,0,0)-> (91,0,0))                      0.061     1.405
| (CHANY:2928486 L4 length:3 (91,1,0)-> (91,3,0))                      0.119     1.524
| (CHANX:2070315 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.585
| (IPIN:260811 side: (TOP,) (91,1,0)0))                                0.101     1.686
| (intra 'io' routing)                                                 0.733     2.419
out:z_out[1].outpad[0] (.output at (91,1))                             0.000     2.419
data arrival time                                                                2.419

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.419
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.419


#Path 5
Startpoint: z_out[1].z[31] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[31] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322683 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083842 L4 length:4 (91,3,0)-> (94,3,0))                      0.119     1.164
| (CHANY:2937329 L4 length:3 (93,3,0)-> (93,1,0))                      0.119     1.283
| (CHANX:2070273 L4 length:4 (93,1,0)-> (90,1,0))                      0.119     1.402
| (CHANX:2070201 L4 length:4 (92,1,0)-> (89,1,0))                      0.119     1.521
| (CHANX:2070305 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.582
| (IPIN:260822 side: (TOP,) (91,1,0)0))                                0.101     1.683
| (intra 'io' routing)                                                 0.733     2.416
out:z_out[12].outpad[0] (.output at (91,1))                            0.000     2.416
data arrival time                                                                2.416

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.416
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.416


#Path 6
Startpoint: z_out[1].z[23] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[23] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322669 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928399 L4 length:2 (91,2,0)-> (91,1,0))                      0.119     1.164
| (CHANX:2070311 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.225
| (CHANY:2923965 L4 length:1 (90,1,0)-> (90,1,0))                      0.119     1.344
| (CHANX:2063550 L1 length:1 (91,0,0)-> (91,0,0))                      0.061     1.405
| (CHANY:2928490 L4 length:1 (91,1,0)-> (91,1,0))                      0.119     1.524
| (IPIN:260835 side: (RIGHT,) (91,1,0)0))                              0.101     1.625
| (intra 'io' routing)                                                 0.733     2.358
out:z_out[4].outpad[0] (.output at (91,1))                             0.000     2.358
data arrival time                                                                2.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.358


#Path 7
Startpoint: z_out[1].z[26] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[26] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322678 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083832 L4 length:4 (91,3,0)-> (94,3,0))                      0.119     1.164
| (CHANY:2933090 L1 length:1 (92,4,0)-> (92,4,0))                      0.061     1.225
| (CHANX:2090629 L1 length:1 (92,4,0)-> (92,4,0))                      0.061     1.286
| (CHANY:2928427 L4 length:4 (91,4,0)-> (91,1,0))                      0.119     1.405
| (CHANX:2070141 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.524
| (IPIN:260824 side: (TOP,) (91,1,0)0))                                0.101     1.625
| (intra 'io' routing)                                                 0.733     2.358
out:z_out[7].outpad[0] (.output at (91,1))                             0.000     2.358
data arrival time                                                                2.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.358


#Path 8
Startpoint: z_out[1].z[30] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[30] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322682 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083649 L4 length:4 (91,3,0)-> (88,3,0))                      0.119     1.164
| (CHANY:2919505 L4 length:3 (89,3,0)-> (89,1,0))                      0.119     1.283
| (CHANX:2063417 L1 length:1 (89,0,0)-> (89,0,0))                      0.061     1.344
| (CHANY:2914998 L1 length:1 (88,1,0)-> (88,1,0))                      0.061     1.405
| (CHANX:2070222 L4 length:4 (89,1,0)-> (92,1,0))                      0.119     1.524
| (IPIN:260814 side: (TOP,) (91,1,0)0))                                0.101     1.625
| (intra 'io' routing)                                                 0.733     2.358
out:z_out[11].outpad[0] (.output at (91,1))                            0.000     2.358
data arrival time                                                                2.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.358


#Path 9
Startpoint: z_out[1].z[21] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[21] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322667 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928550 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.164
| (CHANY:2928618 L4 length:4 (91,3,0)-> (91,6,0))                      0.119     1.283
| (CHANX:2090553 L1 length:1 (91,4,0)-> (91,4,0))                      0.061     1.344
| (CHANY:2924027 L4 length:4 (90,4,0)-> (90,1,0))                      0.119     1.463
| (CHANX:2070304 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.524
| (IPIN:260806 side: (TOP,) (91,1,0)0))                                0.101     1.625
| (intra 'io' routing)                                                 0.733     2.358
out:z_out[2].outpad[0] (.output at (91,1))                             0.000     2.358
data arrival time                                                                2.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.358


#Path 10
Startpoint: z_out[1].z[17] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[17] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322663 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928558 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.164
| (CHANX:2077122 L1 length:1 (92,2,0)-> (92,2,0))                      0.061     1.225
| (CHANY:2932961 L1 length:1 (92,2,0)-> (92,2,0))                      0.061     1.286
| (CHANX:2070217 L4 length:4 (92,1,0)-> (89,1,0))                      0.119     1.405
| (CHANY:2928485 L4 length:1 (91,1,0)-> (91,1,0))                      0.119     1.524
| (IPIN:260840 side: (RIGHT,) (91,1,0)0))                              0.101     1.625
| (intra 'io' routing)                                                 0.733     2.358
out:z_out[36].outpad[0] (.output at (91,1))                            0.000     2.358
data arrival time                                                                2.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.358


#Path 11
Startpoint: z_out[1].z[15] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[15] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322661 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928506 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.106
| (CHANX:2077053 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.167
| (CHANY:2924007 L4 length:2 (90,2,0)-> (90,1,0))                      0.119     1.286
| (CHANX:2063592 L4 length:4 (91,0,0)-> (94,0,0))                      0.119     1.405
| (CHANY:2928400 L4 length:2 (91,1,0)-> (91,2,0))                      0.119     1.524
| (IPIN:260838 side: (RIGHT,) (91,1,0)0))                              0.101     1.625
| (intra 'io' routing)                                                 0.733     2.358
out:z_out[34].outpad[0] (.output at (91,1))                            0.000     2.358
data arrival time                                                                2.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.358


#Path 12
Startpoint: z_out[1].z[14] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[14] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322660 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928504 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.106
| (CHANX:2077164 L4 length:4 (92,2,0)-> (95,2,0))                      0.119     1.225
| (CHANY:2941857 L1 length:1 (94,2,0)-> (94,2,0))                      0.061     1.286
| (CHANX:2070345 L4 length:4 (94,1,0)-> (91,1,0))                      0.119     1.405
| (CHANX:2070227 L4 length:4 (92,1,0)-> (89,1,0))                      0.119     1.524
| (IPIN:260797 side: (TOP,) (91,1,0)0))                                0.101     1.625
| (intra 'io' routing)                                                 0.733     2.358
out:z_out[33].outpad[0] (.output at (91,1))                            0.000     2.358
data arrival time                                                                2.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.358


#Path 13
Startpoint: z_out[1].z[24] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[24] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322676 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083653 L4 length:4 (91,3,0)-> (88,3,0))                      0.119     1.164
| (CHANY:2915113 L4 length:3 (88,3,0)-> (88,1,0))                      0.119     1.283
| (CHANX:2063361 L1 length:1 (88,0,0)-> (88,0,0))                      0.061     1.344
| (CHANY:2910558 L1 length:1 (87,1,0)-> (87,1,0))                      0.061     1.405
| (CHANX:2070150 L4 length:4 (88,1,0)-> (91,1,0))                      0.119     1.524
| (IPIN:260831 side: (TOP,) (91,1,0)0))                                0.101     1.625
| (intra 'io' routing)                                                 0.733     2.358
out:z_out[5].outpad[0] (.output at (91,1))                             0.000     2.358
data arrival time                                                                2.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.358


#Path 14
Startpoint: z_out[1].z[33] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[33] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322685 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083846 L4 length:4 (91,3,0)-> (94,3,0))                      0.119     1.164
| (CHANY:2941785 L4 length:3 (94,3,0)-> (94,1,0))                      0.119     1.283
| (CHANX:2070343 L4 length:4 (94,1,0)-> (91,1,0))                      0.119     1.402
| (CHANX:2070159 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.521
| (IPIN:260828 side: (TOP,) (91,1,0)0))                                0.101     1.622
| (intra 'io' routing)                                                 0.733     2.355
out:z_out[14].outpad[0] (.output at (91,1))                            0.000     2.355
data arrival time                                                                2.355

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.355
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.355


#Path 15
Startpoint: z_out[1].z[0] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[0] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322646 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077092 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANY:2941775 L4 length:2 (94,2,0)-> (94,1,0))                      0.119     1.283
| (CHANX:2070335 L4 length:4 (94,1,0)-> (91,1,0))                      0.119     1.402
| (CHANY:2928381 L4 length:1 (91,1,0)-> (91,1,0))                      0.119     1.521
| (IPIN:260836 side: (RIGHT,) (91,1,0)0))                              0.101     1.622
| (intra 'io' routing)                                                 0.733     2.355
out:z_out[19].outpad[0] (.output at (91,1))                            0.000     2.355
data arrival time                                                                2.355

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.355
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.355


#Path 16
Startpoint: z_out[1].z[35] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[35] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322687 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083643 L4 length:4 (91,3,0)-> (88,3,0))                      0.119     1.164
| (CHANY:2924135 L1 length:1 (90,3,0)-> (90,3,0))                      0.061     1.225
| (CHANX:2077064 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.286
| (CHANY:2928519 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.347
| (CHANX:2070147 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.466
| (IPIN:260820 side: (TOP,) (91,1,0)0))                                0.101     1.567
| (intra 'io' routing)                                                 0.733     2.300
out:z_out[16].outpad[0] (.output at (91,1))                            0.000     2.300
data arrival time                                                                2.300

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.300
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.300


#Path 17
Startpoint: z_out[1].z[25] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[25] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322677 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083830 L4 length:4 (91,3,0)-> (94,3,0))                      0.119     1.164
| (CHANY:2928571 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.225
| (CHANX:2076911 L4 length:4 (91,2,0)-> (88,2,0))                      0.119     1.344
| (CHANY:2924067 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.405
| (CHANX:2070308 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.466
| (IPIN:260808 side: (TOP,) (91,1,0)0))                                0.101     1.567
| (intra 'io' routing)                                                 0.733     2.300
out:z_out[6].outpad[0] (.output at (91,1))                             0.000     2.300
data arrival time                                                                2.300

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.300
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.300


#Path 18
Startpoint: z_out[1].z[29] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[29] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322681 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083806 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.106
| (CHANY:2928682 L4 length:4 (91,4,0)-> (91,7,0))                      0.119     1.225
| (CHANX:2090551 L1 length:1 (91,4,0)-> (91,4,0))                      0.061     1.286
| (CHANY:2924035 L4 length:4 (90,4,0)-> (90,1,0))                      0.119     1.405
| (CHANX:2070310 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.466
| (IPIN:260793 side: (TOP,) (91,1,0)0))                                0.101     1.567
| (intra 'io' routing)                                                 0.733     2.300
out:z_out[10].outpad[0] (.output at (91,1))                            0.000     2.300
data arrival time                                                                2.300

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.300
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.300


#Path 19
Startpoint: z_out[1].z[18] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[18] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322664 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928560 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.164
| (CHANX:2077065 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.225
| (CHANY:2923959 L4 length:2 (90,2,0)-> (90,1,0))                      0.119     1.344
| (CHANX:2070316 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.405
| (CHANY:2928363 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.466
| (IPIN:260843 side: (RIGHT,) (91,1,0)0))                              0.101     1.567
| (intra 'io' routing)                                                 0.733     2.300
out:z_out[37].outpad[0] (.output at (91,1))                            0.000     2.300
data arrival time                                                                2.300

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.300
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.300


#Path 20
Startpoint: z_out[1].z[36] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[36] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322688 side: (RIGHT,) (91,3,0)0))                              0.000     1.045
| (CHANY:2928377 L4 length:3 (91,3,0)-> (91,1,0))                      0.119     1.164
| (CHANX:2070358 L1 length:1 (92,1,0)-> (92,1,0))                      0.061     1.225
| (CHANY:2932789 L1 length:1 (92,1,0)-> (92,1,0))                      0.061     1.286
| (CHANX:2063605 L1 length:1 (92,0,0)-> (92,0,0))                      0.061     1.347
| (CHANY:2928498 L4 length:1 (91,1,0)-> (91,1,0))                      0.119     1.466
| (IPIN:260855 side: (RIGHT,) (91,1,0)0))                              0.101     1.567
| (intra 'io' routing)                                                 0.733     2.300
out:z_out[17].outpad[0] (.output at (91,1))                            0.000     2.300
data arrival time                                                                2.300

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.300
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.300


#Path 21
Startpoint: z_out[1].z[5] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[5] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322651 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077102 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANY:2937415 L1 length:1 (93,2,0)-> (93,2,0))                      0.061     1.225
| (CHANX:2070275 L4 length:4 (93,1,0)-> (90,1,0))                      0.119     1.344
| (CHANX:2070207 L4 length:4 (92,1,0)-> (89,1,0))                      0.119     1.463
| (IPIN:260805 side: (TOP,) (91,1,0)0))                                0.101     1.564
| (intra 'io' routing)                                                 0.733     2.297
out:z_out[24].outpad[0] (.output at (91,1))                            0.000     2.297
data arrival time                                                                2.297

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.297
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.297


#Path 22
Startpoint: z_out[1].z[8] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[8] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322654 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2076901 L4 length:4 (91,2,0)-> (88,2,0))                      0.119     1.164
| (CHANY:2915111 L4 length:2 (88,2,0)-> (88,1,0))                      0.119     1.283
| (CHANX:2070224 L4 length:4 (89,1,0)-> (92,1,0))                      0.119     1.402
| (CHANY:2928365 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.463
| (IPIN:260844 side: (RIGHT,) (91,1,0)0))                              0.101     1.564
| (intra 'io' routing)                                                 0.733     2.297
out:z_out[27].outpad[0] (.output at (91,1))                            0.000     2.297
data arrival time                                                                2.297

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.297
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.297


#Path 23
Startpoint: z_out[1].z[6] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[6] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322652 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077088 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANX:2077144 L4 length:4 (92,2,0)-> (95,2,0))                      0.119     1.283
| (CHANY:2937411 L1 length:1 (93,2,0)-> (93,2,0))                      0.061     1.344
| (CHANX:2070279 L4 length:4 (93,1,0)-> (90,1,0))                      0.119     1.463
| (IPIN:260798 side: (TOP,) (91,1,0)0))                                0.101     1.564
| (intra 'io' routing)                                                 0.733     2.297
out:z_out[25].outpad[0] (.output at (91,1))                            0.000     2.297
data arrival time                                                                2.297

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.297
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.297


#Path 24
Startpoint: z_out[1].z[28] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[28] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322680 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083836 L4 length:4 (91,3,0)-> (94,3,0))                      0.119     1.164
| (CHANY:2941745 L4 length:3 (94,3,0)-> (94,1,0))                      0.119     1.283
| (CHANY:2941863 L1 length:1 (94,2,0)-> (94,2,0))                      0.061     1.344
| (CHANX:2070339 L4 length:4 (94,1,0)-> (91,1,0))                      0.119     1.463
| (IPIN:260823 side: (TOP,) (91,1,0)0))                                0.101     1.564
| (intra 'io' routing)                                                 0.733     2.297
out:z_out[9].outpad[0] (.output at (91,1))                             0.000     2.297
data arrival time                                                                2.297

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.297
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.297


#Path 25
Startpoint: z_out[1].z[4] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[4] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322650 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077084 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANY:2937425 L1 length:1 (93,2,0)-> (93,2,0))                      0.061     1.225
| (CHANX:2070265 L4 length:4 (93,1,0)-> (90,1,0))                      0.119     1.344
| (CHANY:2928355 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.405
| (IPIN:260839 side: (RIGHT,) (91,1,0)0))                              0.101     1.506
| (intra 'io' routing)                                                 0.733     2.239
out:z_out[23].outpad[0] (.output at (91,1))                            0.000     2.239
data arrival time                                                                2.239

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.239
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.239


#Path 26
Startpoint: z_out[1].z[37] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[37] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322689 side: (RIGHT,) (91,3,0)0))                              0.000     1.045
| (CHANY:2928567 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.106
| (CHANX:2076915 L4 length:4 (91,2,0)-> (88,2,0))                      0.119     1.225
| (CHANY:2915187 L1 length:1 (88,2,0)-> (88,2,0))                      0.061     1.286
| (CHANX:2070196 L4 length:4 (89,1,0)-> (92,1,0))                      0.119     1.405
| (IPIN:260810 side: (TOP,) (91,1,0)0))                                0.101     1.506
| (intra 'io' routing)                                                 0.733     2.239
out:z_out[18].outpad[0] (.output at (91,1))                            0.000     2.239
data arrival time                                                                2.239

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.239
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.239


#Path 27
Startpoint: z_out[1].z[19] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[19] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322665 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928514 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.106
| (CHANX:2077061 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.167
| (CHANY:2923975 L4 length:2 (90,2,0)-> (90,1,0))                      0.119     1.286
| (CHANX:2070328 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.405
| (IPIN:260800 side: (TOP,) (91,1,0)0))                                0.101     1.506
| (intra 'io' routing)                                                 0.733     2.239
out:z_out[0].outpad[0] (.output at (91,1))                             0.000     2.239
data arrival time                                                                2.239

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.239
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.239


#Path 28
Startpoint: z_out[1].z[7] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[7] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322653 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077090 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANY:2928415 L4 length:2 (91,2,0)-> (91,1,0))                      0.119     1.283
| (CHANY:2928371 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.344
| (IPIN:260847 side: (RIGHT,) (91,1,0)0))                              0.101     1.445
| (intra 'io' routing)                                                 0.733     2.178
out:z_out[26].outpad[0] (.output at (91,1))                            0.000     2.178
data arrival time                                                                2.178

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.178
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.178


#Path 29
Startpoint: z_out[1].z[11] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[11] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322657 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077098 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANY:2932953 L1 length:1 (92,2,0)-> (92,2,0))                      0.061     1.225
| (CHANX:2070225 L4 length:4 (92,1,0)-> (89,1,0))                      0.119     1.344
| (IPIN:260817 side: (TOP,) (91,1,0)0))                                0.101     1.445
| (intra 'io' routing)                                                 0.733     2.178
out:z_out[30].outpad[0] (.output at (91,1))                            0.000     2.178
data arrival time                                                                2.178

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.178
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.178


#Path 30
Startpoint: z_out[1].z[10] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[10] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322656 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077096 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANY:2928487 L4 length:2 (91,2,0)-> (91,1,0))                      0.119     1.283
| (CHANX:2070313 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.344
| (IPIN:260826 side: (TOP,) (91,1,0)0))                                0.101     1.445
| (intra 'io' routing)                                                 0.733     2.178
out:z_out[29].outpad[0] (.output at (91,1))                            0.000     2.178
data arrival time                                                                2.178

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.178
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.178


#Path 31
Startpoint: z_out[1].z[2] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[2] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322648 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077080 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANY:2932963 L1 length:1 (92,2,0)-> (92,2,0))                      0.061     1.225
| (CHANX:2070215 L4 length:4 (92,1,0)-> (89,1,0))                      0.119     1.344
| (IPIN:260789 side: (TOP,) (91,1,0)0))                                0.101     1.445
| (intra 'io' routing)                                                 0.733     2.178
out:z_out[21].outpad[0] (.output at (91,1))                            0.000     2.178
data arrival time                                                                2.178

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.178
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.178


#Path 32
Startpoint: z_out[1].z[1] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[1] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322647 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077047 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.106
| (CHANY:2924031 L4 length:2 (90,2,0)-> (90,1,0))                      0.119     1.225
| (CHANX:2070306 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.286
| (IPIN:260791 side: (TOP,) (91,1,0)0))                                0.101     1.387
| (intra 'io' routing)                                                 0.733     2.120
out:z_out[20].outpad[0] (.output at (91,1))                            0.000     2.120
data arrival time                                                                2.120

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.120
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.120


#Path 33
Startpoint: z_out[1].z[3] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[3] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322649 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2076907 L4 length:4 (91,2,0)-> (88,2,0))                      0.119     1.164
| (CHANY:2924055 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.225
| (CHANX:2070296 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     1.286
| (IPIN:260802 side: (TOP,) (91,1,0)0))                                0.101     1.387
| (intra 'io' routing)                                                 0.733     2.120
out:z_out[22].outpad[0] (.output at (91,1))                            0.000     2.120
data arrival time                                                                2.120

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.120
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.120


#Path 34
Startpoint: z_out[1].z[32] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[32] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322684 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083844 L4 length:4 (91,3,0)-> (94,3,0))                      0.119     1.164
| (CHANY:2928441 L4 length:3 (91,3,0)-> (91,1,0))                      0.119     1.283
| (IPIN:260842 side: (RIGHT,) (91,1,0)0))                              0.101     1.384
| (intra 'io' routing)                                                 0.733     2.117
out:z_out[13].outpad[0] (.output at (91,1))                            0.000     2.117
data arrival time                                                                2.117

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.117
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.117


#Path 35
Startpoint: z_out[1].z[34] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[34] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322686 side: (TOP,) (91,3,0)0))                                0.000     1.045
| (CHANX:2083848 L4 length:4 (91,3,0)-> (94,3,0))                      0.119     1.164
| (CHANY:2928489 L4 length:3 (91,3,0)-> (91,1,0))                      0.119     1.283
| (IPIN:260834 side: (RIGHT,) (91,1,0)0))                              0.101     1.384
| (intra 'io' routing)                                                 0.733     2.117
out:z_out[15].outpad[0] (.output at (91,1))                            0.000     2.117
data arrival time                                                                2.117

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.117
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.117


#Path 36
Startpoint: z_out[1].z[9] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[9] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]       0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322655 side: (TOP,) (91,2,0)0))                                0.000     1.045
| (CHANX:2077094 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.164
| (CHANY:2928463 L4 length:2 (91,2,0)-> (91,1,0))                      0.119     1.283
| (IPIN:260853 side: (RIGHT,) (91,1,0)0))                              0.101     1.384
| (intra 'io' routing)                                                 0.733     2.117
out:z_out[28].outpad[0] (.output at (91,1))                            0.000     2.117
data arrival time                                                                2.117

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -2.117
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -2.117


#Path 37
Startpoint: z_out[1].z[16] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[16] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322662 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928407 L4 length:2 (91,2,0)-> (91,1,0))                      0.119     1.164
| (IPIN:260849 side: (RIGHT,) (91,1,0)0))                              0.101     1.265
| (intra 'io' routing)                                                 0.733     1.998
out:z_out[35].outpad[0] (.output at (91,1))                            0.000     1.998
data arrival time                                                                1.998

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -1.998
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -1.998


#Path 38
Startpoint: z_out[1].z[13] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output at (91,1) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
| (primitive 'RS_DSP_MULTADD_REGIN' Tcq_max)                           0.151     1.045
z_out[1].z[13] (RS_DSP_MULTADD_REGIN at (91,2)) [clock-to-output]      0.000     1.045
| (intra 'dsp' routing)                                                0.000     1.045
| (OPIN:322659 side: (RIGHT,) (91,2,0)0))                              0.000     1.045
| (CHANY:2928383 L4 length:2 (91,2,0)-> (91,1,0))                      0.119     1.164
| (IPIN:260837 side: (RIGHT,) (91,1,0)0))                              0.101     1.265
| (intra 'io' routing)                                                 0.733     1.998
out:z_out[32].outpad[0] (.output at (91,1))                            0.000     1.998
data arrival time                                                                1.998

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -1.998
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -1.998


#Path 39
Startpoint: b[3].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[12] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[3].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260676 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070301 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2924058 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.016
| (CHANX:2076989 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.077
| (CHANY:2919674 L1 length:1 (89,3,0)-> (89,3,0))                      0.061     1.138
| (CHANX:2083677 L1 length:1 (89,3,0)-> (89,3,0))                      0.061     1.199
| (CHANY:2915290 L1 length:1 (88,4,0)-> (88,4,0))                      0.061     1.260
| (CHANX:2090474 L4 length:4 (89,4,0)-> (92,4,0))                      0.119     1.379
| (IPIN:322868 side: (TOP,) (91,4,0)0))                                0.101     1.480
| (intra 'dsp' routing)                                                0.000     1.480
z_out[1].b[12] (RS_DSP_MULTADD_REGIN at (91,2))                       -0.000     1.480
data arrival time                                                                1.480

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.480
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.655


#Path 40
Startpoint: b[0].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[9] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[0].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260695 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070307 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2924064 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.016
| (CHANX:2076995 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.077
| (CHANY:2919680 L1 length:1 (89,3,0)-> (89,3,0))                      0.061     1.138
| (CHANX:2083683 L1 length:1 (89,3,0)-> (89,3,0))                      0.061     1.199
| (CHANY:2915296 L1 length:1 (88,4,0)-> (88,4,0))                      0.061     1.260
| (CHANX:2090468 L4 length:4 (89,4,0)-> (92,4,0))                      0.119     1.379
| (IPIN:322872 side: (TOP,) (91,4,0)0))                                0.101     1.480
| (intra 'dsp' routing)                                                0.000     1.480
z_out[1].b[9] (RS_DSP_MULTADD_REGIN at (91,2))                        -0.000     1.480
data arrival time                                                                1.480

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.480
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.655


#Path 41
Startpoint: a[9].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[19] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[9].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260707 side: (RIGHT,) (91,1,0)0))                              0.000     0.894
| (CHANY:2928466 L4 length:1 (91,1,0)-> (91,1,0))                      0.119     1.013
| (CHANX:2070362 L1 length:1 (92,1,0)-> (92,1,0))                      0.061     1.074
| (CHANY:2933006 L4 length:4 (92,2,0)-> (92,5,0))                      0.119     1.193
| (CHANX:2083877 L1 length:1 (92,3,0)-> (92,3,0))                      0.061     1.254
| (CHANY:2928425 L4 length:3 (91,3,0)-> (91,1,0))                      0.119     1.373
| (IPIN:322827 side: (RIGHT,) (91,3,0)0))                              0.101     1.474
| (intra 'dsp' routing)                                                0.000     1.474
z_out[1].a[19] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.474
data arrival time                                                                1.474

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.474
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.654


#Path 42
Startpoint: a[4].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[14] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[4].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260694 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070145 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.013
| (CHANY:2919501 L4 length:1 (89,1,0)-> (89,1,0))                      0.119     1.132
| (CHANX:2063534 L4 length:4 (90,0,0)-> (93,0,0))                      0.119     1.251
| (CHANY:2928420 L4 length:4 (91,1,0)-> (91,4,0))                      0.119     1.370
| (IPIN:322884 side: (RIGHT,) (91,4,0)0))                              0.101     1.471
| (intra 'dsp' routing)                                                0.000     1.471
z_out[1].a[14] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.471
data arrival time                                                                1.471

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.471
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.651


#Path 43
Startpoint: a[0].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[10] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[0].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260640 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070149 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.013
| (CHANY:2919549 L4 length:1 (89,1,0)-> (89,1,0))                      0.119     1.132
| (CHANX:2063518 L4 length:4 (90,0,0)-> (93,0,0))                      0.119     1.251
| (CHANY:2928372 L4 length:4 (91,1,0)-> (91,4,0))                      0.119     1.370
| (IPIN:322900 side: (RIGHT,) (91,4,0)0))                              0.101     1.471
| (intra 'dsp' routing)                                                0.000     1.471
z_out[1].a[10] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.471
data arrival time                                                                1.471

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.471
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.651


#Path 44
Startpoint: b[1].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[10] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[1].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260644 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070332 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.013
| (CHANX:2070380 L1 length:1 (92,1,0)-> (92,1,0))                      0.061     1.074
| (CHANY:2932988 L4 length:4 (92,2,0)-> (92,5,0))                      0.119     1.193
| (CHANX:2090641 L1 length:1 (92,4,0)-> (92,4,0))                      0.061     1.254
| (CHANY:2928379 L4 length:4 (91,4,0)-> (91,1,0))                      0.119     1.373
| (IPIN:322897 side: (RIGHT,) (91,4,0)0))                              0.101     1.474
| (intra 'dsp' routing)                                                0.000     1.474
z_out[1].b[10] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.474
data arrival time                                                                1.474

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.474
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.649


#Path 45
Startpoint: a[7].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[17] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[7].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260703 side: (RIGHT,) (91,1,0)0))                              0.000     0.894
| (CHANY:2928442 L4 length:1 (91,1,0)-> (91,1,0))                      0.119     1.013
| (CHANX:2070368 L1 length:1 (92,1,0)-> (92,1,0))                      0.061     1.074
| (CHANY:2933000 L4 length:4 (92,2,0)-> (92,5,0))                      0.119     1.193
| (CHANX:2083731 L4 length:4 (92,3,0)-> (89,3,0))                      0.119     1.312
| (IPIN:322805 side: (TOP,) (91,3,0)0))                                0.101     1.413
| (intra 'dsp' routing)                                                0.000     1.413
z_out[1].a[17] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.413
data arrival time                                                                1.413

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.413
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.593


#Path 46
Startpoint: b[2].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[11] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[2].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260674 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070137 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.013
| (CHANY:2919459 L1 length:1 (89,1,0)-> (89,1,0))                      0.061     1.074
| (CHANX:2063492 L1 length:1 (90,0,0)-> (90,0,0))                      0.061     1.135
| (CHANY:2924036 L4 length:4 (90,1,0)-> (90,4,0))                      0.119     1.254
| (CHANX:2090548 L1 length:1 (91,4,0)-> (91,4,0))                      0.061     1.315
| (IPIN:322870 side: (TOP,) (91,4,0)0))                                0.101     1.416
| (intra 'dsp' routing)                                                0.000     1.416
z_out[1].b[11] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.416
data arrival time                                                                1.416

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.416
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.591


#Path 47
Startpoint: b[15].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[6] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[15].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260671 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070163 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.013
| (CHANY:2919473 L1 length:1 (89,1,0)-> (89,1,0))                      0.061     1.074
| (CHANX:2063506 L1 length:1 (90,0,0)-> (90,0,0))                      0.061     1.135
| (CHANY:2924022 L4 length:3 (90,1,0)-> (90,3,0))                      0.119     1.254
| (CHANX:2083800 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.315
| (IPIN:322802 side: (TOP,) (91,3,0)0))                                0.101     1.416
| (intra 'dsp' routing)                                                0.000     1.416
z_out[1].b[6] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.416
data arrival time                                                                1.416

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.416
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.591


#Path 48
Startpoint: b[6].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[15] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[6].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260711 side: (RIGHT,) (91,1,0)0))                              0.000     0.894
| (CHANY:2928426 L4 length:1 (91,1,0)-> (91,1,0))                      0.119     1.013
| (CHANX:2070372 L1 length:1 (92,1,0)-> (92,1,0))                      0.061     1.074
| (CHANY:2932996 L4 length:4 (92,2,0)-> (92,5,0))                      0.119     1.193
| (CHANX:2090473 L4 length:4 (92,4,0)-> (89,4,0))                      0.119     1.312
| (IPIN:322855 side: (TOP,) (91,4,0)0))                                0.101     1.413
| (intra 'dsp' routing)                                                0.000     1.413
z_out[1].b[15] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.413
data arrival time                                                                1.413

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.413
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.588


#Path 49
Startpoint: b[9].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[0] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[9].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260677 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070334 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.013
| (CHANY:2932980 L4 length:4 (92,2,0)-> (92,5,0))                      0.119     1.132
| (CHANX:2083863 L1 length:1 (92,3,0)-> (92,3,0))                      0.061     1.193
| (CHANY:2928481 L4 length:3 (91,3,0)-> (91,1,0))                      0.119     1.312
| (IPIN:322756 side: (RIGHT,) (91,2,0)0))                              0.101     1.413
| (intra 'dsp' routing)                                                0.000     1.413
z_out[1].b[0] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.413
data arrival time                                                                1.413

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.413
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.588


#Path 50
Startpoint: a[16].inpad[0] (.input at (90,1) clocked by clk)
Endpoint  : z_out[1].a[6] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[16].inpad[0] (.input at (90,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:257777 side: (TOP,) (90,1,0)0))                                0.000     0.894
| (CHANX:2070231 L1 length:1 (90,1,0)-> (90,1,0))                      0.061     0.955
| (CHANY:2919604 L1 length:1 (89,2,0)-> (89,2,0))                      0.061     1.016
| (CHANX:2076919 L1 length:1 (89,2,0)-> (89,2,0))                      0.061     1.077
| (CHANY:2915220 L1 length:1 (88,3,0)-> (88,3,0))                      0.061     1.138
| (CHANX:2083728 L4 length:4 (89,3,0)-> (92,3,0))                      0.119     1.257
| (IPIN:322810 side: (TOP,) (91,3,0)0))                                0.101     1.358
| (intra 'dsp' routing)                                                0.000     1.358
z_out[1].a[6] (RS_DSP_MULTADD_REGIN at (91,2))                        -0.000     1.358
data arrival time                                                                1.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.538


#Path 51
Startpoint: a[11].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[1] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[11].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260696 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070133 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.013
| (CHANY:2915160 L1 length:1 (88,2,0)-> (88,2,0))                      0.061     1.074
| (CHANX:2076972 L4 length:4 (89,2,0)-> (92,2,0))                      0.119     1.193
| (CHANY:2928513 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.254
| (IPIN:322757 side: (RIGHT,) (91,2,0)0))                              0.101     1.355
| (intra 'dsp' routing)                                                0.000     1.355
z_out[1].a[1] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.355
data arrival time                                                                1.355

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.355
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.535


#Path 52
Startpoint: b[13].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[4] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[13].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260653 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070319 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2924076 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.016
| (CHANX:2077007 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.077
| (CHANY:2919692 L1 length:1 (89,3,0)-> (89,3,0))                      0.061     1.138
| (CHANX:2083768 L4 length:4 (90,3,0)-> (93,3,0))                      0.119     1.257
| (IPIN:322809 side: (TOP,) (91,3,0)0))                                0.101     1.358
| (intra 'dsp' routing)                                                0.000     1.358
z_out[1].b[4] (RS_DSP_MULTADD_REGIN at (91,2))                        -0.000     1.358
data arrival time                                                                1.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.533


#Path 53
Startpoint: b[8].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[17] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[8].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260641 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070295 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2924052 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.016
| (CHANX:2076983 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.077
| (CHANY:2919668 L1 length:1 (89,3,0)-> (89,3,0))                      0.061     1.138
| (CHANX:2083792 L4 length:4 (90,3,0)-> (93,3,0))                      0.119     1.257
| (IPIN:322801 side: (TOP,) (91,3,0)0))                                0.101     1.358
| (intra 'dsp' routing)                                                0.000     1.358
z_out[1].b[17] (RS_DSP_MULTADD_REGIN at (91,2))                       -0.000     1.358
data arrival time                                                                1.358

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.358
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.533


#Path 54
Startpoint: a[5].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[1].a[15] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[5].inpad[0] (.input at (92,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:263535 side: (TOP,) (92,1,0)0))                                0.000     0.894
| (CHANX:2070211 L4 length:4 (92,1,0)-> (89,1,0))                      0.119     1.013
| (CHANY:2915200 L4 length:4 (88,2,0)-> (88,5,0))                      0.119     1.132
| (CHANX:2090460 L4 length:4 (89,4,0)-> (92,4,0))                      0.119     1.251
| (IPIN:322856 side: (TOP,) (91,4,0)0))                                0.101     1.352
| (intra 'dsp' routing)                                                0.000     1.352
z_out[1].a[15] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.352
data arrival time                                                                1.352

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.352
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.532


#Path 55
Startpoint: a[2].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[12] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[2].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260663 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070338 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.013
| (CHANY:2932992 L4 length:4 (92,2,0)-> (92,5,0))                      0.119     1.132
| (CHANX:2090461 L4 length:4 (92,4,0)-> (89,4,0))                      0.119     1.251
| (IPIN:322871 side: (TOP,) (91,4,0)0))                                0.101     1.352
| (intra 'dsp' routing)                                                0.000     1.352
z_out[1].a[12] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.352
data arrival time                                                                1.352

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.352
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.532


#Path 56
Startpoint: a[6].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[16] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[6].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260656 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070293 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2924114 L4 length:4 (90,2,0)-> (90,5,0))                      0.119     1.074
| (CHANX:2083824 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.135
| (CHANY:2928591 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.196
| (IPIN:322840 side: (RIGHT,) (91,3,0)0))                              0.101     1.297
| (intra 'dsp' routing)                                                0.000     1.297
z_out[1].a[16] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.297
data arrival time                                                                1.297

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.297
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.477


#Path 57
Startpoint: a[1].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[11] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[1].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260650 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070153 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.013
| (CHANY:2924112 L4 length:4 (90,2,0)-> (90,5,0))                      0.119     1.132
| (CHANX:2090572 L1 length:1 (91,4,0)-> (91,4,0))                      0.061     1.193
| (IPIN:322866 side: (TOP,) (91,4,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                0.000     1.294
z_out[1].a[11] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.294
data arrival time                                                                1.294

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.294
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.474


#Path 58
Startpoint: a[18].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[8] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[18].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260657 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070151 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.013
| (CHANY:2924106 L4 length:4 (90,2,0)-> (90,5,0))                      0.119     1.132
| (CHANX:2090554 L1 length:1 (91,4,0)-> (91,4,0))                      0.061     1.193
| (IPIN:322857 side: (TOP,) (91,4,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                0.000     1.294
z_out[1].a[8] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.294
data arrival time                                                                1.294

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.294
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.474


#Path 59
Startpoint: a[8].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[1].a[18] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[8].inpad[0] (.input at (92,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:263585 side: (RIGHT,) (92,1,0)0))                              0.000     0.894
| (CHANY:2932799 L1 length:1 (92,1,0)-> (92,1,0))                      0.061     0.955
| (CHANX:2063467 L4 length:4 (92,0,0)-> (89,0,0))                      0.119     1.074
| (CHANY:2928406 L4 length:3 (91,1,0)-> (91,3,0))                      0.119     1.193
| (IPIN:322830 side: (RIGHT,) (91,3,0)0))                              0.101     1.294
| (intra 'dsp' routing)                                                0.000     1.294
z_out[1].a[18] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.294
data arrival time                                                                1.294

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.294
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.474


#Path 60
Startpoint: a[19].inpad[0] (.input at (92,1) clocked by clk)
Endpoint  : z_out[1].a[9] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[19].inpad[0] (.input at (92,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:263559 side: (TOP,) (92,1,0)0))                                0.000     0.894
| (CHANX:2070370 L1 length:1 (92,1,0)-> (92,1,0))                      0.061     0.955
| (CHANY:2932998 L4 length:4 (92,2,0)-> (92,5,0))                      0.119     1.074
| (CHANX:2090479 L4 length:4 (92,4,0)-> (89,4,0))                      0.119     1.193
| (IPIN:322867 side: (TOP,) (91,4,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                0.000     1.294
z_out[1].a[9] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.294
data arrival time                                                                1.294

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.294
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.474


#Path 61
Startpoint: b[14].inpad[0] (.input at (90,1) clocked by clk)
Endpoint  : z_out[1].b[5] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[14].inpad[0] (.input at (90,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:257784 side: (TOP,) (90,1,0)0))                                0.000     0.894
| (CHANX:2070244 L1 length:1 (90,1,0)-> (90,1,0))                      0.061     0.955
| (CHANY:2923907 L1 length:1 (90,1,0)-> (90,1,0))                      0.061     1.016
| (CHANX:2063556 L1 length:1 (91,0,0)-> (91,0,0))                      0.061     1.077
| (CHANY:2928484 L4 length:4 (91,1,0)-> (91,4,0))                      0.119     1.196
| (IPIN:322829 side: (RIGHT,) (91,3,0)0))                              0.101     1.297
| (intra 'dsp' routing)                                                0.000     1.297
z_out[1].b[5] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.297
data arrival time                                                                1.297

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.297
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.472


#Path 62
Startpoint: b[5].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[14] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[5].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260673 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070342 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.013
| (CHANY:2928554 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.132
| (CHANX:2090555 L1 length:1 (91,4,0)-> (91,4,0))                      0.061     1.193
| (IPIN:322873 side: (TOP,) (91,4,0)0))                                0.101     1.294
| (intra 'dsp' routing)                                                0.000     1.294
z_out[1].b[14] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.294
data arrival time                                                                1.294

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.294
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.469


#Path 63
Startpoint: a[12].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[2] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[12].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260643 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070299 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2924056 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.016
| (CHANX:2077100 L4 length:4 (91,2,0)-> (94,2,0))                      0.119     1.135
| (IPIN:322724 side: (TOP,) (91,2,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                0.000     1.236
z_out[1].a[2] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.236
data arrival time                                                                1.236

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.236
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.416


#Path 64
Startpoint: a[3].inpad[0] (.input at (90,1) clocked by clk)
Endpoint  : z_out[1].a[13] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[3].inpad[0] (.input at (90,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:257795 side: (TOP,) (90,1,0)0))                                0.000     0.894
| (CHANX:2070234 L1 length:1 (90,1,0)-> (90,1,0))                      0.061     0.955
| (CHANY:2924110 L4 length:4 (90,2,0)-> (90,5,0))                      0.119     1.074
| (CHANX:2090566 L1 length:1 (91,4,0)-> (91,4,0))                      0.061     1.135
| (IPIN:322863 side: (TOP,) (91,4,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                0.000     1.236
z_out[1].a[13] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.236
data arrival time                                                                1.236

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.236
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.416


#Path 65
Startpoint: a[13].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[3] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[13].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260685 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070143 L4 length:4 (91,1,0)-> (88,1,0))                      0.119     1.013
| (CHANY:2924082 L1 length:1 (90,2,0)-> (90,2,0))                      0.061     1.074
| (CHANX:2077074 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.135
| (IPIN:322739 side: (TOP,) (91,2,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                0.000     1.236
z_out[1].a[3] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.236
data arrival time                                                                1.236

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.236
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.416


#Path 66
Startpoint: a[15].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[5] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[15].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260662 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070336 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.013
| (CHANY:2928536 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.132
| (IPIN:322828 side: (RIGHT,) (91,3,0)0))                              0.101     1.233
| (intra 'dsp' routing)                                                0.000     1.233
z_out[1].a[5] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.233
data arrival time                                                                1.233

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.233
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.413


#Path 67
Startpoint: a[17].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[7] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[17].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260648 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070340 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.013
| (CHANY:2928548 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.132
| (IPIN:322844 side: (RIGHT,) (91,3,0)0))                              0.101     1.233
| (intra 'dsp' routing)                                                0.000     1.233
z_out[1].a[7] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.233
data arrival time                                                                1.233

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.233
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.413


#Path 68
Startpoint: b[17].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[8] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[17].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260669 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070318 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2928538 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.074
| (CHANX:2090571 L1 length:1 (91,4,0)-> (91,4,0))                      0.061     1.135
| (IPIN:322865 side: (TOP,) (91,4,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                0.000     1.236
z_out[1].b[8] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.236
data arrival time                                                                1.236

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.236
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.411


#Path 69
Startpoint: b[7].inpad[0] (.input at (90,1) clocked by clk)
Endpoint  : z_out[1].b[16] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[7].inpad[0] (.input at (90,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:257830 side: (RIGHT,) (90,1,0)0))                              0.000     0.894
| (CHANY:2923913 L1 length:1 (90,1,0)-> (90,1,0))                      0.061     0.955
| (CHANX:2063562 L1 length:1 (91,0,0)-> (91,0,0))                      0.061     1.016
| (CHANY:2928478 L4 length:3 (91,1,0)-> (91,3,0))                      0.119     1.135
| (IPIN:322842 side: (RIGHT,) (91,3,0)0))                              0.101     1.236
| (intra 'dsp' routing)                                                0.000     1.236
z_out[1].b[16] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.236
data arrival time                                                                1.236

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.236
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.411


#Path 70
Startpoint: b[12].inpad[0] (.input at (90,1) clocked by clk)
Endpoint  : z_out[1].b[3] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[12].inpad[0] (.input at (90,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:257801 side: (TOP,) (90,1,0)0))                                0.000     0.894
| (CHANX:2070247 L1 length:1 (90,1,0)-> (90,1,0))                      0.061     0.955
| (CHANY:2919620 L1 length:1 (89,2,0)-> (89,2,0))                      0.061     1.016
| (CHANX:2077024 L4 length:4 (90,2,0)-> (93,2,0))                      0.119     1.135
| (IPIN:322741 side: (TOP,) (91,2,0)0))                                0.101     1.236
| (intra 'dsp' routing)                                                0.000     1.236
z_out[1].b[3] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.236
data arrival time                                                                1.236

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.236
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.411


#Path 71
Startpoint: a[14].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[4] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[14].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260705 side: (RIGHT,) (91,1,0)0))                              0.000     0.894
| (CHANY:2928494 L4 length:3 (91,1,0)-> (91,3,0))                      0.119     1.013
| (CHANX:2083797 L1 length:1 (91,3,0)-> (91,3,0))                      0.061     1.074
| (IPIN:322800 side: (TOP,) (91,3,0)0))                                0.101     1.175
| (intra 'dsp' routing)                                                0.000     1.175
z_out[1].a[4] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.175
data arrival time                                                                1.175

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.175
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.355


#Path 72
Startpoint: a[10].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].a[0] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
a[10].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260660 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070348 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.013
| (CHANY:2928508 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.074
| (IPIN:322755 side: (RIGHT,) (91,2,0)0))                              0.101     1.175
| (intra 'dsp' routing)                                                0.000     1.175
z_out[1].a[0] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.175
data arrival time                                                                1.175

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.074     0.820
data required time                                                               0.820
--------------------------------------------------------------------------------------
data required time                                                               0.820
data arrival time                                                               -1.175
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.355


#Path 73
Startpoint: b[10].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[1] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[10].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260700 side: (RIGHT,) (91,1,0)0))                              0.000     0.894
| (CHANY:2928404 L4 length:4 (91,1,0)-> (91,4,0))                      0.119     1.013
| (CHANX:2077071 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.074
| (IPIN:322737 side: (TOP,) (91,2,0)0))                                0.101     1.175
| (intra 'dsp' routing)                                                0.000     1.175
z_out[1].b[1] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.175
data arrival time                                                                1.175

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.175
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.350


#Path 74
Startpoint: b[11].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[2] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[11].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260651 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070346 L4 length:4 (91,1,0)-> (94,1,0))                      0.119     1.013
| (CHANY:2928502 L1 length:1 (91,2,0)-> (91,2,0))                      0.061     1.074
| (IPIN:322768 side: (RIGHT,) (91,2,0)0))                              0.101     1.175
| (intra 'dsp' routing)                                                0.000     1.175
z_out[1].b[2] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.175
data arrival time                                                                1.175

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.175
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.350


#Path 75
Startpoint: b[16].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[7] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[16].inpad[0] (.input at (91,1))                                      0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260689 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070294 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2928562 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.074
| (IPIN:322848 side: (RIGHT,) (91,3,0)0))                              0.101     1.175
| (intra 'dsp' routing)                                                0.000     1.175
z_out[1].b[7] (RS_DSP_MULTADD_REGIN at (91,2))                         0.000     1.175
data arrival time                                                                1.175

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.175
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.350


#Path 76
Startpoint: b[4].inpad[0] (.input at (91,1) clocked by clk)
Endpoint  : z_out[1].b[13] (RS_DSP_MULTADD_REGIN at (91,2) clocked by clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
b[4].inpad[0] (.input at (91,1))                                       0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (OPIN:260692 side: (TOP,) (91,1,0)0))                                0.000     0.894
| (CHANX:2070300 L1 length:1 (91,1,0)-> (91,1,0))                      0.061     0.955
| (CHANY:2928556 L4 length:4 (91,2,0)-> (91,5,0))                      0.119     1.074
| (IPIN:322899 side: (RIGHT,) (91,4,0)0))                              0.101     1.175
| (intra 'dsp' routing)                                                0.000     1.175
z_out[1].b[13] (RS_DSP_MULTADD_REGIN at (91,2))                        0.000     1.175
data arrival time                                                                1.175

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
clk.inpad[0] (.input at (2,1))                                         0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing:global net)                                     0.000     0.894
| (intra 'dsp' routing)                                                0.000     0.894
z_out[1].clk[0] (RS_DSP_MULTADD_REGIN at (91,2))                       0.000     0.894
clock uncertainty                                                      0.000     0.894
cell setup time                                                       -0.070     0.825
data required time                                                               0.825
--------------------------------------------------------------------------------------
data required time                                                               0.825
data arrival time                                                               -1.175
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -0.350


#End of timing report
