{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743204057274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743204057274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 19:20:57 2025 " "Processing started: Fri Mar 28 19:20:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743204057274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1743204057274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1743204057274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1743204057768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_io_tb.v(149) " "Verilog HDL information at Datapath_io_tb.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743204067097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_io_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_io_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_io_tb " "Found entity 1: Datapath_io_tb" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 2 2 " "Found 2 design units, including 2 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic " "Found entity 1: select_encode_logic" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/select_encode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067106 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extension " "Found entity 2: sign_extension" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/select_encode.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067110 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDR.v(11) " "Verilog HDL information at MDR.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/MDR.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743204067112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryDataRegister " "Found entity 1: MemoryDataRegister" {  } { { "MDR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit " "Found entity 1: CLA_32bit" {  } { { "CLA_32bit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_4bit " "Found entity 1: RCA_4bit" {  } { { "RCA_4bit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/RCA_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rotate_operations.v 5 5 " "Found 5 design units, including 5 entities, in source file shift_rotate_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""} { "Info" "ISGN_ENTITY_NAME" "3 arithmetic_shift_right " "Found entity 3: arithmetic_shift_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "shift_rotate_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_operations.v 4 4 " "Found 4 design units, including 4 entities, in source file logic_operations.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""} { "Info" "ISGN_ENTITY_NAME" "2 logic_or " "Found entity 2: logic_or" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""} { "Info" "ISGN_ENTITY_NAME" "3 logic_not " "Found entity 3: logic_not" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""} { "Info" "ISGN_ENTITY_NAME" "4 logic_negate " "Found entity 4: logic_negate" {  } { { "logic_operations.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv " "Found entity 1: NRdiv" {  } { { "NRdiv.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file nrdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NRdiv_tb " "Found entity 1: NRdiv_tb" {  } { { "NRdiv_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmul.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMul " "Found entity 1: BoothMul" {  } { { "BoothMul.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 Datapath_mem_tb.v(3) " "Verilog HDL macro warning at Datapath_mem_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_mem_tb.v(318) " "Verilog HDL information at Datapath_mem_tb.v(318): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 318 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743204067129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_mem_tb " "Found entity 1: Datapath_mem_tb" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_output_ports.v 2 2 " "Found 2 design units, including 2 entities, in source file input_output_ports.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/input_output_ports.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067145 ""} { "Info" "ISGN_ENTITY_NAME" "2 inport " "Found entity 2: inport" {  } { { "input_output_ports.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/input_output_ports.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 con_ff_tb.v(3) " "Verilog HDL macro warning at con_ff_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743204067145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff_tb " "Found entity 1: con_ff_tb" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TEST_CASE Datapath_io_tb.v 3 Datapath_immediate_tb.v(3) " "Verilog HDL macro warning at Datapath_immediate_tb.v(3): overriding existing definition for macro \"TEST_CASE\", which was defined in \"Datapath_io_tb.v\", line 3" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1743204067145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Datapath_immediate_tb.v(191) " "Verilog HDL information at Datapath_immediate_tb.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743204067145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_immediate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_immediate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_immediate_tb " "Found entity 1: Datapath_immediate_tb" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_unit.v(166) " "Verilog HDL information at Control_unit.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1743204067145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "phase3_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/phase3_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743204067161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743204067161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR Datapath.v(54) " "Verilog HDL Implicit Net warning at Datapath.v(54): created implicit net for \"IR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743204067161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_in con_ff_tb.v(462) " "Verilog HDL Implicit Net warning at con_ff_tb.v(462): created implicit net for \"inport_in\"" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 462 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743204067161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_out con_ff_tb.v(471) " "Verilog HDL Implicit Net warning at con_ff_tb.v(471): created implicit net for \"inport_out\"" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 471 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743204067161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataHI CPU.v(23) " "Verilog HDL Implicit Net warning at CPU.v(23): created implicit net for \"dataHI\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743204067161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataLO CPU.v(24) " "Verilog HDL Implicit Net warning at CPU.v(24): created implicit net for \"dataLO\"" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1743204067161 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_io_tb.v(75) " "Verilog HDL or VHDL warning at Datapath_io_tb.v(75): conditional expression evaluates to a constant" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 75 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067161 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_io_tb.v(35) " "Verilog HDL or VHDL warning at Datapath_io_tb.v(35): conditional expression evaluates to a constant" {  } { { "Datapath_io_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_io_tb.v" 35 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067161 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(236) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(236): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 236 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(196) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(196): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 196 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(156) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(156): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 156 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(117) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(117): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 117 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(77) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(77): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 77 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_mem_tb.v(39) " "Verilog HDL or VHDL warning at Datapath_mem_tb.v(39): conditional expression evaluates to a constant" {  } { { "Datapath_mem_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v" 39 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(481) " "Verilog HDL or VHDL warning at con_ff_tb.v(481): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 481 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(441) " "Verilog HDL or VHDL warning at con_ff_tb.v(441): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 441 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(401) " "Verilog HDL or VHDL warning at con_ff_tb.v(401): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(361) " "Verilog HDL or VHDL warning at con_ff_tb.v(361): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 361 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(321) " "Verilog HDL or VHDL warning at con_ff_tb.v(321): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 321 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(280) " "Verilog HDL or VHDL warning at con_ff_tb.v(280): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 280 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(239) " "Verilog HDL or VHDL warning at con_ff_tb.v(239): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(197) " "Verilog HDL or VHDL warning at con_ff_tb.v(197): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 197 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(155) " "Verilog HDL or VHDL warning at con_ff_tb.v(155): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 155 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(114) " "Verilog HDL or VHDL warning at con_ff_tb.v(114): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(72) " "Verilog HDL or VHDL warning at con_ff_tb.v(72): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 72 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "con_ff_tb.v(32) " "Verilog HDL or VHDL warning at con_ff_tb.v(32): conditional expression evaluates to a constant" {  } { { "con_ff_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff_tb.v" 32 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(112) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(112): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 112 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067200 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(71) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(71): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 71 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067200 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Datapath_immediate_tb.v(33) " "Verilog HDL or VHDL warning at Datapath_immediate_tb.v(33): conditional expression evaluates to a constant" {  } { { "Datapath_immediate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v" 33 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1743204067200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1743204067282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataHI CPU.v(23) " "Verilog HDL or VHDL warning at CPU.v(23): object \"dataHI\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1743204067305 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataLO CPU.v(24) " "Verilog HDL or VHDL warning at CPU.v(24): object \"dataLO\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1743204067305 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(23) " "Verilog HDL assignment warning at CPU.v(23): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743204067305 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU.v(24) " "Verilog HDL assignment warning at CPU.v(24): truncated value with size 32 to match size of target (1)" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743204067305 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outport_data CPU.v(4) " "Output port \"outport_data\" at CPU.v(4) has no driver" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1743204067305 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOut CPU.v(4) " "Output port \"busOut\" at CPU.v(4) has no driver" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1743204067305 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "CPU.v" "control_unit" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743204067305 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CON_FF_result Control_unit.v(314) " "Verilog HDL Always Construct warning at Control_unit.v(314): variable \"CON_FF_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1743204067325 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control_unit.v(314) " "Verilog HDL assignment warning at Control_unit.v(314): truncated value with size 32 to match size of target (1)" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1743204067325 "|CPU|ControlUnit:control_unit"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "InPort_read Control_unit.v(15) " "Verilog HDL error at Control_unit.v(15): variable \"InPort_read\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 15 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Design Software" 0 -1 1743204067327 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control_unit.v(167) " "Verilog HDL Case Statement warning at Control_unit.v(167): incomplete case statement has no default case item" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 167 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1743204067327 "|CPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control_unit.v(167) " "Verilog HDL Case Statement information at Control_unit.v(167): all case item expressions in this case statement are onehot" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 167 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1743204067327 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_out Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"pc_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"alu_control\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_increment Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"pc_increment\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_in Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"z_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zlow_out Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"zlow_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_in Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"pc_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"read\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_in Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"mdr_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_out Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"mdr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_in Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"ir_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067329 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_in Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"y_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_out Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"c_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lo_in Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"lo_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zhigh_out Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"zhigh_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hi_in Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"hi_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CON_FF_in Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"CON_FF_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPort_read Control_unit.v(166) " "Verilog HDL Always Construct warning at Control_unit.v(166): inferring latch(es) for variable \"InPort_read\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_unit.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Control_unit.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1743204067331 "|CPU|ControlUnit:control_unit"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ControlUnit:control_unit " "Can't elaborate user hierarchy \"ControlUnit:control_unit\"" {  } { { "CPU.v" "control_unit" { Text "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CPU.v" 118 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1743204067333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1743204067406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 67 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 67 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743204067419 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 28 19:21:07 2025 " "Processing ended: Fri Mar 28 19:21:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743204067419 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743204067419 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743204067419 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1743204067419 ""}
