verilog work "netgen/par/fullb_timesim.v"
verilog work "test.v"
