# Reading E:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:47 on Apr 17,2025
# vlog -reportprogress 300 ../src/alu.sv 
# -- Compiling module alu
# ** Warning: ../src/alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 03:31:47 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:47 on Apr 17,2025
# vlog -reportprogress 300 ../src/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/register_file.sv 
# -- Compiling module register_file
# ** Warning: ../src/register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:48 on Apr 17,2025
# vlog -reportprogress 300 ../src/linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 03:31:48 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:49 on Apr 17,2025
# vlog -reportprogress 300 ../src/linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 03:31:49 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:31:49 on Apr 17,2025
# vlog -reportprogress 300 ../src/equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 03:31:49 on Apr 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 03:31:49 on Apr 17,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.register
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.zero_checker
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: Design size of 14547 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ../cpu.sv(1072)
#    Time: 752250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ../cpu.sv line 1072
