# Generated by Yosys 0.8+137 (git sha1 e70ebe55, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model wrapper
.inputs clk rst
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_type[0] data_type[1] data_type[2]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$47211$n531_1 I1=$abc$47211$n536 I2=$abc$47211$n538_1 I3=$abc$47211$n539 O=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n532 I1=$abc$47211$n533 I2=$abc$47211$n2905 I3=$abc$47211$n535 O=$abc$47211$n531_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n561 I1=$abc$47211$n562 I2=$abc$47211$n564 I3=$abc$47211$n565 O=$abc$47211$n532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n555 I1=$abc$47211$n556 I2=$abc$47211$n558 I3=$abc$47211$n559 O=$abc$47211$n533
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay_cpu[1] I1=delay_cpu[0] I2=$false I3=$false O=$abc$47211$n2905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$47211$n567 I1=$abc$47211$n568 I2=$abc$47211$n576 I3=$abc$47211$n3004 O=$abc$47211$n535
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$47211$n531 I1=$abc$47211$n534 I2=$abc$47211$n537_1 I3=$false O=$abc$47211$n536
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n537 I1=$abc$47211$n538 I2=$abc$47211$n540 I3=$abc$47211$n541 O=$abc$47211$n537_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n549 I1=$abc$47211$n550 I2=$abc$47211$n552 I3=$abc$47211$n553 O=$abc$47211$n538_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n543 I1=$abc$47211$n544 I2=$abc$47211$n546 I3=$abc$47211$n547 O=$abc$47211$n539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n541_1 I1=$abc$47211$n546_1 I2=$abc$47211$n548 I3=$abc$47211$n549_1 O=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n480 I1=$abc$47211$n543_1 I2=$abc$47211$n542 I3=$abc$47211$n545 O=$abc$47211$n541_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$47211$n2996 I1=$abc$47211$n2997 I2=$abc$47211$n2998 I3=$abc$47211$n2999 O=$abc$47211$n542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n2992 I1=$abc$47211$n2993 I2=$abc$47211$n2994 I3=$abc$47211$n2995 O=$abc$47211$n543_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=$false I3=$false O=$abc$47211$n480
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$47211$n3000 I1=$abc$47211$n3001 I2=$abc$47211$n3002 I3=$abc$47211$n3003 O=$abc$47211$n545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n479 I1=$abc$47211$n482 I2=$abc$47211$n547_1 I3=$false O=$abc$47211$n546_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n483 I1=$abc$47211$n485 I2=$abc$47211$n488 I3=$abc$47211$n489 O=$abc$47211$n547_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n512 I1=$abc$47211$n515 I2=$abc$47211$n516 I3=$abc$47211$n524 O=$abc$47211$n548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n491 I1=$abc$47211$n492 I2=$abc$47211$n500 I3=$abc$47211$n503 O=$abc$47211$n549_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n1506 I1=$abc$47211$n1510 I2=$abc$47211$n565_1 I3=$false O=$abc$47211$n5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$47211$n102 I1=$abc$47211$n1559_1 I2=$false I3=$false O=$abc$47211$n1506
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=cpu1.program_counter[1] I2=$abc$47211$n555_1 I3=$false O=$abc$47211$n554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=cpu1.program_counter[7] I1=$abc$47211$n556_1 I2=$false I3=$false O=$abc$47211$n555_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.program_counter[6] I1=cpu1.program_counter[5] I2=cpu1.program_counter[4] I3=$false O=$abc$47211$n556_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$47211$n554 I1=$abc$47211$n559_1 I2=$false I3=$false O=$abc$47211$n102
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=cpu1.program_counter[2] I2=$false I3=$false O=$abc$47211$n559_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$47211$n564_1 I1=$abc$47211$n555_1 I2=$abc$47211$n1509 I3=$abc$47211$n1503 O=$abc$47211$n1510
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=$abc$47211$n554 I2=cpu1.program_counter[2] I3=$false O=$abc$47211$n1509
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$47211$n563 I1=cpu1.program_counter[0] I2=cpu1.program_counter[1] I3=$false O=$abc$47211$n1503
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.program_counter[2] I1=cpu1.program_counter[3] I2=$abc$47211$n555_1 I3=$false O=$abc$47211$n563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=cpu1.program_counter[0] I2=cpu1.program_counter[1] I3=cpu1.program_counter[2] O=$abc$47211$n564_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111010111111
.gate SB_LUT4 I0=$abc$47211$n566 I1=$abc$47211$n567_1 I2=$abc$47211$n556_1 I3=cpu1.program_counter[7] O=$abc$47211$n565_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=cpu1.program_counter[1] I2=$abc$47211$n559_1 I3=$false O=$abc$47211$n566
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=cpu1.program_counter[2] I2=$false I3=$false O=$abc$47211$n567_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$47211$n590 I1=cpu1.opcode_alu[3] I2=$abc$47211$n570 I3=$false O=$abc$47211$n43
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n649 I1=$abc$47211$n571 I2=$abc$47211$n580 I3=$abc$47211$n584 O=$abc$47211$n570
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=$abc$47211$n578 I2=$abc$47211$n577 I3=$abc$47211$n572 O=$abc$47211$n571
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$47211$n573 I1=rst_cpu I2=$false I3=$false O=$abc$47211$n572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$47211$n574 I1=$abc$47211$n576_1 I2=$false I3=$false O=$abc$47211$n573
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=cpu1.this_instr[6] I2=$abc$47211$n575 I3=$false O=$abc$47211$n574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[2] I2=cpu1.this_instr[1] I3=$false O=$abc$47211$n575
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=cpu1.this_instr[3] I2=cpu1.this_instr[5] I3=$false O=$abc$47211$n576_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[5] I1=$abc$47211$n574 I2=$false I3=$false O=$abc$47211$n577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n579 I1=cpu1.this_instr[5] I2=$false I3=$false O=$abc$47211$n578
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[6] I1=cpu1.this_instr[7] I2=$false I3=$false O=$abc$47211$n579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n582 I1=$abc$47211$n581 I2=cpu1.this_instr[7] I3=cpu1.this_instr[6] O=$abc$47211$n580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110001
.gate SB_LUT4 I0=cpu1.this_instr[1] I1=cpu1.this_instr[2] I2=cpu1.this_instr[0] I3=$false O=$abc$47211$n581
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[1] I2=cpu1.this_instr[2] I3=$false O=$abc$47211$n582
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[4] I2=$false I3=$false O=$abc$47211$n584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n571 I1=cpu1.state[4] I2=$false I3=$false O=$abc$47211$n585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[4] I2=cpu1.this_instr[5] I3=$false O=$abc$47211$n586
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=cpu1.this_instr[5] I2=cpu1.this_instr[6] I3=cpu1.this_instr[4] O=$abc$47211$n588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$47211$n579 I1=$abc$47211$n591 I2=$false I3=$false O=$abc$47211$n590
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[4] I2=cpu1.this_instr[5] I3=$false O=$abc$47211$n591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$47211$n593 I1=cpu1.opcode_alu[11] I2=$abc$47211$n570 I3=$false O=$abc$47211$n80
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n579 I1=$abc$47211$n594 I2=$false I3=$false O=$abc$47211$n593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[5] I2=cpu1.this_instr[4] I3=$false O=$abc$47211$n594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n596 I1=$abc$47211$n559_1 I2=$false I3=$false O=$abc$47211$n87
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=$abc$47211$n555_1 I2=cpu1.program_counter[1] I3=$false O=$abc$47211$n596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.program_counter[1] I1=$abc$47211$n559_1 I2=cpu1.program_counter[0] I3=$abc$47211$n555_1 O=$abc$47211$n91
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$47211$n1503 I1=$abc$47211$n87 I2=$false I3=$false O=$abc$47211$n95
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$47211$n1555 I1=$abc$47211$n1554 I2=$abc$47211$n600 I3=$abc$47211$n601 O=$abc$47211$n454
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$47211$n2956 I1=data_type[0] I2=data_type[1] I3=$false O=$abc$47211$n600
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$47211$n1554 I1=$abc$47211$n474 I2=$abc$47211$n473 I3=$abc$47211$n2956 O=$abc$47211$n601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$47211$n601 I1=$abc$47211$n471 I2=$abc$47211$n600 I3=$false O=$abc$47211$n455
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=data_type[1] I1=data_type[0] I2=$false I3=$false O=$abc$47211$n471
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$47211$n601 I1=$abc$47211$n471 I2=$abc$47211$n473 I3=$false O=$abc$47211$n457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$47211$n606 I1=cpu1.opcode_alu[2] I2=$abc$47211$n570 I3=$false O=$abc$47211$n830
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[4] I2=$abc$47211$n578 I3=$false O=$abc$47211$n606
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n609 I1=$abc$47211$n608 I2=$abc$47211$n570 I3=cpu1.opcode_alu[1] O=$abc$47211$n841
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=$abc$47211$n575 I2=cpu1.state[4] I3=$abc$47211$n572 O=$abc$47211$n608
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=cpu1.this_instr[4] I2=cpu1.this_instr[5] I3=cpu1.this_instr[6] O=$abc$47211$n609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n570 I1=cpu1.opcode_alu[9] I2=$abc$47211$n611 I3=$abc$47211$n612 O=$abc$47211$n848
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$47211$n585 I1=$abc$47211$n579 I2=$false I3=$false O=$abc$47211$n611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[4] I2=cpu1.this_instr[5] I3=$false O=$abc$47211$n612
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$47211$n570 I1=cpu1.opcode_alu[0] I2=$abc$47211$n611 I3=$abc$47211$n586 O=$abc$47211$n862
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$47211$n588 I1=$abc$47211$n615 I2=$abc$47211$n570 I3=cpu1.opcode_alu[12] O=$abc$47211$n884
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$47211$n572 I1=$abc$47211$n575 I2=cpu1.state[4] I3=cpu1.this_instr[3] O=$abc$47211$n615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n573 I1=cpu1.opcode_alu[13] I2=$abc$47211$n570 I3=$false O=$abc$47211$n900
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n621 I1=$abc$47211$n618 I2=$abc$47211$n623 I3=$false O=$abc$47211$n911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$47211$n619 I1=$abc$47211$n584 I2=$false I3=$false O=$abc$47211$n618
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=$abc$47211$n620 I2=$abc$47211$n609 I3=$false O=$abc$47211$n619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[2] I2=cpu1.this_instr[1] I3=$false O=$abc$47211$n620
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$47211$n622 I1=cpu1.this_instr[7] I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n621
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[2] I2=cpu1.this_instr[1] I3=$false O=$abc$47211$n622
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.state[5] I1=cpu1.state[1] I2=rst_cpu I3=$false O=$abc$47211$n623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$47211$n632 I1=$abc$47211$n625 I2=$abc$47211$n634 I3=$false O=$abc$47211$n914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$47211$n591 I1=$abc$47211$n574 I2=$abc$47211$n626 I3=$false O=$abc$47211$n625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.this_instr[6] I1=cpu1.this_instr[7] I2=$abc$47211$n627 I3=$abc$47211$n630 O=$abc$47211$n626
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$47211$n628 I1=$abc$47211$n586 I2=$false I3=$false O=$abc$47211$n627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$47211$n629 I1=cpu1.this_instr[7] I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n628
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.this_instr[2] I1=cpu1.this_instr[0] I2=cpu1.this_instr[1] I3=$false O=$abc$47211$n629
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=cpu1.this_instr[6] I2=$abc$47211$n631 I3=$false O=$abc$47211$n630
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[2] I2=cpu1.this_instr[1] I3=$false O=$abc$47211$n631
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n633 I2=$abc$47211$n621 I3=$abc$47211$n618 O=$abc$47211$n632
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$47211$n612 I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=rst_cpu I1=cpu1.temp_state2 I2=cpu1.state[2] I3=$false O=$abc$47211$n634
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=rst I1=cpu1.data_out I2=$false I3=$false O=$abc$47211$n924
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$2\data_type[2:0][2] I1=$abc$47211$n637 I2=rst I3=cpu1.data_out O=$abc$47211$n927
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$2\data_type[2:0][1] I1=$2\data_type[2:0][0] I2=$false I3=$false O=$abc$47211$n637
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$47211$n1561_1 I1=$abc$47211$n2953 I2=$abc$47211$n454 I3=$abc$47211$n455 O=$2\data_type[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111100000
.gate SB_LUT4 I0=$abc$47211$n1558 I1=$abc$47211$n474 I2=$abc$47211$n600 I3=$abc$47211$n601 O=$abc$47211$n1559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$47211$n454 I1=$abc$47211$n1551 I2=$abc$47211$n1561_1 I3=$abc$47211$n2953 O=$2\data_type[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$47211$n457 I1=$abc$47211$n1553 I2=$abc$47211$n1561_1 I3=$abc$47211$n2953 O=$2\data_type[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$47211$n646 I1=$abc$47211$n579 I2=$abc$47211$n584 I3=$false O=$abc$47211$n969
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[5] I1=cpu1.this_instr[4] I2=cpu1.this_instr[3] I3=$false O=$abc$47211$n646
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$47211$n649 I1=$abc$47211$n571 I2=$abc$47211$n584 I3=$false O=$abc$47211$n984
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=cpu1.this_instr[3] I2=$abc$47211$n579 I3=$false O=$abc$47211$n649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[2] I2=$false I3=$false O=$abc$47211$n1002
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu1.state[2] I1=cpu1.state[5] I2=rst_cpu I3=$false O=$abc$47211$n1004
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$47211$n653 I1=$abc$47211$n655 I2=rst_cpu I3=$false O=$abc$47211$n1016
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$47211$n654 I1=cpu1.state[5] I2=$false I3=$false O=$abc$47211$n653
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[5] I2=$abc$47211$n574 I3=$abc$47211$n649 O=$abc$47211$n654
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$47211$n580 I1=cpu1.state[5] I2=$false I3=$false O=$abc$47211$n655
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n609 I1=$abc$47211$n615 I2=$abc$47211$n570 I3=cpu1.opcode_alu[8] O=$abc$47211$n1017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[5] I2=cpu1.state[4] I3=$false O=$abc$47211$n1021
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.program_counter[0] I2=rst_cpu I3=cpu1.state[5] O=$abc$47211$n1022
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=rst_cpu I1=cpu1.alu1.rst I2=$false I3=$false O=$abc$47211$n1026
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[1] I2=$false I3=$false O=$abc$47211$n1027
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[1] I2=$false I3=$false O=$abc$47211$n1041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rst_cpu I1=cpu1.alu1.rst I2=$false I3=$false O=$abc$47211$n1042
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.alu1.rst I1=cpu1.input_ready_alu I2=$false I3=$false O=$abc$47211$n1044
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu1.alu1.rst I1=cpu1.input_ready_alu I2=$false I3=$false O=$abc$47211$n1046
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n669 I1=cpu1.opcode_alu[6] I2=$abc$47211$n570 I3=$false O=$abc$47211$n1053
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=cpu1.this_instr[6] I2=$abc$47211$n581 I3=$false O=$abc$47211$n669
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n671 I1=cpu1.opcode_alu[5] I2=$abc$47211$n570 I3=$false O=$abc$47211$n1065
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n576_1 I1=$abc$47211$n579 I2=cpu1.state[4] I3=$false O=$abc$47211$n671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$47211$n570 I1=cpu1.opcode_alu[7] I2=$abc$47211$n611 I3=$abc$47211$n673 O=$abc$47211$n1263
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=cpu1.this_instr[5] I2=cpu1.this_instr[3] I3=$false O=$abc$47211$n673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n588 I1=$abc$47211$n608 I2=$abc$47211$n570 I3=cpu1.opcode_alu[4] O=$abc$47211$n1351
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$47211$n570 I1=cpu1.opcode_alu[10] I2=$abc$47211$n676 I3=$false O=$abc$47211$n1358
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=cpu1.this_instr[6] I2=$abc$47211$n585 I3=$abc$47211$n582 O=$abc$47211$n676
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$47211$n1510 I1=$abc$47211$n1559_1 I2=$false I3=$false O=$abc$47211$n1504
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$47211$n1506 I1=$abc$47211$n1503 I2=$false I3=$false O=$abc$47211$n1505
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=$abc$47211$n563 I2=$abc$47211$n87 I3=$false O=$abc$47211$n1507
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$47211$n596 I1=$abc$47211$n554 I2=cpu1.program_counter[3] I3=cpu1.program_counter[2] O=$abc$47211$n1508
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011000000
.gate SB_LUT4 I0=$abc$47211$n682 I1=$abc$47211$n1560 I2=$false I3=$false O=$abc$47211$n1561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$47211$n600 I1=$abc$47211$n601 I2=$false I3=$false O=$abc$47211$n682
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$47211$n2917 I1=$abc$47211$n682 I2=$false I3=$false O=$abc$47211$n1563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$2\data_type[2:0][2] I1=$2\data_type[2:0][1] I2=$false I3=$false O=$abc$47211$n687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$2\data_type[2:0][0] I1=$2\data_type[2:0][1] I2=$2\data_type[2:0][2] I3=$false O=$abc$47211$n695
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$47211$n695 I1=cpu1.pc_out[1] I2=$abc$47211$n697 I3=$abc$47211$n701 O=$0\data_out[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[1] I1=$abc$47211$n699 I2=$abc$47211$n698 I3=$abc$47211$n687 O=$abc$47211$n697
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$2\data_type[2:0][2] I1=$abc$47211$n637 I2=$false I3=$false O=$abc$47211$n698
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.opcode[1] I1=cpu1.operand_A_out[1] I2=$abc$47211$n700 I3=$false O=$abc$47211$n699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$2\data_type[2:0][2] I1=$2\data_type[2:0][0] I2=$false I3=$false O=$abc$47211$n700
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.result_out_cpu[1] I1=$2\data_type[2:0][2] I2=$abc$47211$n637 I3=$false O=$abc$47211$n701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$47211$n695 I1=cpu1.pc_out[2] I2=$abc$47211$n703 I3=$abc$47211$n705 O=$0\data_out[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[2] I1=$abc$47211$n704 I2=$abc$47211$n698 I3=$abc$47211$n687 O=$abc$47211$n703
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[2] I1=cpu1.operand_A_out[2] I2=$abc$47211$n700 I3=$false O=$abc$47211$n704
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[2] I1=$2\data_type[2:0][2] I2=$abc$47211$n637 I3=$false O=$abc$47211$n705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$47211$n695 I1=cpu1.pc_out[3] I2=$abc$47211$n707 I3=$abc$47211$n709 O=$0\data_out[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[3] I1=$abc$47211$n708 I2=$abc$47211$n698 I3=$abc$47211$n687 O=$abc$47211$n707
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[3] I1=cpu1.operand_A_out[3] I2=$abc$47211$n700 I3=$false O=$abc$47211$n708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[3] I1=$2\data_type[2:0][2] I2=$abc$47211$n637 I3=$false O=$abc$47211$n709
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$47211$n695 I1=cpu1.pc_out[4] I2=$abc$47211$n711 I3=$abc$47211$n713 O=$0\data_out[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[4] I1=$abc$47211$n712 I2=$abc$47211$n698 I3=$abc$47211$n687 O=$abc$47211$n711
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[4] I1=cpu1.operand_A_out[4] I2=$abc$47211$n700 I3=$false O=$abc$47211$n712
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[4] I1=$2\data_type[2:0][2] I2=$abc$47211$n637 I3=$false O=$abc$47211$n713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$47211$n695 I1=cpu1.pc_out[5] I2=$abc$47211$n715 I3=$abc$47211$n717 O=$0\data_out[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[5] I1=$abc$47211$n716 I2=$abc$47211$n698 I3=$abc$47211$n687 O=$abc$47211$n715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[5] I1=cpu1.operand_A_out[5] I2=$abc$47211$n700 I3=$false O=$abc$47211$n716
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[5] I1=$2\data_type[2:0][2] I2=$abc$47211$n637 I3=$false O=$abc$47211$n717
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$47211$n695 I1=cpu1.pc_out[6] I2=$abc$47211$n719 I3=$abc$47211$n721 O=$0\data_out[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[6] I1=$abc$47211$n720 I2=$abc$47211$n698 I3=$abc$47211$n687 O=$abc$47211$n719
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[6] I1=cpu1.operand_A_out[6] I2=$abc$47211$n700 I3=$false O=$abc$47211$n720
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[6] I1=$2\data_type[2:0][2] I2=$abc$47211$n637 I3=$false O=$abc$47211$n721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$47211$n695 I1=cpu1.pc_out[7] I2=$abc$47211$n723 I3=$abc$47211$n725 O=$0\data_out[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[7] I1=$abc$47211$n724 I2=$abc$47211$n698 I3=$abc$47211$n687 O=$abc$47211$n723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[7] I1=cpu1.operand_A_out[7] I2=$abc$47211$n700 I3=$false O=$abc$47211$n724
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[7] I1=$2\data_type[2:0][2] I2=$abc$47211$n637 I3=$false O=$abc$47211$n725
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$47211$n1657 I1=$abc$47211$n727 I2=cpu1.state[5] I3=$false O=$abc$47211$n1658
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[0] I1=$abc$47211$n728 I2=$abc$47211$n729 I3=$false O=$abc$47211$n727
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=$abc$47211$n1705 I2=$abc$47211$n627 I3=$false O=$abc$47211$n728
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n3006 I1=$abc$47211$n3007 I2=$abc$47211$n3008 I3=$abc$47211$n621 O=$abc$47211$n729
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=$abc$47211$n733 I1=$abc$47211$n731 I2=cpu1.program_counter[1] I3=cpu1.state[5] O=$abc$47211$n1661
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$abc$47211$n627 I1=cpu1.program_counter[1] I2=$abc$47211$n732 I3=$abc$47211$n729 O=$abc$47211$n731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=cpu1.operand_A[0] I1=$abc$47211$n586 I2=$abc$47211$n628 I3=cpu1.operand_A[1] O=$abc$47211$n732
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$47211$n627 I1=cpu1.operand_A[0] I2=$abc$47211$n729 I3=cpu1.operand_A[1] O=$abc$47211$n733
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$47211$n1663 I1=$abc$47211$n735 I2=cpu1.state[5] I3=$false O=$abc$47211$n1664
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[2] I1=$abc$47211$n736 I2=$abc$47211$n729 I3=$false O=$abc$47211$n735
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[2] I1=$abc$47211$n1707 I2=$abc$47211$n627 I3=$false O=$abc$47211$n736
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1666 I1=$abc$47211$n738 I2=cpu1.state[5] I3=$false O=$abc$47211$n1667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[3] I1=$abc$47211$n739 I2=$abc$47211$n729 I3=$false O=$abc$47211$n738
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=$abc$47211$n1708 I2=$abc$47211$n627 I3=$false O=$abc$47211$n739
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1669 I1=$abc$47211$n741 I2=cpu1.state[5] I3=$false O=$abc$47211$n1670
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[4] I1=$abc$47211$n742 I2=$abc$47211$n729 I3=$false O=$abc$47211$n741
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[4] I1=$abc$47211$n1709 I2=$abc$47211$n627 I3=$false O=$abc$47211$n742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1672 I1=$abc$47211$n744 I2=cpu1.state[5] I3=$false O=$abc$47211$n1673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[5] I1=$abc$47211$n745 I2=$abc$47211$n729 I3=$false O=$abc$47211$n744
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[5] I1=$abc$47211$n1710 I2=$abc$47211$n627 I3=$false O=$abc$47211$n745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1675 I1=$abc$47211$n747 I2=cpu1.state[5] I3=$false O=$abc$47211$n1676
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[6] I1=$abc$47211$n748 I2=$abc$47211$n729 I3=$false O=$abc$47211$n747
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[6] I1=$abc$47211$n1711 I2=$abc$47211$n627 I3=$false O=$abc$47211$n748
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1678 I1=$abc$47211$n750 I2=cpu1.state[5] I3=$false O=$abc$47211$n1679
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[7] I1=$abc$47211$n751 I2=$abc$47211$n729 I3=$false O=$abc$47211$n750
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[7] I1=$abc$47211$n1712 I2=$abc$47211$n627 I3=$false O=$abc$47211$n751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n753 I1=cpu1.alu1.carry_out I2=$abc$47211$n653 I3=$abc$47211$n655 O=$abc$47211$n1715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=$abc$47211$n574 I1=$abc$47211$n591 I2=cpu1.state[4] I3=cpu1.carry O=$abc$47211$n753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000001111111
.gate SB_LUT4 I0=$abc$47211$n768 I1=$abc$47211$n755 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n756 I2=$abc$47211$n1574_1 I3=$false O=$abc$47211$n755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n767 I1=$abc$47211$n757 I2=$abc$47211$n630 I3=$false O=$abc$47211$n756
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][0] I1=$abc$47211$n758 I2=$abc$47211$n633 I3=$false O=$abc$47211$n757
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][0] I1=$abc$47211$n631 I2=$abc$47211$n1574_1 I3=$false O=$abc$47211$n758
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.this_instr[2] I1=cpu1.this_instr[1] I2=cpu1.this_instr[0] I3=$false O=$abc$47211$n761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.registers[6][0] I1=cpu1.operand_A[0] I2=$abc$47211$n612 I3=$false O=$abc$47211$n767
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n771 I1=$abc$47211$n769 I2=$abc$47211$n630 I3=$false O=$abc$47211$n768
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][0] I1=$abc$47211$n758 I2=$abc$47211$n770 I3=$false O=$abc$47211$n769
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$47211$n586 I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n770
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[0][0] I1=cpu1.operand_A[0] I2=$abc$47211$n586 I3=$false O=$abc$47211$n771
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=$abc$47211$n578 I2=$false I3=$false O=$abc$47211$n772
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n786 I1=$abc$47211$n774 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1725
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n775 I2=$abc$47211$n1579 I3=$false O=$abc$47211$n774
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n785 I1=$abc$47211$n776 I2=$abc$47211$n630 I3=$false O=$abc$47211$n775
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][1] I1=$abc$47211$n777 I2=$abc$47211$n633 I3=$false O=$abc$47211$n776
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][1] I1=$abc$47211$n631 I2=$abc$47211$n1579 I3=$false O=$abc$47211$n777
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[6][1] I1=cpu1.operand_A[1] I2=$abc$47211$n612 I3=$false O=$abc$47211$n785
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n788 I1=$abc$47211$n787 I2=$abc$47211$n630 I3=$false O=$abc$47211$n786
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][1] I1=$abc$47211$n777 I2=$abc$47211$n770 I3=$false O=$abc$47211$n787
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][1] I1=cpu1.operand_A[1] I2=$abc$47211$n586 I3=$false O=$abc$47211$n788
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n802 I1=$abc$47211$n790 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1727
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n791 I2=$abc$47211$n1584_1 I3=$false O=$abc$47211$n790
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n801 I1=$abc$47211$n792 I2=$abc$47211$n630 I3=$false O=$abc$47211$n791
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][2] I1=$abc$47211$n793 I2=$abc$47211$n633 I3=$false O=$abc$47211$n792
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][2] I1=$abc$47211$n631 I2=$abc$47211$n1584_1 I3=$false O=$abc$47211$n793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[6][2] I1=cpu1.operand_A[2] I2=$abc$47211$n612 I3=$false O=$abc$47211$n801
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n804 I1=$abc$47211$n803 I2=$abc$47211$n630 I3=$false O=$abc$47211$n802
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][2] I1=$abc$47211$n793 I2=$abc$47211$n770 I3=$false O=$abc$47211$n803
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][2] I1=cpu1.operand_A[2] I2=$abc$47211$n586 I3=$false O=$abc$47211$n804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n818 I1=$abc$47211$n806 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1729
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n807 I2=$abc$47211$n1589_1 I3=$false O=$abc$47211$n806
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n817 I1=$abc$47211$n808 I2=$abc$47211$n630 I3=$false O=$abc$47211$n807
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][3] I1=$abc$47211$n809 I2=$abc$47211$n633 I3=$false O=$abc$47211$n808
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][3] I1=$abc$47211$n631 I2=$abc$47211$n1589_1 I3=$false O=$abc$47211$n809
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[6][3] I1=cpu1.operand_A[3] I2=$abc$47211$n612 I3=$false O=$abc$47211$n817
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n820 I1=$abc$47211$n819 I2=$abc$47211$n630 I3=$false O=$abc$47211$n818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][3] I1=$abc$47211$n809 I2=$abc$47211$n770 I3=$false O=$abc$47211$n819
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][3] I1=cpu1.operand_A[3] I2=$abc$47211$n586 I3=$false O=$abc$47211$n820
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n833 I1=$abc$47211$n822 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n823 I2=$abc$47211$n1593 I3=$false O=$abc$47211$n822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n832 I1=$abc$47211$n824 I2=$abc$47211$n630 I3=$false O=$abc$47211$n823
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][4] I1=$abc$47211$n825 I2=$abc$47211$n633 I3=$false O=$abc$47211$n824
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][4] I1=$abc$47211$n631 I2=$abc$47211$n1593 I3=$false O=$abc$47211$n825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[2][4] I1=$abc$47211$n622 I2=$abc$47211$n575 I3=cpu1.registers[7][4] O=$abc$47211$n831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[6][4] I1=cpu1.operand_A[4] I2=$abc$47211$n612 I3=$false O=$abc$47211$n832
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n835 I1=$abc$47211$n834 I2=$abc$47211$n630 I3=$false O=$abc$47211$n833
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][4] I1=$abc$47211$n825 I2=$abc$47211$n770 I3=$false O=$abc$47211$n834
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][4] I1=cpu1.operand_A[4] I2=$abc$47211$n586 I3=$false O=$abc$47211$n835
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1595 I1=$abc$47211$n837 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1733
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n838 I2=$abc$47211$n841_1 I3=$false O=$abc$47211$n837
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n846 I1=$abc$47211$n839 I2=$abc$47211$n630 I3=$false O=$abc$47211$n838
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][5] I1=$abc$47211$n840 I2=$abc$47211$n633 I3=$false O=$abc$47211$n839
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][5] I1=$abc$47211$n631 I2=$abc$47211$n841_1 I3=$false O=$abc$47211$n840
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$47211$n842 I1=$abc$47211$n843 I2=$abc$47211$n844 I3=$abc$47211$n845 O=$abc$47211$n841_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$47211$n581 I1=cpu1.registers[5][5] I2=$false I3=$false O=$abc$47211$n842
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.registers[3][5] I1=$abc$47211$n629 I2=$abc$47211$n582 I3=cpu1.registers[4][5] O=$abc$47211$n843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[2][5] I1=$abc$47211$n622 I2=$abc$47211$n575 I3=cpu1.registers[7][5] O=$abc$47211$n844
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$47211$n761 I1=cpu1.registers[1][5] I2=$abc$47211$n620 I3=cpu1.registers[0][5] O=$abc$47211$n845
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[6][5] I1=cpu1.operand_A[5] I2=$abc$47211$n612 I3=$false O=$abc$47211$n846
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.registers[0][5] I1=cpu1.operand_A[5] I2=$abc$47211$n586 I3=$false O=$abc$47211$n849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n863 I1=$abc$47211$n852 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1735
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n853 I2=$abc$47211$n1600 I3=$false O=$abc$47211$n852
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n862_1 I1=$abc$47211$n854 I2=$abc$47211$n630 I3=$false O=$abc$47211$n853
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][6] I1=$abc$47211$n855 I2=$abc$47211$n633 I3=$false O=$abc$47211$n854
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][6] I1=$abc$47211$n631 I2=$abc$47211$n1600 I3=$false O=$abc$47211$n855
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[6][6] I1=cpu1.operand_A[6] I2=$abc$47211$n612 I3=$false O=$abc$47211$n862_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n865 I1=$abc$47211$n864 I2=$abc$47211$n630 I3=$false O=$abc$47211$n863
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][6] I1=$abc$47211$n855 I2=$abc$47211$n770 I3=$false O=$abc$47211$n864
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][6] I1=cpu1.operand_A[6] I2=$abc$47211$n586 I3=$false O=$abc$47211$n865
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n877 I1=$abc$47211$n867 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1737
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n631 I1=$abc$47211$n868 I2=$abc$47211$n871 I3=$false O=$abc$47211$n867
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n876 I1=$abc$47211$n869 I2=$abc$47211$n630 I3=$false O=$abc$47211$n868
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][7] I1=$abc$47211$n870 I2=$abc$47211$n633 I3=$false O=$abc$47211$n869
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][7] I1=$abc$47211$n631 I2=$abc$47211$n871 I3=$false O=$abc$47211$n870
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$47211$n872 I1=$abc$47211$n873 I2=$abc$47211$n874 I3=$abc$47211$n875 O=$abc$47211$n871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$47211$n622 I1=cpu1.registers[2][7] I2=$false I3=$false O=$abc$47211$n872
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$47211$n761 I1=cpu1.registers[1][7] I2=$abc$47211$n620 I3=cpu1.registers[0][7] O=$abc$47211$n873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[4][7] I1=$abc$47211$n582 I2=$abc$47211$n581 I3=cpu1.registers[5][7] O=$abc$47211$n874
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[3][7] I1=$abc$47211$n629 I2=$abc$47211$n575 I3=cpu1.registers[7][7] O=$abc$47211$n875
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[6][7] I1=cpu1.operand_A[7] I2=$abc$47211$n612 I3=$false O=$abc$47211$n876
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n879 I1=$abc$47211$n878 I2=$abc$47211$n630 I3=$false O=$abc$47211$n877
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][7] I1=$abc$47211$n870 I2=$abc$47211$n770 I3=$false O=$abc$47211$n878
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][7] I1=cpu1.operand_A[7] I2=$abc$47211$n586 I3=$false O=$abc$47211$n879
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n768 I1=$abc$47211$n755 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1795
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$47211$n786 I1=$abc$47211$n774 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$47211$n802 I1=$abc$47211$n790 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1799
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$47211$n818 I1=$abc$47211$n806 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1801
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$47211$n833 I1=$abc$47211$n822 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1803
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$47211$n1595 I1=$abc$47211$n837 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1805
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$47211$n863 I1=$abc$47211$n852 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1807
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$47211$n877 I1=$abc$47211$n867 I2=$abc$47211$n772 I3=$false O=$abc$47211$n1809
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=cpu1.registers[0][0] I1=cpu1.alu1.result_out[0] I2=$abc$47211$n586 I3=$abc$47211$n655 O=$abc$47211$n892
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=cpu1.registers[0][1] I1=cpu1.alu1.result_out[1] I2=$abc$47211$n586 I3=$abc$47211$n655 O=$abc$47211$n897
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n899 I1=$abc$47211$n906_1 I2=$abc$47211$n904 I3=$abc$47211$n905 O=$abc$47211$n1834
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$47211$n900_1 I1=$abc$47211$n802 I2=$abc$47211$n580 I3=$abc$47211$n903 O=$abc$47211$n899
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100001010
.gate SB_LUT4 I0=$abc$47211$n902 I1=$abc$47211$n901 I2=$false I3=$false O=$abc$47211$n900_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n654 I1=cpu1.state[5] I2=$false I3=$false O=$abc$47211$n901
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.registers[0][2] I1=cpu1.alu1.result_out[2] I2=$abc$47211$n580 I3=$abc$47211$n586 O=$abc$47211$n902
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$47211$n804 I1=$abc$47211$n580 I2=cpu1.state[4] I3=$false O=$abc$47211$n903
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$47211$n900_1 I1=cpu1.state[5] I2=$false I3=$false O=$abc$47211$n904
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n653 I1=cpu1.alu1.result_out[2] I2=$false I3=$false O=$abc$47211$n905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.registers[0][2] I2=$false I3=$false O=$abc$47211$n906_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n908 I1=$abc$47211$n914_1 I2=$abc$47211$n912 I3=$abc$47211$n913 O=$abc$47211$n1837
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$47211$n580 I1=$abc$47211$n818 I2=$abc$47211$n909 I3=$false O=$abc$47211$n908
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$47211$n820 I1=cpu1.state[4] I2=$abc$47211$n910 I3=$abc$47211$n580 O=$abc$47211$n909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100001011
.gate SB_LUT4 I0=$abc$47211$n911_1 I1=$abc$47211$n901 I2=$false I3=$false O=$abc$47211$n910
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.registers[0][3] I1=cpu1.alu1.result_out[3] I2=$abc$47211$n580 I3=$abc$47211$n586 O=$abc$47211$n911_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$47211$n910 I1=cpu1.state[5] I2=$false I3=$false O=$abc$47211$n912
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n653 I1=cpu1.alu1.result_out[3] I2=$false I3=$false O=$abc$47211$n913
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.registers[0][3] I2=$false I3=$false O=$abc$47211$n914_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n916 I1=$abc$47211$n922 I2=$abc$47211$n920 I3=$abc$47211$n921 O=$abc$47211$n1840
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$47211$n580 I1=$abc$47211$n833 I2=$abc$47211$n917 I3=$false O=$abc$47211$n916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$47211$n835 I1=cpu1.state[4] I2=$abc$47211$n918 I3=$abc$47211$n580 O=$abc$47211$n917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100001011
.gate SB_LUT4 I0=$abc$47211$n919 I1=$abc$47211$n901 I2=$false I3=$false O=$abc$47211$n918
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.registers[0][4] I1=cpu1.alu1.result_out[4] I2=$abc$47211$n580 I3=$abc$47211$n586 O=$abc$47211$n919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$47211$n918 I1=cpu1.state[5] I2=$false I3=$false O=$abc$47211$n920
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n653 I1=cpu1.alu1.result_out[4] I2=$false I3=$false O=$abc$47211$n921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.registers[0][4] I2=$false I3=$false O=$abc$47211$n922
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=$abc$47211$n653 I2=$abc$47211$n924_1 I3=$abc$47211$n929 O=$abc$47211$n1843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$47211$n925 I1=$abc$47211$n928 I2=$abc$47211$n901 I3=$false O=$abc$47211$n924_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n926 I1=$abc$47211$n1595 I2=$abc$47211$n927_1 I3=$abc$47211$n580 O=$abc$47211$n925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$47211$n849 I1=$abc$47211$n580 I2=cpu1.state[4] I3=$false O=$abc$47211$n926
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.registers[0][5] I2=$false I3=$false O=$abc$47211$n927_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.registers[0][5] I1=cpu1.alu1.result_out[5] I2=$abc$47211$n580 I3=$abc$47211$n586 O=$abc$47211$n928
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$47211$n925 I1=$abc$47211$n926 I2=$abc$47211$n927_1 I3=cpu1.state[5] O=$abc$47211$n929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$47211$n932 I1=$abc$47211$n938 I2=$abc$47211$n936 I3=$abc$47211$n937 O=$abc$47211$n1846
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$47211$n580 I1=$abc$47211$n863 I2=$abc$47211$n933 I3=$false O=$abc$47211$n932
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$47211$n865 I1=cpu1.state[4] I2=$abc$47211$n934_1 I3=$abc$47211$n580 O=$abc$47211$n933
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100001011
.gate SB_LUT4 I0=$abc$47211$n935 I1=$abc$47211$n901 I2=$false I3=$false O=$abc$47211$n934_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.registers[0][6] I1=cpu1.alu1.result_out[6] I2=$abc$47211$n580 I3=$abc$47211$n586 O=$abc$47211$n935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$47211$n934_1 I1=cpu1.state[5] I2=$false I3=$false O=$abc$47211$n936
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n653 I1=cpu1.alu1.result_out[6] I2=$false I3=$false O=$abc$47211$n937
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.registers[0][6] I2=$false I3=$false O=$abc$47211$n938
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n940 I1=$abc$47211$n946 I2=$abc$47211$n944 I3=$abc$47211$n945 O=$abc$47211$n1849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$abc$47211$n580 I1=$abc$47211$n877 I2=$abc$47211$n941_1 I3=$false O=$abc$47211$n940
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$47211$n879 I1=cpu1.state[4] I2=$abc$47211$n942 I3=$abc$47211$n580 O=$abc$47211$n941_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100001011
.gate SB_LUT4 I0=$abc$47211$n943 I1=$abc$47211$n901 I2=$false I3=$false O=$abc$47211$n942
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.registers[0][7] I1=cpu1.alu1.result_out[7] I2=$abc$47211$n580 I3=$abc$47211$n586 O=$abc$47211$n943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$47211$n942 I1=cpu1.state[5] I2=$false I3=$false O=$abc$47211$n944
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n653 I1=cpu1.alu1.result_out[7] I2=$false I3=$false O=$abc$47211$n945
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.registers[0][7] I2=$false I3=$false O=$abc$47211$n946
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n950 I1=$abc$47211$n952 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n949
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][0] I1=$abc$47211$n758 I2=$abc$47211$n951 I3=$false O=$abc$47211$n950
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$47211$n673 I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n951
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[1][0] I1=cpu1.operand_A[0] I2=$abc$47211$n673 I3=$false O=$abc$47211$n952
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n957 I1=$abc$47211$n958 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n956
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][1] I1=$abc$47211$n777 I2=$abc$47211$n951 I3=$false O=$abc$47211$n957
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][1] I1=cpu1.operand_A[1] I2=$abc$47211$n673 I3=$false O=$abc$47211$n958
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n963 I1=$abc$47211$n964 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n962
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][2] I1=$abc$47211$n793 I2=$abc$47211$n951 I3=$false O=$abc$47211$n963
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][2] I1=cpu1.operand_A[2] I2=$abc$47211$n673 I3=$false O=$abc$47211$n964
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n969_1 I1=$abc$47211$n970 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n968
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][3] I1=$abc$47211$n809 I2=$abc$47211$n951 I3=$false O=$abc$47211$n969_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][3] I1=cpu1.operand_A[3] I2=$abc$47211$n673 I3=$false O=$abc$47211$n970
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n975 I1=$abc$47211$n976 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n974
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][4] I1=$abc$47211$n825 I2=$abc$47211$n951 I3=$false O=$abc$47211$n975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][4] I1=cpu1.operand_A[4] I2=$abc$47211$n673 I3=$false O=$abc$47211$n976
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n981 I1=$abc$47211$n982 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n980
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][5] I1=$abc$47211$n840 I2=$abc$47211$n951 I3=$false O=$abc$47211$n981
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][5] I1=cpu1.operand_A[5] I2=$abc$47211$n673 I3=$false O=$abc$47211$n982
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n987 I1=$abc$47211$n988 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n986
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][6] I1=$abc$47211$n855 I2=$abc$47211$n951 I3=$false O=$abc$47211$n987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][6] I1=cpu1.operand_A[6] I2=$abc$47211$n673 I3=$false O=$abc$47211$n988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n993 I1=$abc$47211$n994 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n992
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][7] I1=$abc$47211$n870 I2=$abc$47211$n951 I3=$false O=$abc$47211$n993
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][7] I1=cpu1.operand_A[7] I2=$abc$47211$n673 I3=$false O=$abc$47211$n994
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n999 I1=$abc$47211$n1001_1 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n998
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][0] I1=$abc$47211$n758 I2=$abc$47211$n1000 I3=$false O=$abc$47211$n999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$47211$n594 I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n1000
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[2][0] I1=cpu1.operand_A[0] I2=$abc$47211$n594 I3=$false O=$abc$47211$n1001_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1006 I1=$abc$47211$n1007 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1005
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][1] I1=$abc$47211$n777 I2=$abc$47211$n1000 I3=$false O=$abc$47211$n1006
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][1] I1=cpu1.operand_A[1] I2=$abc$47211$n594 I3=$false O=$abc$47211$n1007
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1012 I1=$abc$47211$n1013 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1011
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][2] I1=$abc$47211$n793 I2=$abc$47211$n1000 I3=$false O=$abc$47211$n1012
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][2] I1=cpu1.operand_A[2] I2=$abc$47211$n594 I3=$false O=$abc$47211$n1013
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1018 I1=$abc$47211$n1019_1 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1017_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][3] I1=$abc$47211$n809 I2=$abc$47211$n1000 I3=$false O=$abc$47211$n1018
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][3] I1=cpu1.operand_A[3] I2=$abc$47211$n594 I3=$false O=$abc$47211$n1019_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1024 I1=$abc$47211$n1025_1 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1023
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][4] I1=$abc$47211$n825 I2=$abc$47211$n1000 I3=$false O=$abc$47211$n1024
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][4] I1=cpu1.operand_A[4] I2=$abc$47211$n594 I3=$false O=$abc$47211$n1025_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1030 I1=$abc$47211$n1031 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1029
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][5] I1=$abc$47211$n840 I2=$abc$47211$n1000 I3=$false O=$abc$47211$n1030
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][5] I1=cpu1.operand_A[5] I2=$abc$47211$n594 I3=$false O=$abc$47211$n1031
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1036 I1=$abc$47211$n1037 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][6] I1=$abc$47211$n855 I2=$abc$47211$n1000 I3=$false O=$abc$47211$n1036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][6] I1=cpu1.operand_A[6] I2=$abc$47211$n594 I3=$false O=$abc$47211$n1037
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1042_1 I1=$abc$47211$n1043_1 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1041_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][7] I1=$abc$47211$n870 I2=$abc$47211$n1000 I3=$false O=$abc$47211$n1042_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][7] I1=cpu1.operand_A[7] I2=$abc$47211$n594 I3=$false O=$abc$47211$n1043_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1048 I1=$abc$47211$n1050 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1047
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][0] I1=$abc$47211$n758 I2=$abc$47211$n1049 I3=$false O=$abc$47211$n1048
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$47211$n646 I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n1049
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[3][0] I1=cpu1.operand_A[0] I2=$abc$47211$n646 I3=$false O=$abc$47211$n1050
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1055 I1=$abc$47211$n1056 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1054
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][1] I1=$abc$47211$n777 I2=$abc$47211$n1049 I3=$false O=$abc$47211$n1055
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][1] I1=cpu1.operand_A[1] I2=$abc$47211$n646 I3=$false O=$abc$47211$n1056
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1061 I1=$abc$47211$n1062 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1060
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][2] I1=$abc$47211$n793 I2=$abc$47211$n1049 I3=$false O=$abc$47211$n1061
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][2] I1=cpu1.operand_A[2] I2=$abc$47211$n646 I3=$false O=$abc$47211$n1062
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1067 I1=$abc$47211$n1068 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1066
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][3] I1=$abc$47211$n809 I2=$abc$47211$n1049 I3=$false O=$abc$47211$n1067
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][3] I1=cpu1.operand_A[3] I2=$abc$47211$n646 I3=$false O=$abc$47211$n1068
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1073 I1=$abc$47211$n1074 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1072
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][4] I1=$abc$47211$n825 I2=$abc$47211$n1049 I3=$false O=$abc$47211$n1073
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][4] I1=cpu1.operand_A[4] I2=$abc$47211$n646 I3=$false O=$abc$47211$n1074
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1079 I1=$abc$47211$n1080 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1078
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][5] I1=$abc$47211$n840 I2=$abc$47211$n1049 I3=$false O=$abc$47211$n1079
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][5] I1=cpu1.operand_A[5] I2=$abc$47211$n646 I3=$false O=$abc$47211$n1080
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1085 I1=$abc$47211$n1086 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1084
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][6] I1=$abc$47211$n855 I2=$abc$47211$n1049 I3=$false O=$abc$47211$n1085
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][6] I1=cpu1.operand_A[6] I2=$abc$47211$n646 I3=$false O=$abc$47211$n1086
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1091 I1=$abc$47211$n1092 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1090
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][7] I1=$abc$47211$n870 I2=$abc$47211$n1049 I3=$false O=$abc$47211$n1091
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][7] I1=cpu1.operand_A[7] I2=$abc$47211$n646 I3=$false O=$abc$47211$n1092
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1097 I1=$abc$47211$n1100 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1096
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][0] I1=$abc$47211$n758 I2=$abc$47211$n1098 I3=$false O=$abc$47211$n1097
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$47211$n1099 I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n1098
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[4] I2=cpu1.this_instr[5] I3=$false O=$abc$47211$n1099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.registers[4][0] I1=cpu1.operand_A[0] I2=$abc$47211$n1099 I3=$false O=$abc$47211$n1100
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1105 I1=$abc$47211$n1106 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1104
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][1] I1=$abc$47211$n777 I2=$abc$47211$n1098 I3=$false O=$abc$47211$n1105
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][1] I1=cpu1.operand_A[1] I2=$abc$47211$n1099 I3=$false O=$abc$47211$n1106
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1111 I1=$abc$47211$n1112 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1110
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][2] I1=$abc$47211$n793 I2=$abc$47211$n1098 I3=$false O=$abc$47211$n1111
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][2] I1=cpu1.operand_A[2] I2=$abc$47211$n1099 I3=$false O=$abc$47211$n1112
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1117 I1=$abc$47211$n1118 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1116
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][3] I1=$abc$47211$n809 I2=$abc$47211$n1098 I3=$false O=$abc$47211$n1117
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][3] I1=cpu1.operand_A[3] I2=$abc$47211$n1099 I3=$false O=$abc$47211$n1118
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1123 I1=$abc$47211$n1124 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][4] I1=$abc$47211$n825 I2=$abc$47211$n1098 I3=$false O=$abc$47211$n1123
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][4] I1=cpu1.operand_A[4] I2=$abc$47211$n1099 I3=$false O=$abc$47211$n1124
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1129 I1=$abc$47211$n1130 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1128
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][5] I1=$abc$47211$n840 I2=$abc$47211$n1098 I3=$false O=$abc$47211$n1129
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][5] I1=cpu1.operand_A[5] I2=$abc$47211$n1099 I3=$false O=$abc$47211$n1130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1135 I1=$abc$47211$n1136 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1134
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][6] I1=$abc$47211$n855 I2=$abc$47211$n1098 I3=$false O=$abc$47211$n1135
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][6] I1=cpu1.operand_A[6] I2=$abc$47211$n1099 I3=$false O=$abc$47211$n1136
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1141 I1=$abc$47211$n1142 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1140
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][7] I1=$abc$47211$n870 I2=$abc$47211$n1098 I3=$false O=$abc$47211$n1141
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][7] I1=cpu1.operand_A[7] I2=$abc$47211$n1099 I3=$false O=$abc$47211$n1142
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1147 I1=$abc$47211$n1149 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1146
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][0] I1=$abc$47211$n758 I2=$abc$47211$n1148 I3=$false O=$abc$47211$n1147
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$47211$n576_1 I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n1148
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[5][0] I1=cpu1.operand_A[0] I2=$abc$47211$n576_1 I3=$false O=$abc$47211$n1149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1154 I1=$abc$47211$n1155 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1153
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][1] I1=$abc$47211$n777 I2=$abc$47211$n1148 I3=$false O=$abc$47211$n1154
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][1] I1=cpu1.operand_A[1] I2=$abc$47211$n576_1 I3=$false O=$abc$47211$n1155
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1160_1 I1=$abc$47211$n1161_1 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][2] I1=$abc$47211$n793 I2=$abc$47211$n1148 I3=$false O=$abc$47211$n1160_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][2] I1=cpu1.operand_A[2] I2=$abc$47211$n576_1 I3=$false O=$abc$47211$n1161_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1166 I1=$abc$47211$n1167 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1165
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][3] I1=$abc$47211$n809 I2=$abc$47211$n1148 I3=$false O=$abc$47211$n1166
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][3] I1=cpu1.operand_A[3] I2=$abc$47211$n576_1 I3=$false O=$abc$47211$n1167
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1172 I1=$abc$47211$n1173 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1171
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][4] I1=$abc$47211$n825 I2=$abc$47211$n1148 I3=$false O=$abc$47211$n1172
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][4] I1=cpu1.operand_A[4] I2=$abc$47211$n576_1 I3=$false O=$abc$47211$n1173
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1178 I1=$abc$47211$n1179 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1177
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][5] I1=$abc$47211$n840 I2=$abc$47211$n1148 I3=$false O=$abc$47211$n1178
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][5] I1=cpu1.operand_A[5] I2=$abc$47211$n576_1 I3=$false O=$abc$47211$n1179
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1184 I1=$abc$47211$n1185 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1183
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][6] I1=$abc$47211$n855 I2=$abc$47211$n1148 I3=$false O=$abc$47211$n1184
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][6] I1=cpu1.operand_A[6] I2=$abc$47211$n576_1 I3=$false O=$abc$47211$n1185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1190 I1=$abc$47211$n1191 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1189
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][7] I1=$abc$47211$n870 I2=$abc$47211$n1148 I3=$false O=$abc$47211$n1190
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][7] I1=cpu1.operand_A[7] I2=$abc$47211$n576_1 I3=$false O=$abc$47211$n1191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n767 I1=$abc$47211$n756 I2=$abc$47211$n580 I3=cpu1.state[4] O=$abc$47211$n1194
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n785 I1=$abc$47211$n775 I2=$abc$47211$n580 I3=cpu1.state[4] O=$abc$47211$n1198
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n801 I1=$abc$47211$n791 I2=$abc$47211$n580 I3=cpu1.state[4] O=$abc$47211$n1202
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n817 I1=$abc$47211$n807 I2=$abc$47211$n580 I3=cpu1.state[4] O=$abc$47211$n1206
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n832 I1=$abc$47211$n823 I2=$abc$47211$n580 I3=cpu1.state[4] O=$abc$47211$n1210
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n846 I1=$abc$47211$n838 I2=$abc$47211$n580 I3=cpu1.state[4] O=$abc$47211$n1214
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n862_1 I1=$abc$47211$n853 I2=$abc$47211$n580 I3=cpu1.state[4] O=$abc$47211$n1218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n876 I1=$abc$47211$n868 I2=$abc$47211$n580 I3=cpu1.state[4] O=$abc$47211$n1222
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$47211$n1228 I1=$abc$47211$n1230 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1227
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][0] I1=$abc$47211$n758 I2=$abc$47211$n1229 I3=$false O=$abc$47211$n1228
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$47211$n591 I2=cpu1.this_instr[6] I3=$false O=$abc$47211$n1229
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[7][0] I1=cpu1.operand_A[0] I2=$abc$47211$n591 I3=$false O=$abc$47211$n1230
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1235_1 I1=$abc$47211$n1236 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1234
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][1] I1=$abc$47211$n777 I2=$abc$47211$n1229 I3=$false O=$abc$47211$n1235_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][1] I1=cpu1.operand_A[1] I2=$abc$47211$n591 I3=$false O=$abc$47211$n1236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1241_1 I1=$abc$47211$n1242 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1240
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][2] I1=$abc$47211$n793 I2=$abc$47211$n1229 I3=$false O=$abc$47211$n1241_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][2] I1=cpu1.operand_A[2] I2=$abc$47211$n591 I3=$false O=$abc$47211$n1242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1247_1 I1=$abc$47211$n1248 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1246
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][3] I1=$abc$47211$n809 I2=$abc$47211$n1229 I3=$false O=$abc$47211$n1247_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][3] I1=cpu1.operand_A[3] I2=$abc$47211$n591 I3=$false O=$abc$47211$n1248
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1253 I1=$abc$47211$n1254 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1252
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][4] I1=$abc$47211$n825 I2=$abc$47211$n1229 I3=$false O=$abc$47211$n1253
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][4] I1=cpu1.operand_A[4] I2=$abc$47211$n591 I3=$false O=$abc$47211$n1254
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1259 I1=$abc$47211$n1260 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][5] I1=$abc$47211$n840 I2=$abc$47211$n1229 I3=$false O=$abc$47211$n1259
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][5] I1=cpu1.operand_A[5] I2=$abc$47211$n591 I3=$false O=$abc$47211$n1260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1265 I1=$abc$47211$n1266 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][6] I1=$abc$47211$n855 I2=$abc$47211$n1229 I3=$false O=$abc$47211$n1265
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][6] I1=cpu1.operand_A[6] I2=$abc$47211$n591 I3=$false O=$abc$47211$n1266
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1271 I1=$abc$47211$n1272 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1270
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][7] I1=$abc$47211$n870 I2=$abc$47211$n1229 I3=$false O=$abc$47211$n1271
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][7] I1=cpu1.operand_A[7] I2=$abc$47211$n591 I3=$false O=$abc$47211$n1272
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$47211$n1281_1 I1=cpu1.opcode_alu[6] I2=$abc$47211$n1275 I3=$false O=$abc$47211$n2717
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$47211$n1280 I2=$abc$47211$n1279 I3=$abc$47211$n1276 O=$abc$47211$n1275
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$47211$n1278 I1=cpu1.opcode_alu[3] I2=$abc$47211$n1277_1 I3=cpu1.opcode_alu[11] O=$abc$47211$n1276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$47211$n1389 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$false O=$abc$47211$n1277_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n1394 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$false O=$abc$47211$n1278
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n1402 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=cpu1.opcode_alu[7] O=$abc$47211$n1279
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$47211$n1407 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$false O=$abc$47211$n1280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$47211$n1282 I1=$abc$47211$n1283 I2=$false I3=$false O=$abc$47211$n1281_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_A_alu[4] I2=cpu1.operand_A_alu[5] I3=cpu1.operand_A_alu[6] O=$abc$47211$n1282
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.operand_A_alu[1] I2=cpu1.operand_A_alu[2] I3=cpu1.operand_A_alu[7] O=$abc$47211$n1283
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$false I3=$false O=$abc$47211$n1289
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$abc$47211$n1407 I3=$false O=$abc$47211$n1290
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$47211$n1294 I1=cpu1.opcode_alu[10] I2=$false I3=$false O=$abc$47211$n1293
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$47211$n1295 I1=$abc$47211$n1296 I2=$false I3=$false O=$abc$47211$n1294
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_A_alu[4] I2=cpu1.operand_A_alu[5] I3=cpu1.operand_A_alu[6] O=$abc$47211$n1295
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_A_alu[0] I2=cpu1.operand_A_alu[1] I3=cpu1.operand_A_alu[2] O=$abc$47211$n1296
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$47211$n1301 I1=cpu1.opcode_alu[10] I2=$abc$47211$n1313_1 I3=$abc$47211$n1315 O=$abc$47211$n1300
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=cpu1.opcode_alu[11] I1=$abc$47211$n1304 I2=$abc$47211$n1302 I3=$abc$47211$n1311 O=$abc$47211$n1301
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$47211$n2775 I1=$abc$47211$n1303 I2=$abc$47211$n1278 I3=cpu1.opcode_alu[3] O=$abc$47211$n1302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n2777 I1=$abc$47211$n2776 I2=$abc$47211$n1289 I3=$abc$47211$n1394 O=$abc$47211$n1303
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1306 I1=$abc$47211$n1305 I2=$abc$47211$n1307_1 I3=cpu1.opcode_alu[3] O=$abc$47211$n1304
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$47211$n2787 I1=$abc$47211$n2788 I2=$abc$47211$n1280 I3=$abc$47211$n1290 O=$abc$47211$n1305
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$47211$n2786 I1=$abc$47211$n1280 I2=cpu1.opcode_alu[7] I3=cpu1.opcode_alu[0] O=$abc$47211$n1306
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$47211$n1308 I1=$abc$47211$n1309 I2=$abc$47211$n1310 I3=cpu1.opcode_alu[7] O=$abc$47211$n1307_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$47211$n1402 I1=$abc$47211$n2781 I2=cpu1.operand_A_alu[7] I3=cpu1.operand_B_alu[7] O=$abc$47211$n1308
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$47211$n2782 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$abc$47211$n1402 O=$abc$47211$n1309
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101010000010101
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$abc$47211$n2783 I3=$abc$47211$n1402 O=$abc$47211$n1310
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$47211$n2769 I1=$abc$47211$n1312 I2=$abc$47211$n1277_1 I3=cpu1.opcode_alu[11] O=$abc$47211$n1311
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$47211$n2771 I1=$abc$47211$n2770 I2=$abc$47211$n1289 I3=$abc$47211$n1389 O=$abc$47211$n1312
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n2765 I1=$abc$47211$n1314 I2=cpu1.opcode_alu[6] I3=$false O=$abc$47211$n1313_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$47211$n1294 I1=cpu1.opcode_alu[10] I2=$false I3=$false O=$abc$47211$n1314
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n2762 I1=$abc$47211$n1316 I2=cpu1.opcode_alu[2] I3=$false O=$abc$47211$n1315
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$47211$n1281_1 I1=cpu1.opcode_alu[6] I2=$false I3=$false O=$abc$47211$n1316
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.opcode_alu[5] I1=cpu1.operand_A_alu[0] I2=cpu1.operand_B_alu[0] I3=cpu1.opcode_alu[13] O=$abc$47211$n1319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.opcode_alu[13] I2=$false I3=$false O=$abc$47211$n1320
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.opcode_alu[4] I1=cpu1.carry I2=cpu1.opcode_alu[12] I3=$false O=$abc$47211$n1324
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$47211$n1345 I1=$abc$47211$n1326 I2=cpu1.carry I3=cpu1.opcode_alu[12] O=$abc$47211$n2790
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$47211$n1327 I1=$abc$47211$n1342 I2=$abc$47211$n1343 I3=$abc$47211$n1344 O=$abc$47211$n1326
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$47211$n1328 I1=$abc$47211$n1340 I2=$abc$47211$n1341 I3=$abc$47211$n1338 O=$abc$47211$n1327
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$47211$n1330 I1=$abc$47211$n1337 I2=$abc$47211$n1329 I3=cpu1.opcode_alu[2] O=$abc$47211$n1328
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$47211$n2802 I1=$abc$47211$n1316 I2=$false I3=$false O=$abc$47211$n1329
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n1336 I1=$abc$47211$n1331 I2=cpu1.opcode_alu[10] I3=$false O=$abc$47211$n1330
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=cpu1.opcode_alu[3] I1=$abc$47211$n1332 I2=cpu1.opcode_alu[11] I3=$abc$47211$n1335 O=$abc$47211$n1331
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$47211$n1334_1 I1=cpu1.operand_A_alu[7] I2=cpu1.operand_B_alu[7] I3=$abc$47211$n1333 O=$abc$47211$n1332
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101000
.gate SB_LUT4 I0=cpu1.opcode_alu[7] I1=cpu1.opcode_alu[0] I2=$false I3=$false O=$abc$47211$n1333
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$47211$n1407 I1=$abc$47211$n1402 I2=cpu1.opcode_alu[7] I3=$false O=$abc$47211$n1334_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=$abc$47211$n1394 I2=cpu1.operand_B_alu[7] I3=cpu1.opcode_alu[3] O=$abc$47211$n1335
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000100000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$abc$47211$n1389 I3=cpu1.opcode_alu[11] O=$abc$47211$n1336
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001000000000
.gate SB_LUT4 I0=$abc$47211$n2805 I1=$abc$47211$n1314 I2=cpu1.opcode_alu[6] I3=$false O=$abc$47211$n1337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.opcode_alu[5] I1=$abc$47211$n2991 I2=cpu1.opcode_alu[13] I3=$false O=$abc$47211$n1338
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$false I3=$false O=$abc$47211$n2991
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.operand_B_alu[7] I1=cpu1.operand_A_alu[7] I2=cpu1.opcode_alu[2] I3=cpu1.opcode_alu[9] O=$abc$47211$n1340
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=cpu1.operand_B_alu[7] I1=cpu1.operand_A_alu[7] I2=cpu1.opcode_alu[9] I3=cpu1.opcode_alu[5] O=$abc$47211$n1341
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_A_alu[7] I2=cpu1.opcode_alu[1] I3=$false O=$abc$47211$n1342
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[6] I2=cpu1.opcode_alu[8] I3=$false O=$abc$47211$n1343
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[0] I2=cpu1.opcode_alu[4] I3=$false O=$abc$47211$n1344
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[6] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$47211$n1345
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n1362_1 I1=$abc$47211$n1765 I2=cpu1.operand_A_alu[2] I3=cpu1.opcode_alu[12] O=$abc$47211$n2818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=cpu1.operand_A_alu[1] I1=cpu1.operand_B_alu[1] I2=cpu1.opcode_alu[9] I3=cpu1.opcode_alu[5] O=$abc$47211$n1359_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$47211$n1362_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n1378 I1=$abc$47211$n1364 I2=cpu1.operand_A_alu[3] I3=cpu1.opcode_alu[12] O=$abc$47211$n2820
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$47211$n1365 I1=$abc$47211$n1375 I2=$abc$47211$n1376 I3=$abc$47211$n1377 O=$abc$47211$n1364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$47211$n2981 I1=$abc$47211$n1739 I2=cpu1.opcode_alu[13] I3=cpu1.opcode_alu[5] O=$abc$47211$n1365
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$47211$n1452 I1=$abc$47211$n1314 I2=$abc$47211$n1368_1 I3=cpu1.opcode_alu[6] O=$abc$47211$n1367
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$47211$n1461 I1=cpu1.opcode_alu[11] I2=$abc$47211$n1369 I3=cpu1.opcode_alu[10] O=$abc$47211$n1368_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$47211$n1474 I1=$abc$47211$n1370 I2=cpu1.opcode_alu[11] I3=cpu1.opcode_alu[3] O=$abc$47211$n1369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$47211$n1498 I2=$abc$47211$n1487 I3=cpu1.opcode_alu[7] O=$abc$47211$n1370
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$47211$n2898 I1=$abc$47211$n1316 I2=cpu1.opcode_alu[2] I3=$false O=$abc$47211$n1371_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_A_alu[2] I1=cpu1.operand_B_alu[2] I2=$false I3=$false O=$abc$47211$n2981
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_A_alu[2] I2=cpu1.opcode_alu[1] I3=$false O=$abc$47211$n1375
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[1] I2=cpu1.opcode_alu[8] I3=$false O=$abc$47211$n1376
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[3] I2=cpu1.opcode_alu[4] I3=$false O=$abc$47211$n1377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[1] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$47211$n1378
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n1395 I1=$abc$47211$n1380 I2=cpu1.operand_A_alu[4] I3=cpu1.opcode_alu[12] O=$abc$47211$n2822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$47211$n1381 I1=cpu1.opcode_alu[1] I2=$abc$47211$n1393 I3=$abc$47211$n1394_1 O=$abc$47211$n1380
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$47211$n1391 I1=$abc$47211$n1382 I2=cpu1.operand_A_alu[3] I3=cpu1.opcode_alu[13] O=$abc$47211$n1381
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$47211$n1743 I1=$abc$47211$n1388 I2=$abc$47211$n1389_1 I3=$abc$47211$n1390 O=$abc$47211$n1382
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$47211$n1424 I1=$abc$47211$n1316 I2=cpu1.opcode_alu[2] I3=$false O=$abc$47211$n1388
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_B_alu[3] I1=cpu1.operand_A_alu[3] I2=cpu1.opcode_alu[2] I3=cpu1.opcode_alu[9] O=$abc$47211$n1389_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_B_alu[3] I2=cpu1.opcode_alu[9] I3=cpu1.opcode_alu[5] O=$abc$47211$n1390
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$47211$n2983 I1=cpu1.opcode_alu[5] I2=$false I3=$false O=$abc$47211$n1391
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_B_alu[3] I2=$false I3=$false O=$abc$47211$n2983
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[2] I2=cpu1.opcode_alu[8] I3=$false O=$abc$47211$n1393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[4] I2=cpu1.opcode_alu[4] I3=$false O=$abc$47211$n1394_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[2] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$47211$n1395
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n1412 I1=$abc$47211$n1397_1 I2=cpu1.operand_A_alu[5] I3=cpu1.opcode_alu[12] O=$abc$47211$n2824
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$47211$n1398 I1=cpu1.opcode_alu[1] I2=$abc$47211$n1410 I3=$abc$47211$n1411 O=$abc$47211$n1397_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$47211$n1408 I1=$abc$47211$n1399 I2=cpu1.operand_A_alu[4] I3=cpu1.opcode_alu[13] O=$abc$47211$n1398
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$47211$n1747 I1=$abc$47211$n1405 I2=$abc$47211$n1406 I3=$abc$47211$n1407_1 O=$abc$47211$n1399
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$47211$n1426 I1=$abc$47211$n1316 I2=cpu1.opcode_alu[2] I3=$false O=$abc$47211$n1405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_B_alu[4] I1=cpu1.operand_A_alu[4] I2=cpu1.opcode_alu[2] I3=cpu1.opcode_alu[9] O=$abc$47211$n1406
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=cpu1.operand_A_alu[4] I1=cpu1.operand_B_alu[4] I2=cpu1.opcode_alu[9] I3=cpu1.opcode_alu[5] O=$abc$47211$n1407_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$47211$n2985 I1=cpu1.opcode_alu[5] I2=$false I3=$false O=$abc$47211$n1408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.operand_A_alu[4] I1=cpu1.operand_B_alu[4] I2=$false I3=$false O=$abc$47211$n2985
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[3] I2=cpu1.opcode_alu[8] I3=$false O=$abc$47211$n1410
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[5] I2=cpu1.opcode_alu[4] I3=$false O=$abc$47211$n1411
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$47211$n1412
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n1429 I1=$abc$47211$n1414 I2=cpu1.operand_A_alu[6] I3=cpu1.opcode_alu[12] O=$abc$47211$n2826
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$47211$n1415 I1=cpu1.opcode_alu[1] I2=$abc$47211$n1427 I3=$abc$47211$n1428_1 O=$abc$47211$n1414
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$47211$n1425 I1=$abc$47211$n1416 I2=cpu1.operand_A_alu[5] I3=cpu1.opcode_alu[13] O=$abc$47211$n1415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$47211$n1751 I1=$abc$47211$n1422 I2=$abc$47211$n1423 I3=$abc$47211$n1424_1 O=$abc$47211$n1416
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$47211$n1428 I1=$abc$47211$n1316 I2=cpu1.opcode_alu[2] I3=$false O=$abc$47211$n1422
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_B_alu[5] I1=cpu1.operand_A_alu[5] I2=cpu1.opcode_alu[2] I3=cpu1.opcode_alu[9] O=$abc$47211$n1423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=cpu1.operand_A_alu[5] I1=cpu1.operand_B_alu[5] I2=cpu1.opcode_alu[9] I3=cpu1.opcode_alu[5] O=$abc$47211$n1424_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$47211$n2987 I1=cpu1.opcode_alu[5] I2=$false I3=$false O=$abc$47211$n1425
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.operand_A_alu[5] I1=cpu1.operand_B_alu[5] I2=$false I3=$false O=$abc$47211$n2987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[4] I2=cpu1.opcode_alu[8] I3=$false O=$abc$47211$n1427
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[6] I2=cpu1.opcode_alu[4] I3=$false O=$abc$47211$n1428_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[4] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$47211$n1429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n1446 I1=$abc$47211$n1431 I2=cpu1.operand_A_alu[7] I3=cpu1.opcode_alu[12] O=$abc$47211$n2828
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$47211$n1432 I1=cpu1.opcode_alu[1] I2=$abc$47211$n1444 I3=$abc$47211$n1445 O=$abc$47211$n1431
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$47211$n1442 I1=$abc$47211$n1433 I2=cpu1.operand_A_alu[6] I3=cpu1.opcode_alu[13] O=$abc$47211$n1432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$47211$n1755 I1=$abc$47211$n1439 I2=$abc$47211$n1440 I3=$abc$47211$n1441 O=$abc$47211$n1433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$47211$n1430 I1=$abc$47211$n1316 I2=cpu1.opcode_alu[2] I3=$false O=$abc$47211$n1439
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_B_alu[6] I1=cpu1.operand_A_alu[6] I2=cpu1.opcode_alu[2] I3=cpu1.opcode_alu[9] O=$abc$47211$n1440
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=cpu1.operand_A_alu[6] I1=cpu1.operand_B_alu[6] I2=cpu1.opcode_alu[9] I3=cpu1.opcode_alu[5] O=$abc$47211$n1441
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$47211$n2989 I1=cpu1.opcode_alu[5] I2=$false I3=$false O=$abc$47211$n1442
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.operand_A_alu[6] I1=cpu1.operand_B_alu[6] I2=$false I3=$false O=$abc$47211$n2989
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[5] I2=cpu1.opcode_alu[8] I3=$false O=$abc$47211$n1444
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[7] I2=cpu1.opcode_alu[4] I3=$false O=$abc$47211$n1445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[5] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$47211$n1446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n1454_1 I1=$abc$47211$n1455_1 I2=$abc$47211$n1448 I3=$abc$47211$n1453_1 O=$abc$47211$n2930
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$47211$n1449 I1=$abc$47211$n1450 I2=$abc$47211$n1451 I3=$abc$47211$n1452_1 O=$abc$47211$n1448
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$47211$n952 I1=$abc$47211$n950 I2=$abc$47211$n630 I3=$abc$47211$n673 O=$abc$47211$n1449
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n1149 I1=$abc$47211$n1147 I2=$abc$47211$n630 I3=$abc$47211$n576_1 O=$abc$47211$n1450
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n1001_1 I1=$abc$47211$n999 I2=$abc$47211$n630 I3=$abc$47211$n594 O=$abc$47211$n1451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n1050 I1=$abc$47211$n1048 I2=$abc$47211$n630 I3=$abc$47211$n646 O=$abc$47211$n1452_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n756 I1=$abc$47211$n612 I2=$abc$47211$n768 I3=$abc$47211$n586 O=$abc$47211$n1453_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1230 I1=$abc$47211$n1228 I2=$abc$47211$n630 I3=$abc$47211$n591 O=$abc$47211$n1454_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n1100 I1=$abc$47211$n1097 I2=$abc$47211$n630 I3=$abc$47211$n1099 O=$abc$47211$n1455_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n1457 I1=$abc$47211$n1460 I2=$abc$47211$n1463_1 I3=$abc$47211$n1464 O=$abc$47211$n2931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n1459_1 I1=$abc$47211$n594 I2=$abc$47211$n1458_1 I3=$abc$47211$n673 O=$abc$47211$n1457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n958 I1=$abc$47211$n957 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1458_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1007 I1=$abc$47211$n1006 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1459_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1462 I1=$abc$47211$n591 I2=$abc$47211$n1461_1 I3=$abc$47211$n1099 O=$abc$47211$n1460
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1106 I1=$abc$47211$n1105 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1461_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1236 I1=$abc$47211$n1235_1 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1462
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n775 I1=$abc$47211$n612 I2=$abc$47211$n786 I3=$abc$47211$n586 O=$abc$47211$n1463_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1466 I1=$abc$47211$n576_1 I2=$abc$47211$n1465_1 I3=$abc$47211$n646 O=$abc$47211$n1464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1056 I1=$abc$47211$n1055 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1465_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1155 I1=$abc$47211$n1154 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1466
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1474_1 I1=$abc$47211$n1471_1 I2=$abc$47211$n1468 I3=$abc$47211$n1475 O=$abc$47211$n2932
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$47211$n1470 I1=$abc$47211$n576_1 I2=$abc$47211$n1469_1 I3=$abc$47211$n673 O=$abc$47211$n1468
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n964 I1=$abc$47211$n963 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1469_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1161_1 I1=$abc$47211$n1160_1 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1470
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1473 I1=$abc$47211$n1099 I2=$abc$47211$n1472_1 I3=$abc$47211$n594 O=$abc$47211$n1471_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1013 I1=$abc$47211$n1012 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1472_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1112 I1=$abc$47211$n1111 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1473
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n791 I1=$abc$47211$n612 I2=$false I3=$false O=$abc$47211$n1474_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$47211$n586 I1=$abc$47211$n802 I2=$abc$47211$n1477 I3=$abc$47211$n1476_1 O=$abc$47211$n1475
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$47211$n1242 I1=$abc$47211$n1241_1 I2=$abc$47211$n630 I3=$abc$47211$n591 O=$abc$47211$n1476_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n1062 I1=$abc$47211$n1061 I2=$abc$47211$n630 I3=$abc$47211$n646 O=$abc$47211$n1477
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$47211$n1479 I1=$abc$47211$n1481 I2=$abc$47211$n1484_1 I3=$abc$47211$n1487_1 O=$abc$47211$n2933
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n1480_1 I1=$abc$47211$n591 I2=$abc$47211$n818 I3=$abc$47211$n586 O=$abc$47211$n1479
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1248 I1=$abc$47211$n1247_1 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1480_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1483 I1=$abc$47211$n646 I2=$abc$47211$n1482_1 I3=$abc$47211$n673 O=$abc$47211$n1481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n970 I1=$abc$47211$n969_1 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1482_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1068 I1=$abc$47211$n1067 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1483
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1486 I1=$abc$47211$n576_1 I2=$abc$47211$n1485_1 I3=$abc$47211$n1099 O=$abc$47211$n1484_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1118 I1=$abc$47211$n1117 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1485_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1167 I1=$abc$47211$n1166 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1486
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1488 I1=$abc$47211$n594 I2=$abc$47211$n807 I3=$abc$47211$n612 O=$abc$47211$n1487_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1019_1 I1=$abc$47211$n1018 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1488
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1490 I1=$abc$47211$n1492 I2=$abc$47211$n1494 I3=$abc$47211$n1497_1 O=$abc$47211$n2934
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n1491_1 I1=$abc$47211$n594 I2=$abc$47211$n823 I3=$abc$47211$n612 O=$abc$47211$n1490
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1025_1 I1=$abc$47211$n1024 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1491_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1493_1 I1=$abc$47211$n646 I2=$abc$47211$n833 I3=$abc$47211$n586 O=$abc$47211$n1492
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1074 I1=$abc$47211$n1073 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1493_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1496_1 I1=$abc$47211$n576_1 I2=$abc$47211$n1495_1 I3=$abc$47211$n673 O=$abc$47211$n1494
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n976 I1=$abc$47211$n975 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1495_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1173 I1=$abc$47211$n1172 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1496_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1499_1 I1=$abc$47211$n591 I2=$abc$47211$n1498_1 I3=$abc$47211$n1099 O=$abc$47211$n1497_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1124 I1=$abc$47211$n1123 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1498_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1254 I1=$abc$47211$n1253 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1499_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1501_1 I1=$abc$47211$n1504_1 I2=$abc$47211$n1507_1 I3=$abc$47211$n1510_1 O=$abc$47211$n2935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n1503_1 I1=$abc$47211$n646 I2=$abc$47211$n1502_1 I3=$abc$47211$n673 O=$abc$47211$n1501_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n982 I1=$abc$47211$n981 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1502_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1080 I1=$abc$47211$n1079 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1503_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1506_1 I1=$abc$47211$n576_1 I2=$abc$47211$n1505_1 I3=$abc$47211$n1099 O=$abc$47211$n1504_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1130 I1=$abc$47211$n1129 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1505_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1179 I1=$abc$47211$n1178 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1506_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1509_1 I1=$abc$47211$n591 I2=$abc$47211$n1508_1 I3=$abc$47211$n594 O=$abc$47211$n1507_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1031 I1=$abc$47211$n1030 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1508_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1260 I1=$abc$47211$n1259 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1509_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1595 I1=$abc$47211$n586 I2=$abc$47211$n838 I3=$abc$47211$n612 O=$abc$47211$n1510_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1512 I1=$abc$47211$n1514 I2=$abc$47211$n1517 I3=$abc$47211$n1519 O=$abc$47211$n2936
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n1513 I1=$abc$47211$n1099 I2=$abc$47211$n863 I3=$abc$47211$n586 O=$abc$47211$n1512
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1136 I1=$abc$47211$n1135 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1513
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1516 I1=$abc$47211$n591 I2=$abc$47211$n1515 I3=$abc$47211$n646 O=$abc$47211$n1514
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1086 I1=$abc$47211$n1085 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1515
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1266 I1=$abc$47211$n1265 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1516
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1518 I1=$abc$47211$n594 I2=$abc$47211$n853 I3=$abc$47211$n612 O=$abc$47211$n1517
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1037 I1=$abc$47211$n1036 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1518
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1521 I1=$abc$47211$n576_1 I2=$abc$47211$n1520 I3=$abc$47211$n673 O=$abc$47211$n1519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n988 I1=$abc$47211$n987 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1520
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1185 I1=$abc$47211$n1184 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1523 I1=$abc$47211$n1525 I2=$abc$47211$n1528 I3=$abc$47211$n1530 O=$abc$47211$n2937
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$47211$n1524 I1=$abc$47211$n646 I2=$abc$47211$n877 I3=$abc$47211$n586 O=$abc$47211$n1523
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1092 I1=$abc$47211$n1091 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1524
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1527_1 I1=$abc$47211$n591 I2=$abc$47211$n1526 I3=$abc$47211$n594 O=$abc$47211$n1525
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1043_1 I1=$abc$47211$n1042_1 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1526
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1272 I1=$abc$47211$n1271 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1527_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1529_1 I1=$abc$47211$n673 I2=$abc$47211$n868 I3=$abc$47211$n612 O=$abc$47211$n1528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n994 I1=$abc$47211$n993 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1529_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1532 I1=$abc$47211$n576_1 I2=$abc$47211$n1531_1 I3=$abc$47211$n1099 O=$abc$47211$n1530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$47211$n1142 I1=$abc$47211$n1141 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1531_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n1191 I1=$abc$47211$n1190 I2=$abc$47211$n630 I3=$false O=$abc$47211$n1532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.borrow I2=cpu1.operand_B_alu[0] I3=$false O=$abc$47211$n2964
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=cpu1.operand_A_alu[2] I1=cpu1.operand_B_alu[2] I2=$false I3=$false O=$abc$47211$n2968
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_B_alu[3] I2=$false I3=$false O=$abc$47211$n2970
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[4] I1=cpu1.operand_B_alu[4] I2=$false I3=$false O=$abc$47211$n2972
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[5] I1=cpu1.operand_B_alu[5] I2=$false I3=$false O=$abc$47211$n2974
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[6] I1=cpu1.operand_B_alu[6] I2=$false I3=$false O=$abc$47211$n2976
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.borrow I2=cpu1.operand_B_alu[0] I3=$false O=$abc$47211$n2978
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=cpu1.operand_B_alu[7] I1=$false I2=$false I3=$false O=$abc$47211$n1400
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rst_cpu I1=$false I2=$false I3=$false O=$abc$47211$n1655
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.temp_state2 I1=$false I2=$false I3=$false O=$abc$47211$n1721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[0] I1=$false I2=$false I3=$false O=$abc$47211$n2939
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[1] I1=$false I2=$false I3=$false O=$abc$47211$n2941
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[2] I1=$false I2=$false I3=$false O=$abc$47211$n2943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[3] I1=$false I2=$false I3=$false O=$abc$47211$n2945
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[4] I1=$false I2=$false I3=$false O=$abc$47211$n2947
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[5] I1=$false I2=$false I3=$false O=$abc$47211$n2949
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[6] I1=$false I2=$false I3=$false O=$abc$47211$n2951
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clk_wrapper I1=$false I2=$false I3=$false O=$0\clk_wrapper[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clk_cpu I1=$false I2=$false I3=$false O=$0\clk_cpu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[1] I1=$false I2=$false I3=$false O=$abc$47211$n2979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=cpu1.program_counter[1] I2=cpu1.program_counter[3] I3=cpu1.program_counter[2] O=$abc$47211$n1558_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100001110000
.gate SB_LUT4 I0=$abc$47211$n1558_1 I1=$abc$47211$n555_1 I2=$false I3=$false O=$abc$47211$n1559_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$47211$n1560 I1=$abc$47211$n2917 I2=$abc$47211$n601 I3=$abc$47211$n471 O=$abc$47211$n1560_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000000100
.gate SB_LUT4 I0=$abc$47211$n1559 I1=$abc$47211$n1560_1 I2=$abc$47211$n454 I3=$abc$47211$n473 O=$abc$47211$n1561_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu1.temp_state2 I1=cpu1.state[2] I2=cpu1.state[4] I3=$abc$47211$n619 O=$abc$47211$n1562
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$47211$n625 I1=$abc$47211$n632 I2=rst_cpu I3=$abc$47211$n1562 O=$abc$47211$n1040
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=cpu1.operand_A_out[0] I1=cpu1.borrow_out_cpu I2=$2\data_type[2:0][1] I3=$2\data_type[2:0][2] O=$abc$47211$n1565_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=cpu1.operand_B_out[0] I1=$2\data_type[2:0][0] I2=$2\data_type[2:0][1] I3=$false O=$abc$47211$n1566_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=cpu1.opcode[0] I1=$abc$47211$n1565_1 I2=$2\data_type[2:0][1] I3=$abc$47211$n1566_1 O=$abc$47211$n1567
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110010001010
.gate SB_LUT4 I0=$abc$47211$n1757 I1=cpu1.pc_out[0] I2=$abc$47211$n695 I3=$false O=$0\data_out[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[5][0] I1=cpu1.registers[7][0] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1570
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu1.registers[3][0] I1=cpu1.registers[1][0] I2=cpu1.this_instr[2] I3=$abc$47211$n1570 O=$abc$47211$n1571_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[2][0] I1=cpu1.registers[0][0] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1572_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[4][0] I1=$abc$47211$n1572_1 I2=cpu1.this_instr[2] I3=$false O=$abc$47211$n1573
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111100
.gate SB_LUT4 I0=$abc$47211$n1573 I1=$abc$47211$n1571_1 I2=cpu1.this_instr[0] I3=$false O=$abc$47211$n1574_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[5][1] I1=cpu1.registers[7][1] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1575_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu1.registers[3][1] I1=cpu1.registers[1][1] I2=cpu1.this_instr[2] I3=$abc$47211$n1575_1 O=$abc$47211$n1576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[2][1] I1=cpu1.registers[0][1] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1577_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[4][1] I1=$abc$47211$n1577_1 I2=cpu1.this_instr[2] I3=$false O=$abc$47211$n1578_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111100
.gate SB_LUT4 I0=$abc$47211$n1578_1 I1=$abc$47211$n1576 I2=cpu1.this_instr[0] I3=$false O=$abc$47211$n1579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[5][2] I1=cpu1.registers[7][2] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1580_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu1.registers[3][2] I1=cpu1.registers[1][2] I2=cpu1.this_instr[2] I3=$abc$47211$n1580_1 O=$abc$47211$n1581_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[2][2] I1=cpu1.registers[0][2] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1582
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[4][2] I1=$abc$47211$n1582 I2=cpu1.this_instr[2] I3=$false O=$abc$47211$n1583_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111100
.gate SB_LUT4 I0=$abc$47211$n1583_1 I1=$abc$47211$n1581_1 I2=cpu1.this_instr[0] I3=$false O=$abc$47211$n1584_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[5][3] I1=cpu1.registers[7][3] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu1.registers[3][3] I1=cpu1.registers[1][3] I2=cpu1.this_instr[2] I3=$abc$47211$n1585 O=$abc$47211$n1586_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[2][3] I1=cpu1.registers[0][3] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1587_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[4][3] I1=$abc$47211$n1587_1 I2=cpu1.this_instr[2] I3=$false O=$abc$47211$n1588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111100
.gate SB_LUT4 I0=$abc$47211$n1588 I1=$abc$47211$n1586_1 I2=cpu1.this_instr[0] I3=$false O=$abc$47211$n1589_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[0][4] I1=cpu1.registers[4][4] I2=cpu1.this_instr[0] I3=cpu1.this_instr[2] O=$abc$47211$n1590
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=cpu1.registers[5][4] I1=$abc$47211$n1590 I2=cpu1.this_instr[0] I3=$false O=$abc$47211$n1591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111100
.gate SB_LUT4 I0=cpu1.registers[3][4] I1=cpu1.registers[1][4] I2=$abc$47211$n1590 I3=cpu1.this_instr[1] O=$abc$47211$n1592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=$abc$47211$n1592 I1=$abc$47211$n1591 I2=$abc$47211$n831 I3=$false O=$abc$47211$n1593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$47211$n849 I1=cpu1.registers[0][5] I2=$abc$47211$n630 I3=$false O=$abc$47211$n1594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$47211$n840 I1=$abc$47211$n1594 I2=$abc$47211$n770 I3=$abc$47211$n630 O=$abc$47211$n1595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110010100011
.gate SB_LUT4 I0=cpu1.registers[4][6] I1=cpu1.registers[5][6] I2=cpu1.this_instr[1] I3=cpu1.this_instr[0] O=$abc$47211$n1596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=cpu1.registers[7][6] I1=$abc$47211$n1596 I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$47211$n1597
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100110000
.gate SB_LUT4 I0=cpu1.registers[1][6] I1=$abc$47211$n761 I2=cpu1.registers[0][6] I3=$abc$47211$n620 O=$abc$47211$n1598
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[2][6] I1=cpu1.registers[3][6] I2=cpu1.this_instr[0] I3=$false O=$abc$47211$n1599_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1599_1 I1=$abc$47211$n1597 I2=cpu1.this_instr[2] I3=$abc$47211$n1598 O=$abc$47211$n1600
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100011100000000
.gate SB_LUT4 I0=$abc$47211$n769 I1=$abc$47211$n771 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[0][0] I1=$abc$47211$n1601 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$abc$47211$n892 I1=$abc$47211$n1602 I2=cpu1.alu1.result_out[0] I3=$abc$47211$n653 O=$abc$47211$n1828
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$47211$n787 I1=$abc$47211$n788 I2=$abc$47211$n630 I3=$abc$47211$n580 O=$abc$47211$n1604
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[0][1] I1=$abc$47211$n1604 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1605
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$abc$47211$n897 I1=$abc$47211$n1605 I2=cpu1.alu1.result_out[1] I3=$abc$47211$n653 O=$abc$47211$n1831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[1][0] I2=$abc$47211$n655 I3=$abc$47211$n673 O=$abc$47211$n1607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n949 I1=$abc$47211$n1607 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1876
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[1][1] I2=$abc$47211$n655 I3=$abc$47211$n673 O=$abc$47211$n1609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n956 I1=$abc$47211$n1609 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1879
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[1][2] I2=$abc$47211$n655 I3=$abc$47211$n673 O=$abc$47211$n1611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n962 I1=$abc$47211$n1611 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1882
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[1][3] I2=$abc$47211$n655 I3=$abc$47211$n673 O=$abc$47211$n1613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n968 I1=$abc$47211$n1613 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1885
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[1][4] I2=$abc$47211$n655 I3=$abc$47211$n673 O=$abc$47211$n1615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n974 I1=$abc$47211$n1615 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1888
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[1][5] I2=$abc$47211$n655 I3=$abc$47211$n673 O=$abc$47211$n1617
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n980 I1=$abc$47211$n1617 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[1][6] I2=$abc$47211$n655 I3=$abc$47211$n673 O=$abc$47211$n1619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n986 I1=$abc$47211$n1619 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1894
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[1][7] I2=$abc$47211$n655 I3=$abc$47211$n673 O=$abc$47211$n1621
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n992 I1=$abc$47211$n1621 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1897
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[2][0] I2=$abc$47211$n594 I3=$abc$47211$n655 O=$abc$47211$n1623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n998 I1=$abc$47211$n1623 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[2][1] I2=$abc$47211$n594 I3=$abc$47211$n655 O=$abc$47211$n1625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1005 I1=$abc$47211$n1625 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[2][2] I2=$abc$47211$n594 I3=$abc$47211$n655 O=$abc$47211$n1627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1011 I1=$abc$47211$n1627 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1922
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[2][3] I2=$abc$47211$n594 I3=$abc$47211$n655 O=$abc$47211$n1629
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1017_1 I1=$abc$47211$n1629 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[2][4] I2=$abc$47211$n594 I3=$abc$47211$n655 O=$abc$47211$n1631
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1023 I1=$abc$47211$n1631 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1928
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[2][5] I2=$abc$47211$n594 I3=$abc$47211$n655 O=$abc$47211$n1633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1029 I1=$abc$47211$n1633 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[2][6] I2=$abc$47211$n594 I3=$abc$47211$n655 O=$abc$47211$n1635
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1035 I1=$abc$47211$n1635 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1934
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[2][7] I2=$abc$47211$n594 I3=$abc$47211$n655 O=$abc$47211$n1637
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1041_1 I1=$abc$47211$n1637 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1937
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[3][0] I2=$abc$47211$n646 I3=$abc$47211$n655 O=$abc$47211$n1639_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1047 I1=$abc$47211$n1639_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1956
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[3][1] I2=$abc$47211$n646 I3=$abc$47211$n655 O=$abc$47211$n1641_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1054 I1=$abc$47211$n1641_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1959
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[3][2] I2=$abc$47211$n646 I3=$abc$47211$n655 O=$abc$47211$n1643_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1060 I1=$abc$47211$n1643_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1962
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[3][3] I2=$abc$47211$n646 I3=$abc$47211$n655 O=$abc$47211$n1645_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1066 I1=$abc$47211$n1645_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1965
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[3][4] I2=$abc$47211$n646 I3=$abc$47211$n655 O=$abc$47211$n1647_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1072 I1=$abc$47211$n1647_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1968
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[3][5] I2=$abc$47211$n646 I3=$abc$47211$n655 O=$abc$47211$n1649_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1078 I1=$abc$47211$n1649_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[3][6] I2=$abc$47211$n646 I3=$abc$47211$n655 O=$abc$47211$n1651_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1084 I1=$abc$47211$n1651_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1974
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[3][7] I2=$abc$47211$n646 I3=$abc$47211$n655 O=$abc$47211$n1653_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1090 I1=$abc$47211$n1653_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[4][0] I2=$abc$47211$n655 I3=$abc$47211$n1099 O=$abc$47211$n1655_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1096 I1=$abc$47211$n1655_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1996
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[4][1] I2=$abc$47211$n655 I3=$abc$47211$n1099 O=$abc$47211$n1657_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1104 I1=$abc$47211$n1657_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n1999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[4][2] I2=$abc$47211$n655 I3=$abc$47211$n1099 O=$abc$47211$n1659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1110 I1=$abc$47211$n1659 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2002
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[4][3] I2=$abc$47211$n655 I3=$abc$47211$n1099 O=$abc$47211$n1661_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1116 I1=$abc$47211$n1661_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2005
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[4][4] I2=$abc$47211$n655 I3=$abc$47211$n1099 O=$abc$47211$n1663_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1122 I1=$abc$47211$n1663_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2008
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[4][5] I2=$abc$47211$n655 I3=$abc$47211$n1099 O=$abc$47211$n1665
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1128 I1=$abc$47211$n1665 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2011
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[4][6] I2=$abc$47211$n655 I3=$abc$47211$n1099 O=$abc$47211$n1667_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1134 I1=$abc$47211$n1667_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2014
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[4][7] I2=$abc$47211$n655 I3=$abc$47211$n1099 O=$abc$47211$n1669_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1140 I1=$abc$47211$n1669_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[5][0] I2=$abc$47211$n576_1 I3=$abc$47211$n655 O=$abc$47211$n1671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1146 I1=$abc$47211$n1671 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[5][1] I2=$abc$47211$n576_1 I3=$abc$47211$n655 O=$abc$47211$n1673_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1153 I1=$abc$47211$n1673_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2039
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[5][2] I2=$abc$47211$n576_1 I3=$abc$47211$n655 O=$abc$47211$n1675_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1159 I1=$abc$47211$n1675_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2042
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[5][3] I2=$abc$47211$n576_1 I3=$abc$47211$n655 O=$abc$47211$n1677
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1165 I1=$abc$47211$n1677 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2045
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[5][4] I2=$abc$47211$n576_1 I3=$abc$47211$n655 O=$abc$47211$n1679_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1171 I1=$abc$47211$n1679_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2048
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[5][5] I2=$abc$47211$n576_1 I3=$abc$47211$n655 O=$abc$47211$n1681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1177 I1=$abc$47211$n1681 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2051
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[5][6] I2=$abc$47211$n576_1 I3=$abc$47211$n655 O=$abc$47211$n1683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1183 I1=$abc$47211$n1683 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2054
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[5][7] I2=$abc$47211$n576_1 I3=$abc$47211$n655 O=$abc$47211$n1685
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1189 I1=$abc$47211$n1685 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2057
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[6][0] I2=$abc$47211$n612 I3=$abc$47211$n655 O=$abc$47211$n1687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1194 I1=cpu1.state[4] I2=$abc$47211$n1687 I3=$abc$47211$n655 O=$abc$47211$n2076
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[6][1] I2=$abc$47211$n612 I3=$abc$47211$n655 O=$abc$47211$n1689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1198 I1=cpu1.state[4] I2=$abc$47211$n1689 I3=$abc$47211$n655 O=$abc$47211$n2079
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[6][2] I2=$abc$47211$n612 I3=$abc$47211$n655 O=$abc$47211$n1691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1202 I1=cpu1.state[4] I2=$abc$47211$n1691 I3=$abc$47211$n655 O=$abc$47211$n2082
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[6][3] I2=$abc$47211$n612 I3=$abc$47211$n655 O=$abc$47211$n1693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1206 I1=cpu1.state[4] I2=$abc$47211$n1693 I3=$abc$47211$n655 O=$abc$47211$n2085
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[6][4] I2=$abc$47211$n612 I3=$abc$47211$n655 O=$abc$47211$n1695
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1210 I1=cpu1.state[4] I2=$abc$47211$n1695 I3=$abc$47211$n655 O=$abc$47211$n2088
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[6][5] I2=$abc$47211$n612 I3=$abc$47211$n655 O=$abc$47211$n1697
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1214 I1=cpu1.state[4] I2=$abc$47211$n1697 I3=$abc$47211$n655 O=$abc$47211$n2091
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[6][6] I2=$abc$47211$n612 I3=$abc$47211$n655 O=$abc$47211$n1699_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1218 I1=cpu1.state[4] I2=$abc$47211$n1699_1 I3=$abc$47211$n655 O=$abc$47211$n2094
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[6][7] I2=$abc$47211$n612 I3=$abc$47211$n655 O=$abc$47211$n1701_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1222 I1=cpu1.state[4] I2=$abc$47211$n1701_1 I3=$abc$47211$n655 O=$abc$47211$n2097
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[7][0] I2=$abc$47211$n591 I3=$abc$47211$n655 O=$abc$47211$n1703_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1227 I1=$abc$47211$n1703_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2116
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[7][1] I2=$abc$47211$n591 I3=$abc$47211$n655 O=$abc$47211$n1705_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1234 I1=$abc$47211$n1705_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2119
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[7][2] I2=$abc$47211$n591 I3=$abc$47211$n655 O=$abc$47211$n1707_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1240 I1=$abc$47211$n1707_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[7][3] I2=$abc$47211$n591 I3=$abc$47211$n655 O=$abc$47211$n1709_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1246 I1=$abc$47211$n1709_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[7][4] I2=$abc$47211$n591 I3=$abc$47211$n655 O=$abc$47211$n1711_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1252 I1=$abc$47211$n1711_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2128
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[7][5] I2=$abc$47211$n591 I3=$abc$47211$n655 O=$abc$47211$n1713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1258 I1=$abc$47211$n1713 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[7][6] I2=$abc$47211$n591 I3=$abc$47211$n655 O=$abc$47211$n1715_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1264 I1=$abc$47211$n1715_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2134
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[7][7] I2=$abc$47211$n591 I3=$abc$47211$n655 O=$abc$47211$n1717_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$47211$n1270 I1=$abc$47211$n1717_1 I2=$abc$47211$n655 I3=cpu1.state[4] O=$abc$47211$n2137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=$abc$47211$n1761 I2=cpu1.opcode_alu[12] I3=$false O=$abc$47211$n2726
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[1] I2=cpu1.opcode_alu[12] I3=$abc$47211$n1324 O=$abc$47211$n1724
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011111000000
.gate SB_LUT4 I0=cpu1.opcode_alu[4] I1=$abc$47211$n1729_1 I2=$abc$47211$n1724 I3=$abc$47211$n1324 O=$abc$47211$n2742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111110000
.gate SB_LUT4 I0=$abc$47211$n1320 I1=cpu1.operand_A_alu[7] I2=cpu1.opcode_alu[8] I3=cpu1.opcode_alu[1] O=$abc$47211$n1726
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[0] I3=cpu1.operand_B_alu[0] O=$abc$47211$n1727_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=$abc$47211$n1300 I1=cpu1.opcode_alu[5] I2=cpu1.opcode_alu[9] I3=$abc$47211$n1727_1 O=$abc$47211$n1728
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110111111100
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=$abc$47211$n1728 I2=$abc$47211$n1319 I3=$abc$47211$n1726 O=$abc$47211$n1729_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_B_alu[1] I2=cpu1.opcode_alu[5] I3=cpu1.operand_A_alu[1] O=$abc$47211$n1730
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100010101
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$47211$n1497 I2=$abc$47211$n1484 I3=cpu1.opcode_alu[7] O=$abc$47211$n1734
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[2] I3=cpu1.operand_B_alu[2] O=$abc$47211$n1738
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=$abc$47211$n1367 I1=$abc$47211$n1371_1 I2=$abc$47211$n1738 I3=cpu1.opcode_alu[9] O=$abc$47211$n1739
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$47211$n1499 I2=$abc$47211$n1489 I3=cpu1.opcode_alu[7] O=$abc$47211$n1740
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$47211$n1740 I1=$abc$47211$n1476 I2=cpu1.opcode_alu[3] I3=$false O=$abc$47211$n1741
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1741 I1=$abc$47211$n1463 I2=cpu1.opcode_alu[10] I3=cpu1.opcode_alu[11] O=$abc$47211$n1742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$47211$n1314 I1=$abc$47211$n1453 I2=cpu1.opcode_alu[6] I3=$abc$47211$n1742 O=$abc$47211$n1743
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$47211$n1500 I2=$abc$47211$n1491 I3=cpu1.opcode_alu[7] O=$abc$47211$n1744
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$47211$n1744 I1=$abc$47211$n1478 I2=cpu1.opcode_alu[3] I3=$false O=$abc$47211$n1745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1745 I1=$abc$47211$n1465 I2=cpu1.opcode_alu[10] I3=cpu1.opcode_alu[11] O=$abc$47211$n1746
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$47211$n1314 I1=$abc$47211$n1454 I2=cpu1.opcode_alu[6] I3=$abc$47211$n1746 O=$abc$47211$n1747
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$47211$n1501 I2=$abc$47211$n1493 I3=cpu1.opcode_alu[7] O=$abc$47211$n1748
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$47211$n1748 I1=$abc$47211$n1480 I2=cpu1.opcode_alu[3] I3=$false O=$abc$47211$n1749
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1749 I1=$abc$47211$n1467 I2=cpu1.opcode_alu[10] I3=cpu1.opcode_alu[11] O=$abc$47211$n1750
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$47211$n1314 I1=$abc$47211$n1455 I2=cpu1.opcode_alu[6] I3=$abc$47211$n1750 O=$abc$47211$n1751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$47211$n1502 I2=$abc$47211$n1495 I3=cpu1.opcode_alu[7] O=$abc$47211$n1752
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$47211$n1752 I1=$abc$47211$n1482 I2=cpu1.opcode_alu[3] I3=$false O=$abc$47211$n1753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$47211$n1753 I1=$abc$47211$n1469 I2=cpu1.opcode_alu[10] I3=cpu1.opcode_alu[11] O=$abc$47211$n1754
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$47211$n1314 I1=$abc$47211$n1456 I2=cpu1.opcode_alu[6] I3=$abc$47211$n1754 O=$abc$47211$n1755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu1.result_out_cpu[0] I1=$2\data_type[2:0][1] I2=$2\data_type[2:0][2] I3=$2\data_type[2:0][0] O=$abc$47211$n1756
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010011111100
.gate SB_LUT4 I0=cpu1.carry_out_cpu I1=$abc$47211$n1567 I2=$2\data_type[2:0][1] I3=$abc$47211$n1756 O=$abc$47211$n1757
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111100
.gate SB_LUT4 I0=$abc$47211$n1394 I1=cpu1.opcode_alu[3] I2=$abc$47211$n1389 I3=cpu1.opcode_alu[11] O=$abc$47211$n1758
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$47211$n1402 I1=cpu1.opcode_alu[7] I2=$abc$47211$n1758 I3=cpu1.operand_B_alu[7] O=$abc$47211$n1759
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$47211$n1290 I1=cpu1.opcode_alu[0] I2=$abc$47211$n1293 I3=$false O=$abc$47211$n1760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$47211$n1759 I1=$abc$47211$n1760 I2=cpu1.operand_A_alu[7] I3=cpu1.opcode_alu[4] O=$abc$47211$n1761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000110111
.gate SB_LUT4 I0=cpu1.opcode_alu[9] I1=$abc$47211$n1770 I2=cpu1.opcode_alu[13] I3=$abc$47211$n1359_1 O=$abc$47211$n1763
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$47211$n1763 I1=$abc$47211$n1730 I2=cpu1.operand_A_alu[0] I3=cpu1.opcode_alu[1] O=$abc$47211$n1764
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=cpu1.operand_A_alu[2] I1=$abc$47211$n1764 I2=cpu1.opcode_alu[4] I3=cpu1.opcode_alu[8] O=$abc$47211$n1765
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=cpu1.operand_B_alu[1] I1=cpu1.operand_A_alu[0] I2=cpu1.opcode_alu[2] I3=cpu1.operand_A_alu[1] O=$abc$47211$n1766
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111100
.gate SB_LUT4 I0=$abc$47211$n1734 I1=$abc$47211$n1471 I2=cpu1.opcode_alu[3] I3=$false O=$abc$47211$n1767
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$47211$n1767 I1=$abc$47211$n1458 I2=cpu1.opcode_alu[11] I3=$false O=$abc$47211$n1768
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.opcode_alu[6] I1=cpu1.opcode_alu[2] I2=$false I3=$false O=$abc$47211$n1769
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$47211$n1768 I1=$abc$47211$n1766 I2=cpu1.opcode_alu[10] I3=$abc$47211$n1769 O=$abc$47211$n1770
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111001100
.gate SB_CARRY CI=$abc$47211$n2930 CO=$auto$alumacc.cc:474:replace_alu$3063.C[2] I0=$false I1=$abc$47211$n2931
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:377|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3063.C[2] CO=$auto$alumacc.cc:474:replace_alu$3063.C[3] I0=$false I1=$abc$47211$n2932
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:377|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3063.C[3] CO=$auto$alumacc.cc:474:replace_alu$3063.C[4] I0=$false I1=$abc$47211$n2933
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:377|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3063.C[4] CO=$auto$alumacc.cc:474:replace_alu$3063.C[5] I0=$false I1=$abc$47211$n2934
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:377|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3063.C[5] CO=$auto$alumacc.cc:474:replace_alu$3063.C[6] I0=$false I1=$abc$47211$n2935
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:377|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3063.C[6] CO=$abc$47211$n3008 I0=$false I1=$abc$47211$n2936
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:377|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$47211$n2937 I3=$abc$47211$n3008 O=$abc$47211$n3006
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:377|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$47211$n3008 CO=$abc$47211$n3007 I0=$false I1=$abc$47211$n2937
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:377|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cpu1.program_counter[0] I3=$false O=$abc$47211$n1657
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.program_counter[0] CO=$auto$alumacc.cc:474:replace_alu$3070.C[2] I0=$false I1=cpu1.program_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[2] I3=$auto$alumacc.cc:474:replace_alu$3070.C[2] O=$abc$47211$n1663
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3070.C[2] CO=$auto$alumacc.cc:474:replace_alu$3070.C[3] I0=$false I1=cpu1.program_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[3] I3=$auto$alumacc.cc:474:replace_alu$3070.C[3] O=$abc$47211$n1666
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3070.C[3] CO=$auto$alumacc.cc:474:replace_alu$3070.C[4] I0=$false I1=cpu1.program_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[4] I3=$auto$alumacc.cc:474:replace_alu$3070.C[4] O=$abc$47211$n1669
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3070.C[4] CO=$auto$alumacc.cc:474:replace_alu$3070.C[5] I0=$false I1=cpu1.program_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[5] I3=$auto$alumacc.cc:474:replace_alu$3070.C[5] O=$abc$47211$n1672
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3070.C[5] CO=$auto$alumacc.cc:474:replace_alu$3070.C[6] I0=$false I1=cpu1.program_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[6] I3=$auto$alumacc.cc:474:replace_alu$3070.C[6] O=$abc$47211$n1675
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3070.C[6] CO=$auto$alumacc.cc:474:replace_alu$3070.C[7] I0=$false I1=cpu1.program_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[7] I3=$auto$alumacc.cc:474:replace_alu$3070.C[7] O=$abc$47211$n1678
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:431|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=data_type[0] I3=$false O=$abc$47211$n1554
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_type[0] CO=$auto$alumacc.cc:474:replace_alu$3073.C[2] I0=$false I1=data_type[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_type[2] I3=$auto$alumacc.cc:474:replace_alu$3073.C[2] O=$abc$47211$n473
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3073.C[2] CO=$auto$alumacc.cc:474:replace_alu$3073.C[3] I0=$false I1=data_type[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$3073.C[3] O=$abc$47211$n474
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=delay_cpu[0] I3=$false O=$abc$47211$n531
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[10] I3=$auto$alumacc.cc:474:replace_alu$3076.C[10] O=$abc$47211$n546
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[10] CO=$auto$alumacc.cc:474:replace_alu$3076.C[11] I0=$false I1=delay_cpu[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[11] I3=$auto$alumacc.cc:474:replace_alu$3076.C[11] O=$abc$47211$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[11] CO=$auto$alumacc.cc:474:replace_alu$3076.C[12] I0=$false I1=delay_cpu[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[12] I3=$auto$alumacc.cc:474:replace_alu$3076.C[12] O=$abc$47211$n549
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[12] CO=$auto$alumacc.cc:474:replace_alu$3076.C[13] I0=$false I1=delay_cpu[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[13] I3=$auto$alumacc.cc:474:replace_alu$3076.C[13] O=$abc$47211$n550
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[13] CO=$auto$alumacc.cc:474:replace_alu$3076.C[14] I0=$false I1=delay_cpu[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[14] I3=$auto$alumacc.cc:474:replace_alu$3076.C[14] O=$abc$47211$n552
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[14] CO=$auto$alumacc.cc:474:replace_alu$3076.C[15] I0=$false I1=delay_cpu[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[15] I3=$auto$alumacc.cc:474:replace_alu$3076.C[15] O=$abc$47211$n553
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[15] CO=$auto$alumacc.cc:474:replace_alu$3076.C[16] I0=$false I1=delay_cpu[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[16] I3=$auto$alumacc.cc:474:replace_alu$3076.C[16] O=$abc$47211$n555
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[16] CO=$auto$alumacc.cc:474:replace_alu$3076.C[17] I0=$false I1=delay_cpu[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[17] I3=$auto$alumacc.cc:474:replace_alu$3076.C[17] O=$abc$47211$n556
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[17] CO=$auto$alumacc.cc:474:replace_alu$3076.C[18] I0=$false I1=delay_cpu[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[18] I3=$auto$alumacc.cc:474:replace_alu$3076.C[18] O=$abc$47211$n558
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[18] CO=$auto$alumacc.cc:474:replace_alu$3076.C[19] I0=$false I1=delay_cpu[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[19] I3=$auto$alumacc.cc:474:replace_alu$3076.C[19] O=$abc$47211$n559
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[19] CO=$auto$alumacc.cc:474:replace_alu$3076.C[20] I0=$false I1=delay_cpu[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=delay_cpu[0] CO=$auto$alumacc.cc:474:replace_alu$3076.C[2] I0=$false I1=delay_cpu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[20] I3=$auto$alumacc.cc:474:replace_alu$3076.C[20] O=$abc$47211$n561
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[20] CO=$auto$alumacc.cc:474:replace_alu$3076.C[21] I0=$false I1=delay_cpu[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[21] I3=$auto$alumacc.cc:474:replace_alu$3076.C[21] O=$abc$47211$n562
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[21] CO=$auto$alumacc.cc:474:replace_alu$3076.C[22] I0=$false I1=delay_cpu[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[22] I3=$auto$alumacc.cc:474:replace_alu$3076.C[22] O=$abc$47211$n564
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[22] CO=$auto$alumacc.cc:474:replace_alu$3076.C[23] I0=$false I1=delay_cpu[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[23] I3=$auto$alumacc.cc:474:replace_alu$3076.C[23] O=$abc$47211$n565
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[23] CO=$auto$alumacc.cc:474:replace_alu$3076.C[24] I0=$false I1=delay_cpu[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[24] I3=$auto$alumacc.cc:474:replace_alu$3076.C[24] O=$abc$47211$n567
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[24] CO=$auto$alumacc.cc:474:replace_alu$3076.C[25] I0=$false I1=delay_cpu[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[25] I3=$auto$alumacc.cc:474:replace_alu$3076.C[25] O=$abc$47211$n568
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[25] CO=$auto$alumacc.cc:474:replace_alu$3076.C[26] I0=$false I1=delay_cpu[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[26] I3=$auto$alumacc.cc:474:replace_alu$3076.C[26] O=$abc$47211$n576
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[2] I3=$auto$alumacc.cc:474:replace_alu$3076.C[2] O=$abc$47211$n534
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[2] CO=$auto$alumacc.cc:474:replace_alu$3076.C[3] I0=$false I1=delay_cpu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[3] I3=$auto$alumacc.cc:474:replace_alu$3076.C[3] O=$abc$47211$n3004
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[3] CO=$auto$alumacc.cc:474:replace_alu$3076.C[4] I0=$false I1=delay_cpu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[4] I3=$auto$alumacc.cc:474:replace_alu$3076.C[4] O=$abc$47211$n537
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[4] CO=$auto$alumacc.cc:474:replace_alu$3076.C[5] I0=$false I1=delay_cpu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[5] I3=$auto$alumacc.cc:474:replace_alu$3076.C[5] O=$abc$47211$n538
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[5] CO=$auto$alumacc.cc:474:replace_alu$3076.C[6] I0=$false I1=delay_cpu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[6] I3=$auto$alumacc.cc:474:replace_alu$3076.C[6] O=$abc$47211$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[6] CO=$auto$alumacc.cc:474:replace_alu$3076.C[7] I0=$false I1=delay_cpu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[7] I3=$auto$alumacc.cc:474:replace_alu$3076.C[7] O=$abc$47211$n541
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[7] CO=$auto$alumacc.cc:474:replace_alu$3076.C[8] I0=$false I1=delay_cpu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[8] I3=$auto$alumacc.cc:474:replace_alu$3076.C[8] O=$abc$47211$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[8] CO=$auto$alumacc.cc:474:replace_alu$3076.C[9] I0=$false I1=delay_cpu[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay_cpu[9] I3=$auto$alumacc.cc:474:replace_alu$3076.C[9] O=$abc$47211$n544
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3076.C[9] CO=$auto$alumacc.cc:474:replace_alu$3076.C[10] I0=$false I1=delay_cpu[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:40|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$47211$n479
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$3079.C[10] O=$abc$47211$n2993
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[10] CO=$auto$alumacc.cc:474:replace_alu$3079.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$3079.C[11] O=$abc$47211$n2994
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[11] CO=$auto$alumacc.cc:474:replace_alu$3079.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$3079.C[12] O=$abc$47211$n2995
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[12] CO=$auto$alumacc.cc:474:replace_alu$3079.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$3079.C[13] O=$abc$47211$n2996
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[13] CO=$auto$alumacc.cc:474:replace_alu$3079.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$3079.C[14] O=$abc$47211$n500
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[14] CO=$auto$alumacc.cc:474:replace_alu$3079.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$3079.C[15] O=$abc$47211$n2997
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[15] CO=$auto$alumacc.cc:474:replace_alu$3079.C[16] I0=$false I1=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[16] I3=$auto$alumacc.cc:474:replace_alu$3079.C[16] O=$abc$47211$n503
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[16] CO=$auto$alumacc.cc:474:replace_alu$3079.C[17] I0=$false I1=delay[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[17] I3=$auto$alumacc.cc:474:replace_alu$3079.C[17] O=$abc$47211$n2998
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[17] CO=$auto$alumacc.cc:474:replace_alu$3079.C[18] I0=$false I1=delay[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[18] I3=$auto$alumacc.cc:474:replace_alu$3079.C[18] O=$abc$47211$n2999
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[18] CO=$auto$alumacc.cc:474:replace_alu$3079.C[19] I0=$false I1=delay[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[19] I3=$auto$alumacc.cc:474:replace_alu$3079.C[19] O=$abc$47211$n3000
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[19] CO=$auto$alumacc.cc:474:replace_alu$3079.C[20] I0=$false I1=delay[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$3079.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[20] I3=$auto$alumacc.cc:474:replace_alu$3079.C[20] O=$abc$47211$n3001
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[20] CO=$auto$alumacc.cc:474:replace_alu$3079.C[21] I0=$false I1=delay[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[21] I3=$auto$alumacc.cc:474:replace_alu$3079.C[21] O=$abc$47211$n3002
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[21] CO=$auto$alumacc.cc:474:replace_alu$3079.C[22] I0=$false I1=delay[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[22] I3=$auto$alumacc.cc:474:replace_alu$3079.C[22] O=$abc$47211$n512
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[22] CO=$auto$alumacc.cc:474:replace_alu$3079.C[23] I0=$false I1=delay[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[23] I3=$auto$alumacc.cc:474:replace_alu$3079.C[23] O=$abc$47211$n3003
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[23] CO=$auto$alumacc.cc:474:replace_alu$3079.C[24] I0=$false I1=delay[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[24] I3=$auto$alumacc.cc:474:replace_alu$3079.C[24] O=$abc$47211$n515
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[24] CO=$auto$alumacc.cc:474:replace_alu$3079.C[25] I0=$false I1=delay[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[25] I3=$auto$alumacc.cc:474:replace_alu$3079.C[25] O=$abc$47211$n516
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[25] CO=$auto$alumacc.cc:474:replace_alu$3079.C[26] I0=$false I1=delay[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[26] I3=$auto$alumacc.cc:474:replace_alu$3079.C[26] O=$abc$47211$n524
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$3079.C[2] O=$abc$47211$n482
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[2] CO=$auto$alumacc.cc:474:replace_alu$3079.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$3079.C[3] O=$abc$47211$n483
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[3] CO=$auto$alumacc.cc:474:replace_alu$3079.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$3079.C[4] O=$abc$47211$n485
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[4] CO=$auto$alumacc.cc:474:replace_alu$3079.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$3079.C[5] O=$abc$47211$n2992
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[5] CO=$auto$alumacc.cc:474:replace_alu$3079.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$3079.C[6] O=$abc$47211$n488
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[6] CO=$auto$alumacc.cc:474:replace_alu$3079.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$3079.C[7] O=$abc$47211$n489
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[7] CO=$auto$alumacc.cc:474:replace_alu$3079.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$3079.C[8] O=$abc$47211$n491
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[8] CO=$auto$alumacc.cc:474:replace_alu$3079.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$3079.C[9] O=$abc$47211$n492
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3079.C[9] CO=$auto$alumacc.cc:474:replace_alu$3079.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:30|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[0] I2=$false I3=$true O=$abc$47211$n1705
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.operand_A[0] CO=$auto$alumacc.cc:474:replace_alu$3082.C[2] I0=cpu1.operand_A[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3082.C[2] O=$abc$47211$n1707
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3082.C[2] CO=$auto$alumacc.cc:474:replace_alu$3082.C[3] I0=cpu1.operand_A[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3082.C[3] O=$abc$47211$n1708
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3082.C[3] CO=$auto$alumacc.cc:474:replace_alu$3082.C[4] I0=cpu1.operand_A[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3082.C[4] O=$abc$47211$n1709
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3082.C[4] CO=$auto$alumacc.cc:474:replace_alu$3082.C[5] I0=cpu1.operand_A[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3082.C[5] O=$abc$47211$n1710
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3082.C[5] CO=$auto$alumacc.cc:474:replace_alu$3082.C[6] I0=cpu1.operand_A[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3082.C[6] O=$abc$47211$n1711
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3082.C[6] CO=$auto$alumacc.cc:474:replace_alu$3082.C[7] I0=cpu1.operand_A[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3082.C[7] O=$abc$47211$n1712
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:371|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[0] I2=$false I3=$true O=$abc$47211$n2762
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.operand_A_alu[0] CO=$auto$alumacc.cc:474:replace_alu$3085.C[2] I0=cpu1.operand_A_alu[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3085.C[2] O=$abc$47211$n2898
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3085.C[2] CO=$auto$alumacc.cc:474:replace_alu$3085.C[3] I0=cpu1.operand_A_alu[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3085.C[3] O=$abc$47211$n1424
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3085.C[3] CO=$auto$alumacc.cc:474:replace_alu$3085.C[4] I0=cpu1.operand_A_alu[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3085.C[4] O=$abc$47211$n1426
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3085.C[4] CO=$auto$alumacc.cc:474:replace_alu$3085.C[5] I0=cpu1.operand_A_alu[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3085.C[5] O=$abc$47211$n1428
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3085.C[5] CO=$auto$alumacc.cc:474:replace_alu$3085.C[6] I0=cpu1.operand_A_alu[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3085.C[6] O=$abc$47211$n1430
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3085.C[6] CO=$auto$alumacc.cc:474:replace_alu$3085.C[7] I0=cpu1.operand_A_alu[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3085.C[7] O=$abc$47211$n2802
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:676|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[0] I2=cpu1.operand_A_alu[0] I3=$false O=$abc$47211$n2787
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$3088.C[1] I0=cpu1.operand_B_alu[0] I1=cpu1.operand_A_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[1] I2=cpu1.operand_A_alu[1] I3=$auto$alumacc.cc:474:replace_alu$3088.C[1] O=$abc$47211$n1497
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3088.C[1] CO=$auto$alumacc.cc:474:replace_alu$3088.C[2] I0=cpu1.operand_B_alu[1] I1=cpu1.operand_A_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[2] I2=cpu1.operand_A_alu[2] I3=$auto$alumacc.cc:474:replace_alu$3088.C[2] O=$abc$47211$n1498
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3088.C[2] CO=$auto$alumacc.cc:474:replace_alu$3088.C[3] I0=cpu1.operand_B_alu[2] I1=cpu1.operand_A_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[3] I2=cpu1.operand_A_alu[3] I3=$auto$alumacc.cc:474:replace_alu$3088.C[3] O=$abc$47211$n1499
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3088.C[3] CO=$auto$alumacc.cc:474:replace_alu$3088.C[4] I0=cpu1.operand_B_alu[3] I1=cpu1.operand_A_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[4] I2=cpu1.operand_A_alu[4] I3=$auto$alumacc.cc:474:replace_alu$3088.C[4] O=$abc$47211$n1500
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3088.C[4] CO=$auto$alumacc.cc:474:replace_alu$3088.C[5] I0=cpu1.operand_B_alu[4] I1=cpu1.operand_A_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[5] I2=cpu1.operand_A_alu[5] I3=$auto$alumacc.cc:474:replace_alu$3088.C[5] O=$abc$47211$n1501
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3088.C[5] CO=$auto$alumacc.cc:474:replace_alu$3088.C[6] I0=cpu1.operand_B_alu[5] I1=cpu1.operand_A_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[6] I2=cpu1.operand_A_alu[6] I3=$auto$alumacc.cc:474:replace_alu$3088.C[6] O=$abc$47211$n1502
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3088.C[6] CO=$auto$alumacc.cc:474:replace_alu$3088.C[7] I0=cpu1.operand_B_alu[6] I1=cpu1.operand_A_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$auto$alumacc.cc:474:replace_alu$3088.C[7] O=$abc$47211$n1407
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:552|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[0] I2=cpu1.operand_A_alu[0] I3=cpu1.carry O=$abc$47211$n2782
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.carry CO=$auto$alumacc.cc:474:replace_alu$3091.C[1] I0=cpu1.operand_B_alu[0] I1=cpu1.operand_A_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[1] I2=cpu1.operand_A_alu[1] I3=$auto$alumacc.cc:474:replace_alu$3091.C[1] O=$abc$47211$n1484
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3091.C[1] CO=$auto$alumacc.cc:474:replace_alu$3091.C[2] I0=cpu1.operand_B_alu[1] I1=cpu1.operand_A_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[2] I2=cpu1.operand_A_alu[2] I3=$auto$alumacc.cc:474:replace_alu$3091.C[2] O=$abc$47211$n1487
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3091.C[2] CO=$auto$alumacc.cc:474:replace_alu$3091.C[3] I0=cpu1.operand_B_alu[2] I1=cpu1.operand_A_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[3] I2=cpu1.operand_A_alu[3] I3=$auto$alumacc.cc:474:replace_alu$3091.C[3] O=$abc$47211$n1489
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3091.C[3] CO=$auto$alumacc.cc:474:replace_alu$3091.C[4] I0=cpu1.operand_B_alu[3] I1=cpu1.operand_A_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[4] I2=cpu1.operand_A_alu[4] I3=$auto$alumacc.cc:474:replace_alu$3091.C[4] O=$abc$47211$n1491
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3091.C[4] CO=$auto$alumacc.cc:474:replace_alu$3091.C[5] I0=cpu1.operand_B_alu[4] I1=cpu1.operand_A_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[5] I2=cpu1.operand_A_alu[5] I3=$auto$alumacc.cc:474:replace_alu$3091.C[5] O=$abc$47211$n1493
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3091.C[5] CO=$auto$alumacc.cc:474:replace_alu$3091.C[6] I0=cpu1.operand_B_alu[5] I1=cpu1.operand_A_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[6] I2=cpu1.operand_A_alu[6] I3=$auto$alumacc.cc:474:replace_alu$3091.C[6] O=$abc$47211$n1495
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3091.C[6] CO=$auto$alumacc.cc:474:replace_alu$3091.C[7] I0=cpu1.operand_B_alu[6] I1=cpu1.operand_A_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$auto$alumacc.cc:474:replace_alu$3091.C[7] O=$abc$47211$n1402
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:575|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$47211$n2776 I3=$false O=$abc$47211$n2777
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:610|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$47211$n2770 I3=$false O=$abc$47211$n2771
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:634|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=cpu1.operand_A_alu[0] I3=$false O=$abc$47211$n2765
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.operand_A_alu[0] CO=$auto$alumacc.cc:474:replace_alu$3100.C[2] I0=$false I1=cpu1.operand_A_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[2] I3=$auto$alumacc.cc:474:replace_alu$3100.C[2] O=$abc$47211$n1452
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3100.C[2] CO=$auto$alumacc.cc:474:replace_alu$3100.C[3] I0=$false I1=cpu1.operand_A_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[3] I3=$auto$alumacc.cc:474:replace_alu$3100.C[3] O=$abc$47211$n1453
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3100.C[3] CO=$auto$alumacc.cc:474:replace_alu$3100.C[4] I0=$false I1=cpu1.operand_A_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[4] I3=$auto$alumacc.cc:474:replace_alu$3100.C[4] O=$abc$47211$n1454
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3100.C[4] CO=$auto$alumacc.cc:474:replace_alu$3100.C[5] I0=$false I1=cpu1.operand_A_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[5] I3=$auto$alumacc.cc:474:replace_alu$3100.C[5] O=$abc$47211$n1455
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3100.C[5] CO=$auto$alumacc.cc:474:replace_alu$3100.C[6] I0=$false I1=cpu1.operand_A_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[6] I3=$auto$alumacc.cc:474:replace_alu$3100.C[6] O=$abc$47211$n1456
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3100.C[6] CO=$auto$alumacc.cc:474:replace_alu$3100.C[7] I0=$false I1=cpu1.operand_A_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[7] I3=$auto$alumacc.cc:474:replace_alu$3100.C[7] O=$abc$47211$n2805
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$47211$n2787 I2=$false I3=$false O=$abc$47211$n2788
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:564|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$47211$n2787 I2=$true I3=$true O=$abc$47211$n2786
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:556|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$47211$n2782 I2=$false I3=$false O=$abc$47211$n2783
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:587|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$47211$n2782 I2=$true I3=$true O=$abc$47211$n2781
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:579|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[0] I2=$abc$47211$n2939 I3=$true O=$abc$47211$n2776
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$3118.C[1] I0=cpu1.operand_A_alu[0] I1=$abc$47211$n2939
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[1] I2=$abc$47211$n2941 I3=$auto$alumacc.cc:474:replace_alu$3118.C[1] O=$abc$47211$n1471
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3118.C[1] CO=$auto$alumacc.cc:474:replace_alu$3118.C[2] I0=cpu1.operand_A_alu[1] I1=$abc$47211$n2941
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[2] I2=$abc$47211$n2943 I3=$auto$alumacc.cc:474:replace_alu$3118.C[2] O=$abc$47211$n1474
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3118.C[2] CO=$auto$alumacc.cc:474:replace_alu$3118.C[3] I0=cpu1.operand_A_alu[2] I1=$abc$47211$n2943
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[3] I2=$abc$47211$n2945 I3=$auto$alumacc.cc:474:replace_alu$3118.C[3] O=$abc$47211$n1476
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3118.C[3] CO=$auto$alumacc.cc:474:replace_alu$3118.C[4] I0=cpu1.operand_A_alu[3] I1=$abc$47211$n2945
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[4] I2=$abc$47211$n2947 I3=$auto$alumacc.cc:474:replace_alu$3118.C[4] O=$abc$47211$n1478
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3118.C[4] CO=$auto$alumacc.cc:474:replace_alu$3118.C[5] I0=cpu1.operand_A_alu[4] I1=$abc$47211$n2947
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[5] I2=$abc$47211$n2949 I3=$auto$alumacc.cc:474:replace_alu$3118.C[5] O=$abc$47211$n1480
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3118.C[5] CO=$auto$alumacc.cc:474:replace_alu$3118.C[6] I0=cpu1.operand_A_alu[5] I1=$abc$47211$n2949
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[6] I2=$abc$47211$n2951 I3=$auto$alumacc.cc:474:replace_alu$3118.C[6] O=$abc$47211$n1482
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3118.C[6] CO=$auto$alumacc.cc:474:replace_alu$3118.C[7] I0=cpu1.operand_A_alu[6] I1=$abc$47211$n2951
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[7] I2=$abc$47211$n1400 I3=$auto$alumacc.cc:474:replace_alu$3118.C[7] O=$abc$47211$n1394
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$47211$n2776 I2=$true I3=$true O=$abc$47211$n2775
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$47211$n2770 I2=$true I3=$true O=$abc$47211$n2769
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:626|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$47211$n2978 I2=cpu1.operand_A_alu[1] I3=cpu1.operand_A_alu[1] O=$abc$47211$n2770
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.operand_A_alu[1] CO=$auto$maccmap.cc:240:synth$4952.C[1] I0=$abc$47211$n2978 I1=cpu1.operand_A_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n2979 I2=$abc$47211$n2964 I3=$auto$maccmap.cc:240:synth$4952.C[1] O=$abc$47211$n1458
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4952.C[1] CO=$auto$maccmap.cc:240:synth$4952.C[2] I0=$abc$47211$n2979 I1=$abc$47211$n2964
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n2981 I2=$true I3=$auto$maccmap.cc:240:synth$4952.C[2] O=$abc$47211$n1461
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4952.C[2] CO=$auto$maccmap.cc:240:synth$4952.C[3] I0=$abc$47211$n2981 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n2983 I2=$abc$47211$n2968 I3=$auto$maccmap.cc:240:synth$4952.C[3] O=$abc$47211$n1463
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4952.C[3] CO=$auto$maccmap.cc:240:synth$4952.C[4] I0=$abc$47211$n2983 I1=$abc$47211$n2968
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n2985 I2=$abc$47211$n2970 I3=$auto$maccmap.cc:240:synth$4952.C[4] O=$abc$47211$n1465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4952.C[4] CO=$auto$maccmap.cc:240:synth$4952.C[5] I0=$abc$47211$n2985 I1=$abc$47211$n2970
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n2987 I2=$abc$47211$n2972 I3=$auto$maccmap.cc:240:synth$4952.C[5] O=$abc$47211$n1467
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4952.C[5] CO=$auto$maccmap.cc:240:synth$4952.C[6] I0=$abc$47211$n2987 I1=$abc$47211$n2972
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n2989 I2=$abc$47211$n2974 I3=$auto$maccmap.cc:240:synth$4952.C[6] O=$abc$47211$n1469
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4952.C[6] CO=$auto$maccmap.cc:240:synth$4952.C[7] I0=$abc$47211$n2989 I1=$abc$47211$n2974
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n2991 I2=$abc$47211$n2976 I3=$auto$maccmap.cc:240:synth$4952.C[7] O=$abc$47211$n1389
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][0] E=$abc$47211$n927 Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][1] E=$abc$47211$n927 Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][2] E=$abc$47211$n927 Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][3] E=$abc$47211$n927 Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][4] E=$abc$47211$n927 Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][5] E=$abc$47211$n927 Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][6] E=$abc$47211$n927 Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][7] E=$abc$47211$n927 Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_wrapper D=$2\data_type[2:0][0] E=$abc$47211$n924 Q=data_type[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_wrapper D=$2\data_type[2:0][1] E=$abc$47211$n924 Q=data_type[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_wrapper D=$2\data_type[2:0][2] E=$abc$47211$n924 Q=data_type[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_wrapper D=rst Q=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:64|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\clk_cpu[0:0] E=$abc$47211$n1 Q=clk_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$47211$n531 Q=delay_cpu[0] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2905 Q=delay_cpu[1] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n534 Q=delay_cpu[2] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n3004 Q=delay_cpu[3] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n537 Q=delay_cpu[4] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n538 Q=delay_cpu[5] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n540 Q=delay_cpu[6] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n541 Q=delay_cpu[7] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n543 Q=delay_cpu[8] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n544 Q=delay_cpu[9] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n546 Q=delay_cpu[10] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n547 Q=delay_cpu[11] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n549 Q=delay_cpu[12] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n550 Q=delay_cpu[13] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n552 Q=delay_cpu[14] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n553 Q=delay_cpu[15] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n555 Q=delay_cpu[16] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n556 Q=delay_cpu[17] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n558 Q=delay_cpu[18] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n559 Q=delay_cpu[19] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n561 Q=delay_cpu[20] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n562 Q=delay_cpu[21] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n564 Q=delay_cpu[22] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n565 Q=delay_cpu[23] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n567 Q=delay_cpu[24] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n568 Q=delay_cpu[25] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n576 Q=delay_cpu[26] R=$abc$47211$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:38|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\clk_wrapper[0:0] E=$abc$47211$n3 Q=clk_wrapper
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$47211$n479 Q=delay[0] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n480 Q=delay[1] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n482 Q=delay[2] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n483 Q=delay[3] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n485 Q=delay[4] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2992 Q=delay[5] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n488 Q=delay[6] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n489 Q=delay[7] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n491 Q=delay[8] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n492 Q=delay[9] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2993 Q=delay[10] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2994 Q=delay[11] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2995 Q=delay[12] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2996 Q=delay[13] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n500 Q=delay[14] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2997 Q=delay[15] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n503 Q=delay[16] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2998 Q=delay[17] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n2999 Q=delay[18] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n3000 Q=delay[19] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n3001 Q=delay[20] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n3002 Q=delay[21] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n512 Q=delay[22] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n3003 Q=delay[23] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n515 Q=delay[24] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n516 Q=delay[25] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$47211$n524 Q=delay[26] R=$abc$47211$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:24|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=rst_cpu Q=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n911 Q=cpu1.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n914 Q=cpu1.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n1042 Q=cpu1.state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n1040 Q=cpu1.state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n862 Q=cpu1.opcode_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n841 Q=cpu1.opcode_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n830 Q=cpu1.opcode_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n43 Q=cpu1.opcode_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n1351 Q=cpu1.opcode_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n1065 Q=cpu1.opcode_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n1053 Q=cpu1.opcode_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n1263 Q=cpu1.opcode_alu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n1017 Q=cpu1.opcode_alu[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n848 Q=cpu1.opcode_alu[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n1358 Q=cpu1.opcode_alu[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n80 Q=cpu1.opcode_alu[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n884 Q=cpu1.opcode_alu[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_cpu D=$abc$47211$n900 Q=cpu1.opcode_alu[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2116 Q=cpu1.registers[7][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2119 Q=cpu1.registers[7][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2122 Q=cpu1.registers[7][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2125 Q=cpu1.registers[7][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2128 Q=cpu1.registers[7][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2131 Q=cpu1.registers[7][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2134 Q=cpu1.registers[7][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2137 Q=cpu1.registers[7][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2076 Q=cpu1.registers[6][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2079 Q=cpu1.registers[6][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2082 Q=cpu1.registers[6][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2085 Q=cpu1.registers[6][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2088 Q=cpu1.registers[6][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2091 Q=cpu1.registers[6][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2094 Q=cpu1.registers[6][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2097 Q=cpu1.registers[6][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2036 Q=cpu1.registers[5][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2039 Q=cpu1.registers[5][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2042 Q=cpu1.registers[5][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2045 Q=cpu1.registers[5][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2048 Q=cpu1.registers[5][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2051 Q=cpu1.registers[5][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2054 Q=cpu1.registers[5][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2057 Q=cpu1.registers[5][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1996 Q=cpu1.registers[4][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1999 Q=cpu1.registers[4][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2002 Q=cpu1.registers[4][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2005 Q=cpu1.registers[4][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2008 Q=cpu1.registers[4][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2011 Q=cpu1.registers[4][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2014 Q=cpu1.registers[4][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n2017 Q=cpu1.registers[4][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1956 Q=cpu1.registers[3][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1959 Q=cpu1.registers[3][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1962 Q=cpu1.registers[3][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1965 Q=cpu1.registers[3][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1968 Q=cpu1.registers[3][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1971 Q=cpu1.registers[3][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1974 Q=cpu1.registers[3][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1977 Q=cpu1.registers[3][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1916 Q=cpu1.registers[2][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1919 Q=cpu1.registers[2][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1922 Q=cpu1.registers[2][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1925 Q=cpu1.registers[2][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1928 Q=cpu1.registers[2][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1931 Q=cpu1.registers[2][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1934 Q=cpu1.registers[2][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1937 Q=cpu1.registers[2][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1876 Q=cpu1.registers[1][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1879 Q=cpu1.registers[1][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1882 Q=cpu1.registers[1][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1885 Q=cpu1.registers[1][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1888 Q=cpu1.registers[1][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1891 Q=cpu1.registers[1][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1894 Q=cpu1.registers[1][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1897 Q=cpu1.registers[1][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1828 Q=cpu1.registers[0][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1831 Q=cpu1.registers[0][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1834 Q=cpu1.registers[0][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1837 Q=cpu1.registers[0][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1840 Q=cpu1.registers[0][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1843 Q=cpu1.registers[0][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1846 Q=cpu1.registers[0][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1849 Q=cpu1.registers[0][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1795 E=$abc$47211$n969 Q=cpu1.operand_B_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1797 E=$abc$47211$n969 Q=cpu1.operand_B_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1799 E=$abc$47211$n969 Q=cpu1.operand_B_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1801 E=$abc$47211$n969 Q=cpu1.operand_B_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1803 E=$abc$47211$n969 Q=cpu1.operand_B_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1805 E=$abc$47211$n969 Q=cpu1.operand_B_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1807 E=$abc$47211$n969 Q=cpu1.operand_B_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1809 E=$abc$47211$n969 Q=cpu1.operand_B_alu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1723 E=$abc$47211$n984 Q=cpu1.operand_A_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1725 E=$abc$47211$n984 Q=cpu1.operand_A_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1727 E=$abc$47211$n984 Q=cpu1.operand_A_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1729 E=$abc$47211$n984 Q=cpu1.operand_A_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1731 E=$abc$47211$n984 Q=cpu1.operand_A_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1733 E=$abc$47211$n984 Q=cpu1.operand_A_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1735 E=$abc$47211$n984 Q=cpu1.operand_A_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1737 E=$abc$47211$n984 Q=cpu1.operand_A_alu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1721 E=$abc$47211$n1002 Q=cpu1.temp_state2 R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1721 E=$abc$47211$n1004 Q=cpu1.input_ready_alu R=cpu1.state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=cpu1.alu1.borrow_out E=$abc$47211$n1016 Q=cpu1.borrow R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_cpu D=$abc$47211$n1715 Q=cpu1.carry R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1658 E=$abc$47211$n1021 Q=cpu1.program_counter[0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1661 E=$abc$47211$n1022 Q=cpu1.program_counter[1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1664 E=$abc$47211$n1021 Q=cpu1.program_counter[2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1667 E=$abc$47211$n1021 Q=cpu1.program_counter[3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1670 E=$abc$47211$n1021 Q=cpu1.program_counter[4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1673 E=$abc$47211$n1021 Q=cpu1.program_counter[5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1676 E=$abc$47211$n1021 Q=cpu1.program_counter[6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1679 E=$abc$47211$n1021 Q=cpu1.program_counter[7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1504 E=$abc$47211$n1026 Q=cpu1.this_instr[0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1505 E=$abc$47211$n1026 Q=cpu1.this_instr[1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1506 E=$abc$47211$n1026 Q=cpu1.this_instr[2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1507 E=$abc$47211$n1026 Q=cpu1.this_instr[3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1508 E=$abc$47211$n1026 Q=cpu1.this_instr[4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1509 E=$abc$47211$n1026 Q=cpu1.this_instr[5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1503 E=$abc$47211$n1026 Q=cpu1.this_instr[6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1510 E=$abc$47211$n1026 Q=cpu1.this_instr[7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.program_counter[0] E=$abc$47211$n1041 Q=cpu1.pc_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.program_counter[1] E=$abc$47211$n1041 Q=cpu1.pc_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.program_counter[2] E=$abc$47211$n1041 Q=cpu1.pc_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.program_counter[3] E=$abc$47211$n1041 Q=cpu1.pc_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.program_counter[4] E=$abc$47211$n1041 Q=cpu1.pc_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.program_counter[5] E=$abc$47211$n1041 Q=cpu1.pc_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.program_counter[6] E=$abc$47211$n1041 Q=cpu1.pc_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.program_counter[7] E=$abc$47211$n1041 Q=cpu1.pc_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_B_alu[0] E=$abc$47211$n1041 Q=cpu1.operand_B_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_B_alu[1] E=$abc$47211$n1041 Q=cpu1.operand_B_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_B_alu[2] E=$abc$47211$n1041 Q=cpu1.operand_B_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_B_alu[3] E=$abc$47211$n1041 Q=cpu1.operand_B_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_B_alu[4] E=$abc$47211$n1041 Q=cpu1.operand_B_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_B_alu[5] E=$abc$47211$n1041 Q=cpu1.operand_B_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_B_alu[6] E=$abc$47211$n1041 Q=cpu1.operand_B_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_B_alu[7] E=$abc$47211$n1041 Q=cpu1.operand_B_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_A_alu[0] E=$abc$47211$n1041 Q=cpu1.operand_A_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_A_alu[1] E=$abc$47211$n1041 Q=cpu1.operand_A_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_A_alu[2] E=$abc$47211$n1041 Q=cpu1.operand_A_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_A_alu[3] E=$abc$47211$n1041 Q=cpu1.operand_A_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_A_alu[4] E=$abc$47211$n1041 Q=cpu1.operand_A_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_A_alu[5] E=$abc$47211$n1041 Q=cpu1.operand_A_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_A_alu[6] E=$abc$47211$n1041 Q=cpu1.operand_A_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.operand_A_alu[7] E=$abc$47211$n1041 Q=cpu1.operand_A_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.this_instr[0] E=$abc$47211$n1041 Q=cpu1.opcode[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.this_instr[1] E=$abc$47211$n1041 Q=cpu1.opcode[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.this_instr[2] E=$abc$47211$n1041 Q=cpu1.opcode[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.this_instr[3] E=$abc$47211$n1041 Q=cpu1.opcode[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.this_instr[4] E=$abc$47211$n1041 Q=cpu1.opcode[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.this_instr[5] E=$abc$47211$n1041 Q=cpu1.opcode[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.this_instr[6] E=$abc$47211$n1041 Q=cpu1.opcode[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.this_instr[7] E=$abc$47211$n1041 Q=cpu1.opcode[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.result_out[0] E=$abc$47211$n1041 Q=cpu1.result_out_cpu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.result_out[1] E=$abc$47211$n1041 Q=cpu1.result_out_cpu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.result_out[2] E=$abc$47211$n1041 Q=cpu1.result_out_cpu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.result_out[3] E=$abc$47211$n1041 Q=cpu1.result_out_cpu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.result_out[4] E=$abc$47211$n1041 Q=cpu1.result_out_cpu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.result_out[5] E=$abc$47211$n1041 Q=cpu1.result_out_cpu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.result_out[6] E=$abc$47211$n1041 Q=cpu1.result_out_cpu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.result_out[7] E=$abc$47211$n1041 Q=cpu1.result_out_cpu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n95 E=$abc$47211$n1042 Q=cpu1.operand_A[0] R=$abc$47211$n5
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n1503 E=$abc$47211$n1042 Q=cpu1.operand_A[1] R=$abc$47211$n5
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n91 E=$abc$47211$n1042 Q=cpu1.operand_A[2] R=$abc$47211$n5
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n87 E=$abc$47211$n1042 Q=cpu1.operand_A[3] R=$abc$47211$n5
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$false E=$abc$47211$n1042 Q=cpu1.operand_A[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n102 E=$abc$47211$n1042 Q=cpu1.operand_A[5] R=$abc$47211$n5
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n91 E=$abc$47211$n1042 Q=cpu1.operand_A[6] R=$abc$47211$n5
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$false E=$abc$47211$n1042 Q=cpu1.operand_A[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.borrow_out E=$abc$47211$n1041 Q=cpu1.borrow_out_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=cpu1.alu1.carry_out E=$abc$47211$n1041 Q=cpu1.carry_out_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n1655 E=$abc$47211$n1027 Q=cpu1.data_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2726 E=$abc$47211$n1044 Q=cpu1.alu1.carry_out R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_cpu D=$abc$47211$n2717 E=$abc$47211$n1046 Q=cpu1.alu1.borrow_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2742 E=$abc$47211$n1044 Q=cpu1.alu1.result_out[0] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2818 E=$abc$47211$n1044 Q=cpu1.alu1.result_out[1] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2820 E=$abc$47211$n1044 Q=cpu1.alu1.result_out[2] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2822 E=$abc$47211$n1044 Q=cpu1.alu1.result_out[3] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2824 E=$abc$47211$n1044 Q=cpu1.alu1.result_out[4] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2826 E=$abc$47211$n1044 Q=cpu1.alu1.result_out[5] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2828 E=$abc$47211$n1044 Q=cpu1.alu1.result_out[6] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_cpu D=$abc$47211$n2790 E=$abc$47211$n1044 Q=cpu1.alu1.result_out[7] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:48|combined.v:172|combined.v:529|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_CARRY CI=$abc$47211$n471 CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11897.$auto$alumacc.cc:474:replace_alu$12131.C[3] I0=$abc$47211$n473 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11897.$auto$alumacc.cc:474:replace_alu$12131.C[3] CO=$abc$47211$n2956 I0=$abc$47211$n474 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[10] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[11] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[11] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[12] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[12] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[13] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[13] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[14] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[14] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[15] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[15] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[16] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[16] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[17] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[17] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[18] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[18] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[19] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[19] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[20] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$47211$n454 CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[2] I0=$abc$47211$n455 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[20] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[21] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[21] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[22] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[22] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[23] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[23] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[24] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[24] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[25] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[25] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[26] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[26] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[27] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[27] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[28] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[28] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[29] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[29] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[30] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[2] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[3] I0=$abc$47211$n457 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[30] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[31] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[31] CO=$abc$47211$n2953 I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[3] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[4] I0=$abc$47211$n1559 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[4] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[5] I0=$abc$47211$n1561 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[5] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[6] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[6] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[7] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[7] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[8] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[8] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[9] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[9] CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11901.$auto$alumacc.cc:474:replace_alu$12081.C[10] I0=$abc$47211$n1563 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n1554 I2=$true I3=$true O=$abc$47211$n1555
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$47211$n471 CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11898.$auto$alumacc.cc:474:replace_alu$12127.C[3] I0=$abc$47211$n473 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n474 I2=$false I3=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11898.$auto$alumacc.cc:474:replace_alu$12127.C[3] O=$abc$47211$n1558
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11898.$auto$alumacc.cc:474:replace_alu$12127.C[3] CO=$abc$47211$n2917 I0=$abc$47211$n474 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$47211$n2917 O=$abc$47211$n1560
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$47211$n454 I2=$false I3=$true O=$abc$47211$n1551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$47211$n454 CO=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11902.$auto$alumacc.cc:474:replace_alu$12077.C[2] I0=$abc$47211$n455 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$47211$n457 I2=$false I3=$techmap$techmap$mod$combined.v:85$13.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11902.$auto$alumacc.cc:474:replace_alu$12077.C[2] O=$abc$47211$n1553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:85|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.names cpu1.borrow_out_cpu borrow_out_cpu
1 1
.names cpu1.carry_out_cpu carry_out_cpu
1 1
.names cpu1.borrow cpu1.alu1.borrow_in
1 1
.names cpu1.carry cpu1.alu1.carry_in
1 1
.names clk_cpu cpu1.alu1.clk
1 1
.names cpu1.input_ready_alu cpu1.alu1.input_ready
1 1
.names cpu1.operand_A_alu[0] cpu1.alu1.operand_A[0]
1 1
.names cpu1.operand_A_alu[1] cpu1.alu1.operand_A[1]
1 1
.names cpu1.operand_A_alu[2] cpu1.alu1.operand_A[2]
1 1
.names cpu1.operand_A_alu[3] cpu1.alu1.operand_A[3]
1 1
.names cpu1.operand_A_alu[4] cpu1.alu1.operand_A[4]
1 1
.names cpu1.operand_A_alu[5] cpu1.alu1.operand_A[5]
1 1
.names cpu1.operand_A_alu[6] cpu1.alu1.operand_A[6]
1 1
.names cpu1.operand_A_alu[7] cpu1.alu1.operand_A[7]
1 1
.names cpu1.operand_B_alu[0] cpu1.alu1.operand_B[0]
1 1
.names cpu1.operand_B_alu[1] cpu1.alu1.operand_B[1]
1 1
.names cpu1.operand_B_alu[2] cpu1.alu1.operand_B[2]
1 1
.names cpu1.operand_B_alu[3] cpu1.alu1.operand_B[3]
1 1
.names cpu1.operand_B_alu[4] cpu1.alu1.operand_B[4]
1 1
.names cpu1.operand_B_alu[5] cpu1.alu1.operand_B[5]
1 1
.names cpu1.operand_B_alu[6] cpu1.alu1.operand_B[6]
1 1
.names cpu1.operand_B_alu[7] cpu1.alu1.operand_B[7]
1 1
.names cpu1.alu1.borrow_out cpu1.borrow_out_alu
1 1
.names cpu1.alu1.carry_out cpu1.carry_out_alu
1 1
.names clk_cpu cpu1.clk
1 1
.names cpu1.alu1.result_out[0] cpu1.result_out_alu[0]
1 1
.names cpu1.alu1.result_out[1] cpu1.result_out_alu[1]
1 1
.names cpu1.alu1.result_out[2] cpu1.result_out_alu[2]
1 1
.names cpu1.alu1.result_out[3] cpu1.result_out_alu[3]
1 1
.names cpu1.alu1.result_out[4] cpu1.result_out_alu[4]
1 1
.names cpu1.alu1.result_out[5] cpu1.result_out_alu[5]
1 1
.names cpu1.alu1.result_out[6] cpu1.result_out_alu[6]
1 1
.names cpu1.alu1.result_out[7] cpu1.result_out_alu[7]
1 1
.names rst_cpu cpu1.rst
1 1
.names cpu1.alu1.rst cpu1.rst_in
1 1
.names cpu1.alu1.rst cpu1.state[0]
1 1
.names $undef cpu1.state[3]
1 1
.names cpu1.data_out data_out_cpu
1 1
.names cpu1.opcode[0] opcode_out_cpu[0]
1 1
.names cpu1.opcode[1] opcode_out_cpu[1]
1 1
.names cpu1.opcode[2] opcode_out_cpu[2]
1 1
.names cpu1.opcode[3] opcode_out_cpu[3]
1 1
.names cpu1.opcode[4] opcode_out_cpu[4]
1 1
.names cpu1.opcode[5] opcode_out_cpu[5]
1 1
.names cpu1.opcode[6] opcode_out_cpu[6]
1 1
.names cpu1.opcode[7] opcode_out_cpu[7]
1 1
.names cpu1.operand_A_out[0] operand_A[0]
1 1
.names cpu1.operand_A_out[1] operand_A[1]
1 1
.names cpu1.operand_A_out[2] operand_A[2]
1 1
.names cpu1.operand_A_out[3] operand_A[3]
1 1
.names cpu1.operand_A_out[4] operand_A[4]
1 1
.names cpu1.operand_A_out[5] operand_A[5]
1 1
.names cpu1.operand_A_out[6] operand_A[6]
1 1
.names cpu1.operand_A_out[7] operand_A[7]
1 1
.names cpu1.operand_B_out[0] operand_B[0]
1 1
.names cpu1.operand_B_out[1] operand_B[1]
1 1
.names cpu1.operand_B_out[2] operand_B[2]
1 1
.names cpu1.operand_B_out[3] operand_B[3]
1 1
.names cpu1.operand_B_out[4] operand_B[4]
1 1
.names cpu1.operand_B_out[5] operand_B[5]
1 1
.names cpu1.operand_B_out[6] operand_B[6]
1 1
.names cpu1.operand_B_out[7] operand_B[7]
1 1
.names cpu1.pc_out[0] pc_out_cpu[0]
1 1
.names cpu1.pc_out[1] pc_out_cpu[1]
1 1
.names cpu1.pc_out[2] pc_out_cpu[2]
1 1
.names cpu1.pc_out[3] pc_out_cpu[3]
1 1
.names cpu1.pc_out[4] pc_out_cpu[4]
1 1
.names cpu1.pc_out[5] pc_out_cpu[5]
1 1
.names cpu1.pc_out[6] pc_out_cpu[6]
1 1
.names cpu1.pc_out[7] pc_out_cpu[7]
1 1
.names cpu1.result_out_cpu[0] result_out_cpu[0]
1 1
.names cpu1.result_out_cpu[1] result_out_cpu[1]
1 1
.names cpu1.result_out_cpu[2] result_out_cpu[2]
1 1
.names cpu1.result_out_cpu[3] result_out_cpu[3]
1 1
.names cpu1.result_out_cpu[4] result_out_cpu[4]
1 1
.names cpu1.result_out_cpu[5] result_out_cpu[5]
1 1
.names cpu1.result_out_cpu[6] result_out_cpu[6]
1 1
.names cpu1.result_out_cpu[7] result_out_cpu[7]
1 1
.end
