<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="/home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="5c85eaa9b19845558bc21c6b05907aa8"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="em.avnet.com:redpitaya:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../gitlab/oimp/fpga_ip"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/adc2dac_ram_offset.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/adc2dac_ram_offset.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="redpitaya"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/adc2dac_ram_offset/adc2dac_ram_offset.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_proc_sys_reset_0_0/adc2dac_ram_offset_proc_sys_reset_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_ltc2145_0_0/adc2dac_ram_offset_ltc2145_0_0.xci">
          <Proxy FileSetName="adc2dac_ram_offset_ltc2145_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_processing_system7_0_0/adc2dac_ram_offset_processing_system7_0_0.xci">
          <Proxy FileSetName="adc2dac_ram_offset_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_data16_multi_to_ram_0_0/adc2dac_ram_offset_data16_multi_to_ram_0_0.xci">
          <Proxy FileSetName="adc2dac_ram_offset_data16_multi_to_ram_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_ad9767_0_0/adc2dac_ram_offset_ad9767_0_0.xci">
          <Proxy FileSetName="adc2dac_ram_offset_ad9767_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_ps7_0_axi_periph_0/adc2dac_ram_offset_ps7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_dupplReal_1_to_2_0_1/adc2dac_ram_offset_dupplReal_1_to_2_0_1.xci">
          <Proxy FileSetName="adc2dac_ram_offset_dupplReal_1_to_2_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_expanderReal_0_1/adc2dac_ram_offset_expanderReal_0_1.xci">
          <Proxy FileSetName="adc2dac_ram_offset_expanderReal_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_xbar_0/adc2dac_ram_offset_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_auto_pc_0/adc2dac_ram_offset_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="hdl/adc2dac_ram_offset.hwdef"/>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0.xci">
          <Proxy FileSetName="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="hdl/adc2dac_ram_offset.v"/>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_dupplReal_1_to_2_0_0/adc2dac_ram_offset_dupplReal_1_to_2_0_0.xci">
          <Proxy FileSetName="adc2dac_ram_offset_dupplReal_1_to_2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_expanderReal_0_0/adc2dac_ram_offset_expanderReal_0_0.xci">
          <Proxy FileSetName="adc2dac_ram_offset_expanderReal_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_add_const_0_0/adc2dac_ram_offset_add_const_0_0.xci">
          <Proxy FileSetName="adc2dac_ram_offset_add_const_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="ip/adc2dac_ram_offset_add_const_0_1/adc2dac_ram_offset_add_const_0_1.xci">
          <Proxy FileSetName="adc2dac_ram_offset_add_const_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="adc2dac_ram_offset_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="hw_handoff/adc2dac_ram_offset.hwh"/>
        <CompFileExtendedInfo CompFileName="adc2dac_ram_offset.bd" FileRelPathName="hw_handoff/adc2dac_ram_offset_bd.tcl"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/adc2dac_ram_offset/hdl/adc2dac_ram_offset_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="adc2dac_ram_offset_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/BPT_sync/Work/5-ED_SPIM/Work/git/gitlab/oimp/fpga_ip/ad9767/ad9767.xdc"/>
          <Attr Name="ImportTime" Val="1485271787"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/BPT_sync/Work/5-ED_SPIM/Work/git/gitlab/oimp/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc"/>
          <Attr Name="ImportTime" Val="1485271787"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/BPT_sync/Work/5-ED_SPIM/Work/git/gitlab/oimp/fpga_ip/ltc2145/ltc2145-redpy.xdc"/>
          <Attr Name="ImportTime" Val="1485271787"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="adc2dac_ram_offset_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_ad9767_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_ad9767_0_0">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_ad9767_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_ltc2145_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_ltc2145_0_0">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_ltc2145_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_expanderReal_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_expanderReal_0_0">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_expanderReal_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_expanderReal_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_expanderReal_0_1">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_expanderReal_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_dupplReal_1_to_2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_dupplReal_1_to_2_0_0">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_dupplReal_1_to_2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_dupplReal_1_to_2_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_dupplReal_1_to_2_0_1">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_dupplReal_1_to_2_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_data16_multi_to_ram_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_data16_multi_to_ram_0_0">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_data16_multi_to_ram_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_add_const_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_add_const_0_1">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_add_const_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adc2dac_ram_offset_add_const_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adc2dac_ram_offset_add_const_0_0">
      <Config>
        <Option Name="TopModule" Val="adc2dac_ram_offset_add_const_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_ad9767_0_0_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_ad9767_0_0" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_ad9767_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_ad9767_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_processing_system7_0_0" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_ltc2145_0_0_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_ltc2145_0_0" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_ltc2145_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_ltc2145_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_expanderReal_0_0_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_expanderReal_0_0" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_expanderReal_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_expanderReal_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_expanderReal_0_1_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_expanderReal_0_1" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_expanderReal_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_expanderReal_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_dupplReal_1_to_2_0_0_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_dupplReal_1_to_2_0_0" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_dupplReal_1_to_2_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_dupplReal_1_to_2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_dupplReal_1_to_2_0_1_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_dupplReal_1_to_2_0_1" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_dupplReal_1_to_2_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_dupplReal_1_to_2_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_data16_multi_to_ram_0_0" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_data16_multi_to_ram_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_add_const_0_1_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_add_const_0_1" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_add_const_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_add_const_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_add_const_0_0_synth_1" Type="Ft3:Synth" SrcSet="adc2dac_ram_offset_add_const_0_0" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_add_const_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/adc2dac_ram_offset_add_const_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_redpitaya_adc_dac_clk_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_ad9767_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_ad9767_0_0" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_ad9767_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_ltc2145_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_ltc2145_0_0" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_ltc2145_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_expanderReal_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_expanderReal_0_0" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_expanderReal_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_expanderReal_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_expanderReal_0_1" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_expanderReal_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_dupplReal_1_to_2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_dupplReal_1_to_2_0_0" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_dupplReal_1_to_2_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_dupplReal_1_to_2_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_dupplReal_1_to_2_0_1" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_dupplReal_1_to_2_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_data16_multi_to_ram_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_data16_multi_to_ram_0_0" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_data16_multi_to_ram_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_add_const_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_add_const_0_1" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_add_const_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adc2dac_ram_offset_add_const_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="adc2dac_ram_offset_add_const_0_0" Description="Default settings for Implementation." SynthRun="adc2dac_ram_offset_add_const_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
