<profile>

<section name = "Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'" level="0">
<item name = "Date">Fri Nov 15 11:03:03 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.33 ns, 2.542 ns, 1.44 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 32771, 26.670 ns, 0.175 ms, 5, 32771, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_724_2">3, 32769, 4, 1, 1, 1 ~ 32767, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 345, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 230, -</column>
<column name="Register">-, -, 166, 32, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_4_2_8_1_1_U237">mux_4_2_8_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln724_fu_297_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln846_1_fu_527_p2">+, 0, 0, 18, 10, 10</column>
<column name="add_ln846_2_fu_521_p2">+, 0, 0, 18, 10, 10</column>
<column name="add_ln846_fu_511_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln849_1_fu_579_p2">+, 0, 0, 18, 10, 10</column>
<column name="add_ln849_2_fu_573_p2">+, 0, 0, 18, 10, 10</column>
<column name="add_ln849_fu_563_p2">+, 0, 0, 16, 9, 2</column>
<column name="out_x_fu_307_p2">-, 0, 0, 21, 14, 14</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_569">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op109_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op127_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op52_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="cmp148_i_fu_323_p2">icmp, 0, 0, 20, 13, 1</column>
<column name="icmp_ln724_fu_291_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln732_fu_317_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="filt_res1_fu_599_p3">select, 0, 0, 64, 1, 64</column>
<column name="p_cast17_i_cast_fu_250_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln814_1_fu_456_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln814_2_fu_463_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln814_3_fu_470_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln814_4_fu_477_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln814_5_fu_484_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln814_fu_449_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln851_fu_610_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_x_2">9, 2, 13, 26</column>
<column name="filt_res1_1_out_o">9, 2, 64, 128</column>
<column name="p_0_0_0480782_i_out_o">9, 2, 8, 16</column>
<column name="p_0_0_0785_i_out_o">9, 2, 8, 16</column>
<column name="p_0_0_0_0_0536737_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0739_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0744792_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0747_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0748795_i_out_o">9, 2, 8, 16</column>
<column name="p_0_1_0_0_0751_i_out_o">9, 2, 8, 16</column>
<column name="p_0_2_0_0_0741_i_out_o">9, 2, 8, 16</column>
<column name="p_out1_o">9, 2, 8, 16</column>
<column name="p_out_o">9, 2, 8, 16</column>
<column name="pixbuf_y_1_fu_142">9, 2, 8, 16</column>
<column name="pixbuf_y_21_out_o">9, 2, 8, 16</column>
<column name="pixbuf_y_2_fu_146">9, 2, 8, 16</column>
<column name="pixbuf_y_3_fu_150">9, 2, 8, 16</column>
<column name="pixbuf_y_4_fu_154">9, 2, 8, 16</column>
<column name="pixbuf_y_5_fu_158">9, 2, 8, 16</column>
<column name="stream_csc_blk_n">9, 2, 1, 2</column>
<column name="stream_out_hresampled_blk_n">9, 2, 1, 2</column>
<column name="stream_out_hresampled_din">14, 3, 24, 72</column>
<column name="x_fu_138">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="cmp148_i_reg_824">1, 0, 1, 0</column>
<column name="cmp148_i_reg_824_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln724_reg_810">1, 0, 1, 0</column>
<column name="icmp_ln724_reg_810_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln732_reg_820">1, 0, 1, 0</column>
<column name="odd_col_reg_814">1, 0, 1, 0</column>
<column name="odd_col_reg_814_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="p_cast17_i_cast_reg_805">2, 0, 2, 0</column>
<column name="pixbuf_y_1_fu_142">8, 0, 8, 0</column>
<column name="pixbuf_y_2_fu_146">8, 0, 8, 0</column>
<column name="pixbuf_y_3_fu_150">8, 0, 8, 0</column>
<column name="pixbuf_y_4_fu_154">8, 0, 8, 0</column>
<column name="pixbuf_y_5_fu_158">8, 0, 8, 0</column>
<column name="pixbuf_y_6_reg_838">8, 0, 8, 0</column>
<column name="pixbuf_y_7_reg_844">8, 0, 8, 0</column>
<column name="pixbuf_y_8_reg_849">8, 0, 8, 0</column>
<column name="select_ln851_reg_854">8, 0, 8, 0</column>
<column name="tmp_reg_834">1, 0, 1, 0</column>
<column name="x_fu_138">13, 0, 13, 0</column>
<column name="tmp_reg_834">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, return value</column>
<column name="stream_csc_dout">in, 24, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_num_data_valid">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_fifo_cap">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_empty_n">in, 1, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_read">out, 1, ap_fifo, stream_csc, pointer</column>
<column name="stream_out_hresampled_din">out, 24, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_num_data_valid">in, 5, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_fifo_cap">in, 5, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_full_n">in, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_write">out, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="pixbuf_y_19">in, 8, ap_none, pixbuf_y_19, scalar</column>
<column name="pixbuf_y_18">in, 8, ap_none, pixbuf_y_18, scalar</column>
<column name="pixbuf_y_17">in, 8, ap_none, pixbuf_y_17, scalar</column>
<column name="pixbuf_y">in, 8, ap_none, pixbuf_y, scalar</column>
<column name="p_0_0_0_0_0536742_lcssa768_i">in, 8, ap_none, p_0_0_0_0_0536742_lcssa768_i, scalar</column>
<column name="loopWidth">in, 13, ap_none, loopWidth, scalar</column>
<column name="p_cast17_i">in, 1, ap_none, p_cast17_i, scalar</column>
<column name="select_ln685">in, 2, ap_none, select_ln685, scalar</column>
<column name="zext_ln720">in, 12, ap_none, zext_ln720, scalar</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="pixbuf_y_24_out">out, 8, ap_vld, pixbuf_y_24_out, pointer</column>
<column name="pixbuf_y_24_out_ap_vld">out, 1, ap_vld, pixbuf_y_24_out, pointer</column>
<column name="pixbuf_y_23_out">out, 8, ap_vld, pixbuf_y_23_out, pointer</column>
<column name="pixbuf_y_23_out_ap_vld">out, 1, ap_vld, pixbuf_y_23_out, pointer</column>
<column name="pixbuf_y_22_out">out, 8, ap_vld, pixbuf_y_22_out, pointer</column>
<column name="pixbuf_y_22_out_ap_vld">out, 1, ap_vld, pixbuf_y_22_out, pointer</column>
<column name="pixbuf_y_21_out_i">in, 8, ap_ovld, pixbuf_y_21_out, pointer</column>
<column name="pixbuf_y_21_out_o">out, 8, ap_ovld, pixbuf_y_21_out, pointer</column>
<column name="pixbuf_y_21_out_o_ap_vld">out, 1, ap_ovld, pixbuf_y_21_out, pointer</column>
<column name="pixbuf_y_20_out">out, 8, ap_vld, pixbuf_y_20_out, pointer</column>
<column name="pixbuf_y_20_out_ap_vld">out, 1, ap_vld, pixbuf_y_20_out, pointer</column>
<column name="p_0_1_0_0_0748795_i_out_i">in, 8, ap_ovld, p_0_1_0_0_0748795_i_out, pointer</column>
<column name="p_0_1_0_0_0748795_i_out_o">out, 8, ap_ovld, p_0_1_0_0_0748795_i_out, pointer</column>
<column name="p_0_1_0_0_0748795_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_0748795_i_out, pointer</column>
<column name="p_0_1_0_0_0744792_i_out_i">in, 8, ap_ovld, p_0_1_0_0_0744792_i_out, pointer</column>
<column name="p_0_1_0_0_0744792_i_out_o">out, 8, ap_ovld, p_0_1_0_0_0744792_i_out, pointer</column>
<column name="p_0_1_0_0_0744792_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_0744792_i_out, pointer</column>
<column name="p_out_i">in, 8, ap_ovld, p_out, pointer</column>
<column name="p_out_o">out, 8, ap_ovld, p_out, pointer</column>
<column name="p_out_o_ap_vld">out, 1, ap_ovld, p_out, pointer</column>
<column name="p_out1_i">in, 8, ap_ovld, p_out1, pointer</column>
<column name="p_out1_o">out, 8, ap_ovld, p_out1, pointer</column>
<column name="p_out1_o_ap_vld">out, 1, ap_ovld, p_out1, pointer</column>
<column name="p_0_0_0785_i_out_i">in, 8, ap_ovld, p_0_0_0785_i_out, pointer</column>
<column name="p_0_0_0785_i_out_o">out, 8, ap_ovld, p_0_0_0785_i_out, pointer</column>
<column name="p_0_0_0785_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0785_i_out, pointer</column>
<column name="p_0_0_0480782_i_out_i">in, 8, ap_ovld, p_0_0_0480782_i_out, pointer</column>
<column name="p_0_0_0480782_i_out_o">out, 8, ap_ovld, p_0_0_0480782_i_out, pointer</column>
<column name="p_0_0_0480782_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0480782_i_out, pointer</column>
<column name="p_0_1_0_0_0751_i_out_i">in, 8, ap_ovld, p_0_1_0_0_0751_i_out, pointer</column>
<column name="p_0_1_0_0_0751_i_out_o">out, 8, ap_ovld, p_0_1_0_0_0751_i_out, pointer</column>
<column name="p_0_1_0_0_0751_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_0751_i_out, pointer</column>
<column name="p_0_1_0_0_0747_i_out_i">in, 8, ap_ovld, p_0_1_0_0_0747_i_out, pointer</column>
<column name="p_0_1_0_0_0747_i_out_o">out, 8, ap_ovld, p_0_1_0_0_0747_i_out, pointer</column>
<column name="p_0_1_0_0_0747_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_0747_i_out, pointer</column>
<column name="p_0_2_0_0_0741_i_out_i">in, 8, ap_ovld, p_0_2_0_0_0741_i_out, pointer</column>
<column name="p_0_2_0_0_0741_i_out_o">out, 8, ap_ovld, p_0_2_0_0_0741_i_out, pointer</column>
<column name="p_0_2_0_0_0741_i_out_o_ap_vld">out, 1, ap_ovld, p_0_2_0_0_0741_i_out, pointer</column>
<column name="p_0_1_0_0_0739_i_out_i">in, 8, ap_ovld, p_0_1_0_0_0739_i_out, pointer</column>
<column name="p_0_1_0_0_0739_i_out_o">out, 8, ap_ovld, p_0_1_0_0_0739_i_out, pointer</column>
<column name="p_0_1_0_0_0739_i_out_o_ap_vld">out, 1, ap_ovld, p_0_1_0_0_0739_i_out, pointer</column>
<column name="p_0_0_0_0_0536737_i_out_i">in, 8, ap_ovld, p_0_0_0_0_0536737_i_out, pointer</column>
<column name="p_0_0_0_0_0536737_i_out_o">out, 8, ap_ovld, p_0_0_0_0_0536737_i_out, pointer</column>
<column name="p_0_0_0_0_0536737_i_out_o_ap_vld">out, 1, ap_ovld, p_0_0_0_0_0536737_i_out, pointer</column>
<column name="filt_res1_1_out_i">in, 64, ap_ovld, filt_res1_1_out, pointer</column>
<column name="filt_res1_1_out_o">out, 64, ap_ovld, filt_res1_1_out, pointer</column>
<column name="filt_res1_1_out_o_ap_vld">out, 1, ap_ovld, filt_res1_1_out, pointer</column>
</table>
</item>
</section>
</profile>
