---
title: "Auto-close brackets and quotes"
date: 2020-06-25
pager: false
comments: false
layout: youtube
videoid: 6Hmg0yUNNQM
tags:
  - Basic instruction
  - editor
---

Matching brackets are important when writing Verilog, VHDL and SystemVerilog. This video demonstrates how Sigasi Studio helps you to balance your brackets by automatically closing them.
We will also show you a trick to quickly navigate to a matching bracket.
