
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue Dec 22 10:59:16 2020
| Design       : ipsl_hmic_h_top_test
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 pll_refclk_in            20.000       {0 10}         Declared                 0           1  {pll_refclk_in}
 phy_clk                  2.500        {0 1.25}       Generated (pll_refclk_in)
                                                                              21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 pclk                     20.000       {0 10}         Generated (pll_refclk_in)
                                                                             160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                             312           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 axi_clk1                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                               0           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 axi_clk2                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                               0           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT4}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (phy_clk)      1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 phy_clk                    400.000 MHz    1360.544 MHz          2.500          0.735          1.765
 pclk                        50.000 MHz     125.329 MHz         20.000          7.979         12.021
 axi_clk0                   100.000 MHz     151.722 MHz         10.000          6.591          3.409
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      1.765       0.000              0             48
 pclk                   pclk                        12.021       0.000              0            460
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         2.975       0.000              0             10
 axi_clk0               axi_clk0                     3.409       0.000              0           1412
 pclk                   axi_clk0                     8.246       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.396       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      0.415       0.000              0             48
 pclk                   pclk                         0.342       0.000              0            460
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.359      -1.229              4             10
 axi_clk0               axi_clk0                     0.374       0.000              0           1412
 pclk                   axi_clk0                     0.271       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.822       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.000       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.677       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                                             0.392       0.000              0             21
 pclk                                                5.734       0.000              0            160
 axi_clk0                                            1.609       0.000              0            312
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      1.850       0.000              0             48
 pclk                   pclk                        13.381       0.000              0            460
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.182       0.000              0             10
 axi_clk0               axi_clk0                     3.211       0.000              0           1412
 pclk                   axi_clk0                     8.638       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.048       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      0.374       0.000              0             48
 pclk                   pclk                         0.315       0.000              0            460
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.050      -0.120              3             10
 axi_clk0               axi_clk0                     0.338       0.000              0           1412
 pclk                   axi_clk0                     0.318       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.749       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.633       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.624       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                                             0.386       0.000              0             21
 pclk                                                5.971       0.000              0            160
 axi_clk0                                            1.712       0.000              0            312
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.469
  Launch Clock Delay      :  6.493
  Clock Pessimism Removal :  1.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.493         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.957 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.957         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.957         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       3.528 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.622 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       6.772         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.231 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.645         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.905 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.023       8.992                          
 clock uncertainty                                      -0.150       8.842                          

 Setup time                                             -0.120       8.722                          

 Data required time                                                  8.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.722                          
 Data arrival time                                                  -6.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.469
  Launch Clock Delay      :  6.493
  Clock Pessimism Removal :  1.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.493         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.957 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.957         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.957         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       3.528 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.622 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       6.772         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.231 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.645         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.905 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.023       8.992                          
 clock uncertainty                                      -0.150       8.842                          

 Setup time                                             -0.120       8.722                          

 Data required time                                                  8.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.722                          
 Data arrival time                                                  -6.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.469
  Launch Clock Delay      :  6.493
  Clock Pessimism Removal :  1.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.493         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.957 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.957         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.957         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       3.528 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.622 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       6.772         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.231 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.645         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.905 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.023       8.992                          
 clock uncertainty                                      -0.150       8.842                          

 Setup time                                             -0.120       8.722                          

 Data required time                                                  8.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.722                          
 Data arrival time                                                  -6.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.516
  Launch Clock Delay      :  5.458
  Clock Pessimism Removal :  -1.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.458         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.834 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.834         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.834         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.516         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.023       5.493                          
 clock uncertainty                                       0.000       5.493                          

 Hold time                                              -0.074       5.419                          

 Data required time                                                  5.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.419                          
 Data arrival time                                                  -5.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.516
  Launch Clock Delay      :  5.458
  Clock Pessimism Removal :  -1.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.458         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.834 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.834         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.834         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.516         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.023       5.493                          
 clock uncertainty                                       0.000       5.493                          

 Hold time                                              -0.074       5.419                          

 Data required time                                                  5.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.419                          
 Data arrival time                                                  -5.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.516
  Launch Clock Delay      :  5.458
  Clock Pessimism Removal :  -1.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.458         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.834 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.834         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.834         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.516         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.023       5.493                          
 clock uncertainty                                       0.000       5.493                          

 Hold time                                              -0.074       5.419                          

 Data required time                                                  5.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.419                          
 Data arrival time                                                  -5.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.693
  Launch Clock Delay      :  7.925
  Clock Pessimism Removal :  1.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.831       7.925         ntclkbufg_0      
 CLMA_70_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_89/Q0                     tco                   0.261       8.186 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.616       8.802         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_70_93/Y3                     td                    0.276       9.078 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.418       9.496         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_70_96/Y1                     td                    0.169       9.665 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.263       9.928         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_96/Y0                     td                    0.282      10.210 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.817      11.027         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMS_86_97/Y0                     td                    0.214      11.241 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        2.447      13.688         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  13.688         Logic Levels: 4  
                                                                                   Logic: 1.202ns(20.857%), Route: 4.561ns(79.143%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.693         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.199      27.892                          
 clock uncertainty                                      -0.150      27.742                          

 Setup time                                             -2.033      25.709                          

 Data required time                                                 25.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.709                          
 Data arrival time                                                 -13.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.693
  Launch Clock Delay      :  7.925
  Clock Pessimism Removal :  1.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.831       7.925         ntclkbufg_0      
 CLMA_70_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_89/Q0                     tco                   0.261       8.186 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.616       8.802         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_70_93/Y3                     td                    0.276       9.078 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.418       9.496         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_70_96/Y1                     td                    0.169       9.665 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.263       9.928         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_96/Y0                     td                    0.282      10.210 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.853      11.063         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMA_90_84/Y0                     td                    0.282      11.345 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        2.458      13.803         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  13.803         Logic Levels: 4  
                                                                                   Logic: 1.270ns(21.606%), Route: 4.608ns(78.394%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.693         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.199      27.892                          
 clock uncertainty                                      -0.150      27.742                          

 Setup time                                             -1.805      25.937                          

 Data required time                                                 25.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.937                          
 Data arrival time                                                 -13.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.693
  Launch Clock Delay      :  7.925
  Clock Pessimism Removal :  1.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.831       7.925         ntclkbufg_0      
 CLMA_70_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_89/Q0                     tco                   0.261       8.186 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.616       8.802         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_70_93/Y3                     td                    0.276       9.078 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.418       9.496         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_70_96/Y1                     td                    0.169       9.665 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.263       9.928         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_96/Y0                     td                    0.282      10.210 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.953      11.163         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMS_102_97/Y0                    td                    0.164      11.327 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        2.440      13.767         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  13.767         Logic Levels: 4  
                                                                                   Logic: 1.152ns(19.719%), Route: 4.690ns(80.281%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.693         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.199      27.892                          
 clock uncertainty                                      -0.150      27.742                          

 Setup time                                             -1.792      25.950                          

 Data required time                                                 25.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.950                          
 Data arrival time                                                 -13.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.882
  Launch Clock Delay      :  6.631
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.510       6.631         ntclkbufg_0      
 CLMA_38_176/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK

 CLMA_38_176/Q3                    tco                   0.224       6.855 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.994         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0]
 CLMS_38_177/M2                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D

 Data arrival time                                                   6.994         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.788       7.882         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -1.218       6.664                          
 clock uncertainty                                       0.000       6.664                          

 Hold time                                              -0.012       6.652                          

 Data required time                                                  6.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.652                          
 Data arrival time                                                  -6.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_ack/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.918
  Launch Clock Delay      :  6.667
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.546       6.667         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/CLK

 CLMA_30_153/Q0                    tco                   0.224       6.891 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.142       7.033         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9
 CLMA_30_152/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_ack/opit_0_inv/D

 Data arrival time                                                   7.033         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.824       7.918         ntclkbufg_0      
 CLMA_30_152/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_ack/opit_0_inv/CLK
 clock pessimism                                        -1.218       6.700                          
 clock uncertainty                                       0.000       6.700                          

 Hold time                                              -0.012       6.688                          

 Data required time                                                  6.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.688                          
 Data arrival time                                                  -7.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.917
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -1.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.545       6.666         ntclkbufg_0      
 CLMA_38_148/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK

 CLMA_38_148/Q1                    tco                   0.224       6.890 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.137       7.027         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
 CLMA_38_148/M1                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   7.027         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.917         ntclkbufg_0      
 CLMA_38_148/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -1.251       6.666                          
 clock uncertainty                                       0.000       6.666                          

 Hold time                                              -0.012       6.654                          

 Data required time                                                  6.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.654                          
 Data arrival time                                                  -7.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.705
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      16.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790      20.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.428         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.832 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.911      23.743         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/Y2                    td                    0.165      23.908 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      24.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_124/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.125         Logic Levels: 1  
                                                                                   Logic: 1.569ns(58.176%), Route: 1.128ns(41.824%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.584      26.705         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.822      27.527                          
 clock uncertainty                                      -0.150      27.377                          

 Setup time                                             -0.277      27.100                          

 Data required time                                                 27.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.100                          
 Data arrival time                                                 -24.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.705
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      16.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790      20.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.428         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.832 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.911      23.743         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/Y2                    td                    0.165      23.908 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      24.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_125/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.125         Logic Levels: 1  
                                                                                   Logic: 1.569ns(58.176%), Route: 1.128ns(41.824%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.584      26.705         ntclkbufg_0      
 CLMS_26_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.822      27.527                          
 clock uncertainty                                      -0.150      27.377                          

 Setup time                                             -0.277      27.100                          

 Data required time                                                 27.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.100                          
 Data arrival time                                                 -24.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.705
  Launch Clock Delay      :  6.428
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      16.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790      20.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.428         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.832 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.911      23.743         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/Y2                    td                    0.165      23.908 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      24.125         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_124/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.125         Logic Levels: 1  
                                                                                   Logic: 1.569ns(58.176%), Route: 1.128ns(41.824%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.584      26.705         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.822      27.527                          
 clock uncertainty                                      -0.150      27.377                          

 Setup time                                             -0.277      27.100                          

 Data required time                                                 27.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.100                          
 Data arrival time                                                 -24.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.916
  Launch Clock Delay      :  5.405
  Clock Pessimism Removal :  -0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.405         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.497 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.372      26.869         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_89/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.869         Logic Levels: 0  
                                                                                   Logic: 1.092ns(74.590%), Route: 0.372ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      21.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790      25.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523      25.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      26.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.916         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.822      27.094                          
 clock uncertainty                                       0.150      27.244                          

 Hold time                                              -0.016      27.228                          

 Data required time                                                 27.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.228                          
 Data arrival time                                                 -26.869                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.911
  Launch Clock Delay      :  5.405
  Clock Pessimism Removal :  -0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.405         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.435 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.375      26.810         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_85/B4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.810         Logic Levels: 0  
                                                                                   Logic: 1.030ns(73.310%), Route: 0.375ns(26.690%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      21.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790      25.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523      25.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      26.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817      27.911         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.822      27.089                          
 clock uncertainty                                       0.150      27.239                          

 Hold time                                              -0.084      27.155                          

 Data required time                                                 27.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.155                          
 Data arrival time                                                 -26.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.916
  Launch Clock Delay      :  5.405
  Clock Pessimism Removal :  -0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.405         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.435 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.405      26.840         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.840         Logic Levels: 0  
                                                                                   Logic: 1.030ns(71.777%), Route: 0.405ns(28.223%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      21.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790      25.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523      25.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      26.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.916         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.822      27.094                          
 clock uncertainty                                       0.150      27.244                          

 Hold time                                              -0.082      27.162                          

 Data required time                                                 27.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.162                          
 Data arrival time                                                 -26.840                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.880
  Clock Pessimism Removal :  0.973

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.620 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.097         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.097 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.783       7.880         ntclkbufg_1      
 CLMA_38_64/CLK                                                            r       u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_64/Q0                     tco                   0.261       8.141 r       u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.372       9.513         axi_arvalid      
 HMEMC_16_1/SRB_IOL46_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0

 Data arrival time                                                   9.513         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.983%), Route: 1.372ns(84.017%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      11.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      14.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447      14.719 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.124         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      15.124 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.542      16.666         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.973      17.639                          
 clock uncertainty                                      -0.150      17.489                          

 Setup time                                             -4.567      12.922                          

 Data required time                                                 12.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.922                          
 Data arrival time                                                  -9.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.940
  Clock Pessimism Removal :  0.973

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.620 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.097         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.097 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.843       7.940         ntclkbufg_1      
 CLMS_38_113/CLK                                                           r       u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/CLK

 CLMS_38_113/Q1                    tco                   0.261       8.201 r       u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=9)        1.136       9.337         axi_awvalid      
 HMEMC_16_1/SRB_IOL57_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   9.337         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.683%), Route: 1.136ns(81.317%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      11.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      14.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447      14.719 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.124         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      15.124 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.542      16.666         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.973      17.639                          
 clock uncertainty                                      -0.150      17.489                          

 Setup time                                             -4.610      12.879                          

 Data required time                                                 12.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.879                          
 Data arrival time                                                  -9.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.912
  Clock Pessimism Removal :  0.973

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.620 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.097         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.097 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.815       7.912         ntclkbufg_1      
 CLMA_42_93/CLK                                                            r       u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_42_93/Q1                     tco                   0.261       8.173 r       u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.056       9.229         axi_wvalid       
 HMEMC_16_1/SRB_IOL49_IODLY_CTRL[2]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0

 Data arrival time                                                   9.229         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.818%), Route: 1.056ns(80.182%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      11.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      14.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447      14.719 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.124         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      15.124 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.542      16.666         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.973      17.639                          
 clock uncertainty                                      -0.150      17.489                          

 Setup time                                             -4.629      12.860                          

 Data required time                                                 12.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.860                          
 Data arrival time                                                  -9.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.885
  Launch Clock Delay      :  6.634
  Clock Pessimism Removal :  -1.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447       4.719 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.124         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       5.124 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.510       6.634         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK

 CLMS_46_69/Q2                     tco                   0.224       6.858 r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/Q
                                   net (fanout=1)        0.138       6.996         u_test_main_ctrl/ddrc_init_done_d0
 CLMS_46_69/M3                                                             r       u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/D

 Data arrival time                                                   6.996         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.620 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.097         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.097 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.788       7.885         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/CLK
 clock pessimism                                        -1.251       6.634                          
 clock uncertainty                                       0.000       6.634                          

 Hold time                                              -0.012       6.622                          

 Data required time                                                  6.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.622                          
 Data arrival time                                                  -6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_main_ctrl/I_prbs31_128bit/latch_y[3]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.880
  Launch Clock Delay      :  6.634
  Clock Pessimism Removal :  -1.199

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447       4.719 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.124         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       5.124 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.510       6.634         ntclkbufg_1      
 CLMS_38_69/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[27]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_69/Q0                     tco                   0.223       6.857 f       u_test_main_ctrl/I_prbs31_128bit/latch_y[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.126       6.983         u_test_main_ctrl/I_prbs31_128bit/dout [26]
 CLMA_38_56/A4                                                             f       u_test_main_ctrl/I_prbs31_128bit/latch_y[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.983         Logic Levels: 0  
                                                                                   Logic: 0.223ns(63.897%), Route: 0.126ns(36.103%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.620 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.097         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.097 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.783       7.880         ntclkbufg_1      
 CLMA_38_56/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.199       6.681                          
 clock uncertainty                                       0.000       6.681                          

 Hold time                                              -0.081       6.600                          

 Data required time                                                  6.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.600                          
 Data arrival time                                                  -6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_main_ctrl/I_prbs31_128bit/latch_y[11]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.887
  Launch Clock Delay      :  6.646
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447       4.719 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.124         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       5.124 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.522       6.646         ntclkbufg_1      
 CLMA_42_80/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_80/Q0                     tco                   0.223       6.869 f       u_test_main_ctrl/I_prbs31_128bit/latch_y[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.114       6.983         u_test_main_ctrl/I_prbs31_128bit/dout [6]
 CLMA_42_72/A4                                                             f       u_test_main_ctrl/I_prbs31_128bit/latch_y[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.983         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.620 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.097         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.097 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.790       7.887         ntclkbufg_1      
 CLMA_42_72/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.218       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Hold time                                              -0.081       6.588                          

 Data required time                                                  6.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.588                          
 Data arrival time                                                  -6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.634
  Launch Clock Delay      :  7.917
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.917         ntclkbufg_0      
 CLMA_38_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_38_96/Q0                     tco                   0.261       8.178 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        0.815       8.993         nt_ddr_init_done 
 CLMS_46_69/M1                                                             r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D

 Data arrival time                                                   8.993         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.257%), Route: 0.815ns(75.743%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      11.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      14.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447      14.719 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.124         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      15.124 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.510      16.634         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
 clock pessimism                                         0.822      17.456                          
 clock uncertainty                                      -0.150      17.306                          

 Setup time                                             -0.067      17.239                          

 Data required time                                                 17.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.239                          
 Data arrival time                                                  -8.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.885
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.545       6.666         ntclkbufg_0      
 CLMA_38_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_38_96/Q0                     tco                   0.223       6.889 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        0.579       7.468         nt_ddr_init_done 
 CLMS_46_69/M1                                                             f       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D

 Data arrival time                                                   7.468         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.805%), Route: 0.579ns(72.195%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.620 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.097         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.097 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.788       7.885         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
 clock pessimism                                        -0.822       7.063                          
 clock uncertainty                                       0.150       7.213                          

 Hold time                                              -0.016       7.197                          

 Data required time                                                  7.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.197                          
 Data arrival time                                                  -7.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.405
  Launch Clock Delay      :  7.941
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.941         ntclkbufg_0      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q0                    tco                   0.261       8.202 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.430       8.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_104/Y0                    td                    0.164       8.796 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.916       9.712         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.712         Logic Levels: 1  
                                                                                   Logic: 0.425ns(23.998%), Route: 1.346ns(76.002%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       6.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       6.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       9.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      10.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.405         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.822      11.227                          
 clock uncertainty                                      -0.150      11.077                          

 Setup time                                              0.031      11.108                          

 Data required time                                                 11.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.108                          
 Data arrival time                                                  -9.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.405
  Launch Clock Delay      :  7.921
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.921         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q1                     tco                   0.261       8.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.605       8.787         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.787         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.139%), Route: 0.605ns(69.861%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       6.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       6.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       9.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      10.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.405         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.822      11.227                          
 clock uncertainty                                      -0.150      11.077                          

 Setup time                                             -0.564      10.513                          

 Data required time                                                 10.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.513                          
 Data arrival time                                                  -8.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.405
  Launch Clock Delay      :  7.911
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.911         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.261       8.172 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.448       8.620         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.620         Logic Levels: 0  
                                                                                   Logic: 0.261ns(36.812%), Route: 0.448ns(63.188%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       6.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       6.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       9.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.731 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      10.145         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.405         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.405 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.405         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.822      11.227                          
 clock uncertainty                                      -0.150      11.077                          

 Setup time                                             -0.568      10.509                          

 Data required time                                                 10.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.509                          
 Data arrival time                                                  -8.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.665
  Clock Pessimism Removal :  -0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.544       6.665         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.223       6.888 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.371       7.259         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.259         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.428         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.822       5.606                          
 clock uncertainty                                       0.150       5.756                          

 Hold time                                               0.681       6.437                          

 Data required time                                                  6.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.437                          
 Data arrival time                                                  -7.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.660
  Clock Pessimism Removal :  -0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.660         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q2                     tco                   0.223       6.883 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.374       7.257         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   7.257         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.353%), Route: 0.374ns(62.647%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.428         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.822       5.606                          
 clock uncertainty                                       0.150       5.756                          

 Hold time                                               0.659       6.415                          

 Data required time                                                  6.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.415                          
 Data arrival time                                                  -7.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.428
  Launch Clock Delay      :  6.660
  Clock Pessimism Removal :  -0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.660         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.223       6.883 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.291       7.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.174         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.635 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.122         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.428         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.428 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.428         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.822       5.606                          
 clock uncertainty                                       0.150       5.756                          

 Hold time                                               0.532       6.288                          

 Data required time                                                  6.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.288                          
 Data arrival time                                                  -7.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.886                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.660
  Launch Clock Delay      :  7.907
  Clock Pessimism Removal :  0.973

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.813       7.907         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.261       8.168 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       2.038      10.206         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_84/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/RS

 Data arrival time                                                  10.206         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.353%), Route: 2.038ns(88.647%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539      26.660         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
 clock pessimism                                         0.973      27.633                          
 clock uncertainty                                      -0.150      27.483                          

 Recovery time                                          -0.277      27.206                          

 Data required time                                                 27.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.206                          
 Data arrival time                                                 -10.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.660
  Launch Clock Delay      :  7.907
  Clock Pessimism Removal :  0.973

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.813       7.907         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.261       8.168 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       1.914      10.082         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.082         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.000%), Route: 1.914ns(88.000%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539      26.660         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.973      27.633                          
 clock uncertainty                                      -0.150      27.483                          

 Recovery time                                          -0.277      27.206                          

 Data required time                                                 27.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.206                          
 Data arrival time                                                 -10.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.660
  Launch Clock Delay      :  7.907
  Clock Pessimism Removal :  0.973

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.813       7.907         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.261       8.168 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       1.914      10.082         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.082         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.000%), Route: 1.914ns(88.000%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150      24.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539      26.660         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.973      27.633                          
 clock uncertainty                                      -0.150      27.483                          

 Recovery time                                          -0.277      27.206                          

 Data required time                                                 27.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.206                          
 Data arrival time                                                 -10.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.917
  Launch Clock Delay      :  6.671
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.550       6.671         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q0                    tco                   0.223       6.894 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.378       7.272         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_93/RSCO                   td                    0.104       7.376 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.376         _N32             
 CLMS_38_97/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.376         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.383%), Route: 0.378ns(53.617%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.917         ntclkbufg_0      
 CLMS_38_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.218       6.699                          
 clock uncertainty                                       0.000       6.699                          

 Removal time                                            0.000       6.699                          

 Data required time                                                  6.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.699                          
 Data arrival time                                                  -7.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.887
  Launch Clock Delay      :  6.656
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.535       6.656         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.223       6.879 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.371       7.250         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_168/RSCO                  td                    0.104       7.354 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.354         _N118            
 CLMA_38_172/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/RS

 Data arrival time                                                   7.354         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.848%), Route: 0.371ns(53.152%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.793       7.887         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/CLK
 clock pessimism                                        -1.218       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Removal time                                            0.000       6.669                          

 Data required time                                                  6.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.669                          
 Data arrival time                                                  -7.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.887
  Launch Clock Delay      :  6.656
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.150       4.272         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.716 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.121         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.121 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.535       6.656         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.223       6.879 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.371       7.250         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_168/RSCO                  td                    0.104       7.354 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.354         _N118            
 CLMA_38_172/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RS

 Data arrival time                                                   7.354         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.848%), Route: 0.371ns(53.152%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.793       7.887         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/CLK
 clock pessimism                                        -1.218       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Removal time                                            0.000       6.669                          

 Data required time                                                  6.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.669                          
 Data arrival time                                                  -7.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.917         ntclkbufg_0      
 CLMA_38_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_38_96/Q0                     tco                   0.258       8.175 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        2.456      10.631         nt_ddr_init_done 
 IOL_7_282/DO                      td                    0.122      10.753 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.753         ddr_init_done_obuf/ntO
 IOBD_0_282/PAD                    td                    2.720      13.473 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.083      13.556         ddr_init_done    
 B2                                                                        f       ddr_init_done (port)

 Data arrival time                                                  13.556         Logic Levels: 2  
                                                                                   Logic: 3.100ns(54.974%), Route: 2.539ns(45.026%)
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.620 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.097         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.097 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.847       7.944         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK

 CLMS_26_109/Q0                    tco                   0.258       8.202 f       u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.128      10.330         nt_err_flag      
 IOL_7_270/DO                      td                    0.122      10.452 f       err_flag_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.452         err_flag_obuf/ntO
 IOBD_0_270/PAD                    td                    2.720      13.172 f       err_flag_obuf/opit_0/O
                                   net (fanout=1)        0.083      13.255         err_flag         
 B1                                                                        f       err_flag (port)  

 Data arrival time                                                  13.255         Logic Levels: 2  
                                                                                   Logic: 3.100ns(58.369%), Route: 2.211ns(41.631%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.790       5.094         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.617 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.094         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.094 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.921         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q0                    tco                   0.258       8.179 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.740       9.919         nt_ddrphy_rst_done
 IOL_7_281/DO                      td                    0.122      10.041 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.041         ddrphy_rst_done_obuf/ntO
 IOBS_0_281/PAD                    td                    2.720      12.761 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.088      12.849         ddrphy_rst_done  
 A2                                                                        f       ddrphy_rst_done (port)

 Data arrival time                                                  12.849         Logic Levels: 2  
                                                                                   Logic: 3.100ns(62.906%), Route: 1.828ns(37.094%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

{phy_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.392       1.245           0.853           Low Pulse Width   DQSL_6_176/CLK_IO       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.392       1.245           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.392       1.245           0.853           Low Pulse Width   DQSL_6_96/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/IOCLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.734       9.984           4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.744       9.994           4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.364       9.984           0.620           High Pulse Width  CLMS_38_177/CLK         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.609       4.984           3.375           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.619       4.994           3.375           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 4.364       4.984           0.620           High Pulse Width  CLMS_26_233/CLK         cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.266
  Clock Pessimism Removal :  0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.266         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.702         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.702         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       3.374 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       3.445 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       6.221         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.571 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.935         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.208         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.559       7.767                          
 clock uncertainty                                      -0.150       7.617                          

 Setup time                                             -0.065       7.552                          

 Data required time                                                  7.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.552                          
 Data arrival time                                                  -5.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.266
  Clock Pessimism Removal :  0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.266         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.702         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.702         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       3.374 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       3.445 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       6.221         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.571 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.935         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.208         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.559       7.767                          
 clock uncertainty                                      -0.150       7.617                          

 Setup time                                             -0.065       7.552                          

 Data required time                                                  7.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.552                          
 Data arrival time                                                  -5.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.266
  Clock Pessimism Removal :  0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.266         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.702 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.702         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.702         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       3.374 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       3.445 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       6.221         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.571 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.935         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.208         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.559       7.767                          
 clock uncertainty                                      -0.150       7.617                          

 Setup time                                             -0.065       7.552                          

 Data required time                                                  7.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.552                          
 Data arrival time                                                  -5.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.287
  Launch Clock Delay      :  4.698
  Clock Pessimism Removal :  -0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.698         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.059 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.059         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.287         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.559       4.728                          
 clock uncertainty                                       0.000       4.728                          

 Hold time                                              -0.043       4.685                          

 Data required time                                                  4.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.685                          
 Data arrival time                                                  -5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.287
  Launch Clock Delay      :  4.698
  Clock Pessimism Removal :  -0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.698         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.059 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.059         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.287         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.559       4.728                          
 clock uncertainty                                       0.000       4.728                          

 Hold time                                              -0.043       4.685                          

 Data required time                                                  4.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.685                          
 Data arrival time                                                  -5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.287
  Launch Clock Delay      :  4.698
  Clock Pessimism Removal :  -0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.698         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.059 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.059         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.287         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.559       4.728                          
 clock uncertainty                                       0.000       4.728                          

 Hold time                                              -0.043       4.685                          

 Data required time                                                  4.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.685                          
 Data arrival time                                                  -5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.688
  Launch Clock Delay      :  6.388
  Clock Pessimism Removal :  0.677

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       6.388         ntclkbufg_0      
 CLMA_70_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_89/Q0                     tco                   0.209       6.597 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.497       7.094         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_70_93/Y3                     td                    0.221       7.315 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       7.672         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_70_96/Y1                     td                    0.135       7.807 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.242       8.049         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_96/Y0                     td                    0.226       8.275 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.723       8.998         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMS_86_97/Y0                     td                    0.192       9.190 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        2.251      11.441         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  11.441         Logic Levels: 4  
                                                                                   Logic: 0.983ns(19.454%), Route: 4.070ns(80.546%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.688         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.677      26.365                          
 clock uncertainty                                      -0.150      26.215                          

 Setup time                                             -1.393      24.822                          

 Data required time                                                 24.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.822                          
 Data arrival time                                                 -11.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.688
  Launch Clock Delay      :  6.388
  Clock Pessimism Removal :  0.677

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       6.388         ntclkbufg_0      
 CLMA_70_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_89/Q0                     tco                   0.209       6.597 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.497       7.094         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_70_93/Y3                     td                    0.221       7.315 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       7.672         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_70_96/Y1                     td                    0.135       7.807 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.242       8.049         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_96/Y0                     td                    0.225       8.274 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.774       9.048         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMS_102_85/Y1                    td                    0.217       9.265 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[10]/gateop_perm/Z
                                   net (fanout=1)        2.518      11.783         u_ipsl_hmic_h_top/ddrc_pwdata [10]
 HMEMC_16_1/SRB_IOL3_TX_DATA[2]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[10]

 Data arrival time                                                  11.783         Logic Levels: 4  
                                                                                   Logic: 1.007ns(18.665%), Route: 4.388ns(81.335%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.688         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.677      26.365                          
 clock uncertainty                                      -0.150      26.215                          

 Setup time                                             -0.847      25.368                          

 Data required time                                                 25.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.368                          
 Data arrival time                                                 -11.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.688
  Launch Clock Delay      :  6.388
  Clock Pessimism Removal :  0.677

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       6.388         ntclkbufg_0      
 CLMA_70_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_89/Q0                     tco                   0.209       6.597 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=168)      0.497       7.094         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
 CLMA_70_93/Y3                     td                    0.221       7.315 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.357       7.672         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_70_96/Y1                     td                    0.135       7.807 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.242       8.049         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_96/Y0                     td                    0.226       8.275 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.733       9.008         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMS_102_97/Y0                    td                    0.139       9.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        2.227      11.374         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  11.374         Logic Levels: 4  
                                                                                   Logic: 0.930ns(18.652%), Route: 4.056ns(81.348%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.688         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.677      26.365                          
 clock uncertainty                                      -0.150      26.215                          

 Setup time                                             -1.248      24.967                          

 Data required time                                                 24.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.967                          
 Data arrival time                                                 -11.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.344
  Launch Clock Delay      :  5.628
  Clock Pessimism Removal :  -0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.248       5.628         ntclkbufg_0      
 CLMA_38_176/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/CLK

 CLMA_38_176/Q3                    tco                   0.198       5.826 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.141       5.967         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0]
 CLMS_38_177/M2                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/D

 Data arrival time                                                   5.967         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.445       6.344         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.689       5.655                          
 clock uncertainty                                       0.000       5.655                          

 Hold time                                              -0.003       5.652                          

 Data required time                                                  5.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.652                          
 Data arrival time                                                  -5.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_ack/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.379
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.283       5.663         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/CLK

 CLMA_30_153/Q0                    tco                   0.198       5.861 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.145       6.006         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9
 CLMA_30_152/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_ack/opit_0_inv/D

 Data arrival time                                                   6.006         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.726%), Route: 0.145ns(42.274%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.480       6.379         ntclkbufg_0      
 CLMA_30_152/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_ack/opit_0_inv/CLK
 clock pessimism                                        -0.689       5.690                          
 clock uncertainty                                       0.000       5.690                          

 Hold time                                              -0.003       5.687                          

 Data required time                                                  5.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.687                          
 Data arrival time                                                  -6.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.383
  Launch Clock Delay      :  5.658
  Clock Pessimism Removal :  -0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.278       5.658         ntclkbufg_0      
 CLMA_30_157/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK

 CLMA_30_157/Q0                    tco                   0.197       5.855 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.111       5.966         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7
 CLMA_30_149/A4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.966         Logic Levels: 0  
                                                                                   Logic: 0.197ns(63.961%), Route: 0.111ns(36.039%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.484       6.383         ntclkbufg_0      
 CLMA_30_149/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.689       5.694                          
 clock uncertainty                                       0.000       5.694                          

 Hold time                                              -0.055       5.639                          

 Data required time                                                  5.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.639                          
 Data arrival time                                                  -5.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.912  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.699
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      15.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      16.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069      19.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      20.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.207         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.207         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.498 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.734      22.232         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/Y2                    td                    0.132      22.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      22.564         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_124/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.564         Logic Levels: 1  
                                                                                   Logic: 1.423ns(60.373%), Route: 0.934ns(39.627%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.319      25.699         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.420      26.119                          
 clock uncertainty                                      -0.150      25.969                          

 Setup time                                             -0.223      25.746                          

 Data required time                                                 25.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.746                          
 Data arrival time                                                 -22.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.912  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.699
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      15.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      16.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069      19.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      20.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.207         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.207         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.498 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.734      22.232         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/Y2                    td                    0.132      22.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      22.564         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_125/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.564         Logic Levels: 1  
                                                                                   Logic: 1.423ns(60.373%), Route: 0.934ns(39.627%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.319      25.699         ntclkbufg_0      
 CLMS_26_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.420      26.119                          
 clock uncertainty                                      -0.150      25.969                          

 Setup time                                             -0.223      25.746                          

 Data required time                                                 25.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.746                          
 Data arrival time                                                 -22.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.912  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.699
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      15.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      16.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069      19.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      20.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.207         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.207         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.498 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.734      22.232         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/Y2                    td                    0.132      22.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      22.564         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_26_124/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.564         Logic Levels: 1  
                                                                                   Logic: 1.423ns(60.373%), Route: 0.934ns(39.627%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.319      25.699         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.420      26.119                          
 clock uncertainty                                      -0.150      25.969                          

 Setup time                                             -0.223      25.746                          

 Data required time                                                 25.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.746                          
 Data arrival time                                                 -22.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.373
  Launch Clock Delay      :  4.648
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.648         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.648         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.635 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.361      25.996         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_85/B4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.996         Logic Levels: 0  
                                                                                   Logic: 0.987ns(73.220%), Route: 0.361ns(26.780%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      20.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069      24.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390      24.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474      26.373         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.420      25.953                          
 clock uncertainty                                       0.150      26.103                          

 Hold time                                              -0.057      26.046                          

 Data required time                                                 26.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.046                          
 Data arrival time                                                 -25.996                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.377
  Launch Clock Delay      :  4.648
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.648         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.648         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.694 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.367      26.061         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_89/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.061         Logic Levels: 0  
                                                                                   Logic: 1.046ns(74.027%), Route: 0.367ns(25.973%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      20.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069      24.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390      24.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      26.377         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.420      25.957                          
 clock uncertainty                                       0.150      26.107                          

 Hold time                                              -0.003      26.104                          

 Data required time                                                 26.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.104                          
 Data arrival time                                                 -26.061                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.377
  Launch Clock Delay      :  4.648
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.648         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.648         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.635 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.389      26.024         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.024         Logic Levels: 0  
                                                                                   Logic: 0.987ns(71.730%), Route: 0.389ns(28.270%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      20.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069      24.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390      24.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      26.377         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.420      25.957                          
 clock uncertainty                                       0.150      26.107                          

 Hold time                                              -0.056      26.051                          

 Data required time                                                 26.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.051                          
 Data arrival time                                                 -26.024                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.663
  Launch Clock Delay      :  6.342
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.534 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.902         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.902 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.440       6.342         ntclkbufg_1      
 CLMA_38_64/CLK                                                            r       u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_64/Q0                     tco                   0.206       6.548 f       u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.165       7.713         axi_arvalid      
 HMEMC_16_1/SRB_IOL46_CLK_SYS                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0

 Data arrival time                                                   7.713         Logic Levels: 0  
                                                                                   Logic: 0.206ns(15.026%), Route: 1.165ns(84.974%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      10.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      13.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342      14.063 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.382         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      14.382 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.281      15.663         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.520      16.183                          
 clock uncertainty                                      -0.150      16.033                          

 Setup time                                             -5.109      10.924                          

 Data required time                                                 10.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.924                          
 Data arrival time                                                  -7.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.663
  Launch Clock Delay      :  6.398
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.534 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.902         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.902 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.496       6.398         ntclkbufg_1      
 CLMS_38_113/CLK                                                           r       u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/CLK

 CLMS_38_113/Q1                    tco                   0.206       6.604 f       u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=9)        0.962       7.566         axi_awvalid      
 HMEMC_16_1/SRB_IOL57_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   7.566         Logic Levels: 0  
                                                                                   Logic: 0.206ns(17.637%), Route: 0.962ns(82.363%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      10.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      13.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342      14.063 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.382         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      14.382 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.281      15.663         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.520      16.183                          
 clock uncertainty                                      -0.150      16.033                          

 Setup time                                             -5.162      10.871                          

 Data required time                                                 10.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.871                          
 Data arrival time                                                  -7.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.663
  Launch Clock Delay      :  6.371
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.534 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.902         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.902 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.469       6.371         ntclkbufg_1      
 CLMA_42_93/CLK                                                            r       u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_42_93/Q1                     tco                   0.206       6.577 f       u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.859       7.436         axi_wvalid       
 HMEMC_16_1/SRB_IOL49_IODLY_CTRL[2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0

 Data arrival time                                                   7.436         Logic Levels: 0  
                                                                                   Logic: 0.206ns(19.343%), Route: 0.859ns(80.657%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      10.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      13.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342      14.063 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.382         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      14.382 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.281      15.663         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.520      16.183                          
 clock uncertainty                                      -0.150      16.033                          

 Setup time                                             -5.195      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                  -7.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_main_ctrl/I_prbs31_128bit/latch_y[3]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.342
  Launch Clock Delay      :  5.630
  Clock Pessimism Removal :  -0.678

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342       4.063 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.382         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.382 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.248       5.630         ntclkbufg_1      
 CLMS_38_69/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[27]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_69/Q0                     tco                   0.197       5.827 f       u_test_main_ctrl/I_prbs31_128bit/latch_y[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.120       5.947         u_test_main_ctrl/I_prbs31_128bit/dout [26]
 CLMA_38_56/A4                                                             f       u_test_main_ctrl/I_prbs31_128bit/latch_y[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.947         Logic Levels: 0  
                                                                                   Logic: 0.197ns(62.145%), Route: 0.120ns(37.855%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.534 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.902         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.902 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.440       6.342         ntclkbufg_1      
 CLMA_38_56/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.678       5.664                          
 clock uncertainty                                       0.000       5.664                          

 Hold time                                              -0.055       5.609                          

 Data required time                                                  5.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.609                          
 Data arrival time                                                  -5.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.347
  Launch Clock Delay      :  5.630
  Clock Pessimism Removal :  -0.716

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342       4.063 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.382         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.382 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.248       5.630         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK

 CLMS_46_69/Q2                     tco                   0.198       5.828 r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/Q
                                   net (fanout=1)        0.140       5.968         u_test_main_ctrl/ddrc_init_done_d0
 CLMS_46_69/M3                                                             r       u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/D

 Data arrival time                                                   5.968         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.534 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.902         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.902 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.445       6.347         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/CLK
 clock pessimism                                        -0.716       5.631                          
 clock uncertainty                                       0.000       5.631                          

 Hold time                                              -0.003       5.628                          

 Data required time                                                  5.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.628                          
 Data arrival time                                                  -5.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_main_ctrl/I_prbs31_128bit/latch_y[11]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.348
  Launch Clock Delay      :  5.641
  Clock Pessimism Removal :  -0.690

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342       4.063 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.382         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.382 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.259       5.641         ntclkbufg_1      
 CLMA_42_80/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_80/Q0                     tco                   0.197       5.838 f       u_test_main_ctrl/I_prbs31_128bit/latch_y[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.109       5.947         u_test_main_ctrl/I_prbs31_128bit/dout [6]
 CLMA_42_72/A4                                                             f       u_test_main_ctrl/I_prbs31_128bit/latch_y[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.947         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.534 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.902         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.902 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.446       6.348         ntclkbufg_1      
 CLMA_42_72/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.690       5.658                          
 clock uncertainty                                       0.000       5.658                          

 Hold time                                              -0.055       5.603                          

 Data required time                                                  5.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.603                          
 Data arrival time                                                  -5.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  6.376
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.477       6.376         ntclkbufg_0      
 CLMA_38_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_38_96/Q0                     tco                   0.206       6.582 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        0.645       7.227         nt_ddr_init_done 
 CLMS_46_69/M1                                                             f       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D

 Data arrival time                                                   7.227         Logic Levels: 0  
                                                                                   Logic: 0.206ns(24.207%), Route: 0.645ns(75.793%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      10.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      13.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342      14.063 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.382         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      14.382 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.248      15.630         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
 clock pessimism                                         0.420      16.050                          
 clock uncertainty                                      -0.150      15.900                          

 Setup time                                             -0.035      15.865                          

 Data required time                                                 15.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.865                          
 Data arrival time                                                  -7.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.347
  Launch Clock Delay      :  5.661
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.281       5.661         ntclkbufg_0      
 CLMA_38_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_38_96/Q0                     tco                   0.198       5.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        0.533       6.392         nt_ddr_init_done 
 CLMS_46_69/M1                                                             r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D

 Data arrival time                                                   6.392         Logic Levels: 0  
                                                                                   Logic: 0.198ns(27.086%), Route: 0.533ns(72.914%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.534 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.902         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.902 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.445       6.347         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
 clock pessimism                                        -0.420       5.927                          
 clock uncertainty                                       0.150       6.077                          

 Hold time                                              -0.003       6.074                          

 Data required time                                                  6.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.074                          
 Data arrival time                                                  -6.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.648
  Launch Clock Delay      :  6.400
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.501       6.400         ntclkbufg_0      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q0                    tco                   0.209       6.609 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.363       6.972         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_104/Y0                    td                    0.139       7.111 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.708       7.819         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.819         Logic Levels: 1  
                                                                                   Logic: 0.348ns(24.524%), Route: 1.071ns(75.476%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       5.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       5.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       8.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       9.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       9.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.648         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.648         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.420      10.068                          
 clock uncertainty                                      -0.150       9.918                          

 Setup time                                             -0.051       9.867                          

 Data required time                                                  9.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.867                          
 Data arrival time                                                  -7.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.648
  Launch Clock Delay      :  6.382
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       6.382         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q1                     tco                   0.206       6.588 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.461       7.049         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.049         Logic Levels: 0  
                                                                                   Logic: 0.206ns(30.885%), Route: 0.461ns(69.115%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       5.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       5.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       8.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       9.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       9.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.648         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.648         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.420      10.068                          
 clock uncertainty                                      -0.150       9.918                          

 Setup time                                             -0.541       9.377                          

 Data required time                                                  9.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.377                          
 Data arrival time                                                  -7.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.648
  Launch Clock Delay      :  6.373
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       6.373         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.209       6.582 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.351       6.933         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.933         Logic Levels: 0  
                                                                                   Logic: 0.209ns(37.321%), Route: 0.351ns(62.679%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       5.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       5.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       8.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       9.071 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       9.435         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.648         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.648         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.420      10.068                          
 clock uncertainty                                      -0.150       9.918                          

 Setup time                                             -0.588       9.330                          

 Data required time                                                  9.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.330                          
 Data arrival time                                                  -6.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.662
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.282       5.662         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.197       5.859 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.356       6.215         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.215         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.624%), Route: 0.356ns(64.376%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.207         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.207         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.420       4.787                          
 clock uncertainty                                       0.150       4.937                          

 Hold time                                               0.529       5.466                          

 Data required time                                                  5.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.466                          
 Data arrival time                                                  -6.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.749                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.657
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277       5.657         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q2                     tco                   0.197       5.854 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.361       6.215         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   6.215         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.305%), Route: 0.361ns(64.695%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.207         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.207         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.420       4.787                          
 clock uncertainty                                       0.150       4.937                          

 Hold time                                               0.522       5.459                          

 Data required time                                                  5.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.459                          
 Data arrival time                                                  -6.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.207
  Launch Clock Delay      :  5.657
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277       5.657         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_26_84/Q0                     tco                   0.197       5.854 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.279       6.133         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.133         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.387%), Route: 0.279ns(58.613%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.544 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.963         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.207         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.207         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.420       4.787                          
 clock uncertainty                                       0.150       4.937                          

 Hold time                                               0.416       5.353                          

 Data required time                                                  5.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.353                          
 Data arrival time                                                  -6.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.657
  Launch Clock Delay      :  6.367
  Clock Pessimism Removal :  0.519

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.468       6.367         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.206       6.573 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       1.608       8.181         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_84/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/RS

 Data arrival time                                                   8.181         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.356%), Route: 1.608ns(88.644%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277      25.657         ntclkbufg_0      
 CLMA_26_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
 clock pessimism                                         0.519      26.176                          
 clock uncertainty                                      -0.150      26.026                          

 Recovery time                                          -0.212      25.814                          

 Data required time                                                 25.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.814                          
 Data arrival time                                                  -8.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.682
  Launch Clock Delay      :  6.367
  Clock Pessimism Removal :  0.519

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.468       6.367         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.206       6.573 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       1.514       8.087         u_ipsl_hmic_h_top/global_reset_n
 CLMS_66_101/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.087         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.977%), Route: 1.514ns(88.023%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.302      25.682         ntclkbufg_0      
 CLMS_66_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.519      26.201                          
 clock uncertainty                                      -0.150      26.051                          

 Recovery time                                          -0.212      25.839                          

 Data required time                                                 25.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.839                          
 Data arrival time                                                  -8.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.657
  Launch Clock Delay      :  6.367
  Clock Pessimism Removal :  0.519

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.468       6.367         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.206       6.573 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       1.484       8.057         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.057         Logic Levels: 0  
                                                                                   Logic: 0.206ns(12.189%), Route: 1.484ns(87.811%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776      23.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277      25.657         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.519      26.176                          
 clock uncertainty                                      -0.150      26.026                          

 Recovery time                                          -0.212      25.814                          

 Data required time                                                 25.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.814                          
 Data arrival time                                                  -8.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.757                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.376
  Launch Clock Delay      :  5.665
  Clock Pessimism Removal :  -0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.285       5.665         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q0                    tco                   0.198       5.863 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.348       6.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_93/RSCO                   td                    0.100       6.311 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.311         _N32             
 CLMS_38_97/RSCI                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.311         Logic Levels: 1  
                                                                                   Logic: 0.298ns(46.130%), Route: 0.348ns(53.870%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.477       6.376         ntclkbufg_0      
 CLMS_38_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.689       5.687                          
 clock uncertainty                                       0.000       5.687                          

 Removal time                                            0.000       5.687                          

 Data required time                                                  5.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.687                          
 Data arrival time                                                  -6.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.349
  Launch Clock Delay      :  5.651
  Clock Pessimism Removal :  -0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.271       5.651         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.197       5.848 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.354       6.202         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_168/RSCO                  td                    0.092       6.294 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.294         _N118            
 CLMA_38_172/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/RS

 Data arrival time                                                   6.294         Logic Levels: 1  
                                                                                   Logic: 0.289ns(44.946%), Route: 0.354ns(55.054%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.450       6.349         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/CLK
 clock pessimism                                        -0.689       5.660                          
 clock uncertainty                                       0.000       5.660                          

 Removal time                                            0.000       5.660                          

 Data required time                                                  5.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.660                          
 Data arrival time                                                  -6.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[4]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.349
  Launch Clock Delay      :  5.651
  Clock Pessimism Removal :  -0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.776       3.721         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.061 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.380         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.380 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.271       5.651         ntclkbufg_0      
 CLMA_38_156/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_156/Q0                    tco                   0.197       5.848 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.354       6.202         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_168/RSCO                  td                    0.092       6.294 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.294         _N118            
 CLMA_38_172/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[4]/opit_0_inv/RS

 Data arrival time                                                   6.294         Logic Levels: 1  
                                                                                   Logic: 0.289ns(44.946%), Route: 0.354ns(55.054%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.450       6.349         ntclkbufg_0      
 CLMA_38_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[4]/opit_0_inv/CLK
 clock pessimism                                        -0.689       5.660                          
 clock uncertainty                                       0.000       5.660                          

 Removal time                                            0.000       5.660                          

 Data required time                                                  5.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.660                          
 Data arrival time                                                  -6.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.477       6.376         ntclkbufg_0      
 CLMA_38_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_38_96/Q0                     tco                   0.206       6.582 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        2.262       8.844         nt_ddr_init_done 
 IOL_7_282/DO                      td                    0.081       8.925 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.925         ddr_init_done_obuf/ntO
 IOBD_0_282/PAD                    td                    2.029      10.954 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.083      11.037         ddr_init_done    
 B2                                                                        f       ddr_init_done (port)

 Data arrival time                                                  11.037         Logic Levels: 2  
                                                                                   Logic: 2.316ns(49.689%), Route: 2.345ns(50.311%)
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.534 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.902         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.902 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.501       6.403         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK

 CLMS_26_109/Q0                    tco                   0.206       6.609 f       u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.957       8.566         nt_err_flag      
 IOL_7_270/DO                      td                    0.081       8.647 f       err_flag_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.647         err_flag_obuf/ntO
 IOBD_0_270/PAD                    td                    2.029      10.676 f       err_flag_obuf/opit_0/O
                                   net (fanout=1)        0.083      10.759         err_flag         
 B1                                                                        f       err_flag (port)  

 Data arrival time                                                  10.759         Logic Levels: 2  
                                                                                   Logic: 2.316ns(53.168%), Route: 2.040ns(46.832%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.069       4.141         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.531 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.899         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       6.382         ntclkbufg_0      
 CLMS_26_153/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_26_153/Q0                    tco                   0.206       6.588 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.601       8.189         nt_ddrphy_rst_done
 IOL_7_281/DO                      td                    0.081       8.270 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.270         ddrphy_rst_done_obuf/ntO
 IOBS_0_281/PAD                    td                    2.029      10.299 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.088      10.387         ddrphy_rst_done  
 A2                                                                        f       ddrphy_rst_done (port)

 Data arrival time                                                  10.387         Logic Levels: 2  
                                                                                   Logic: 2.316ns(57.828%), Route: 1.689ns(42.172%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

{phy_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.386       1.239           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.386       1.239           0.853           High Pulse Width  DQSL_6_176/CLK_IO       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.386       1.239           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.971       9.971           4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.007       10.007          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.669       9.969           0.300           High Pulse Width  CLMA_70_89/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_A2Q21/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.712       4.972           3.260           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.747       5.007           3.260           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 4.658       4.958           0.300           High Pulse Width  CLMA_26_248/CLK         cnt[16]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.844       2.500           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.844       2.500           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                   
+---------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/place_route/ipsl_hmic_h_top_test_pnr.adf       
| Output     | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/report_timing/ipsl_hmic_h_top_test_rtp.adf     
|            | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/report_timing/ipsl_hmic_h_top_test.rtr         
+---------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 293,924,864 bytes
Total CPU  time to report_timing completion : 4.109 sec
Total real time to report_timing completion : 5.000 sec
