{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551867153094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551867153094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 18:12:32 2019 " "Processing started: Wed Mar 06 18:12:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551867153094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551867153094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551867153094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1551867153495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dvf.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dvf.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVF " "Found entity 1: DVF" {  } { { "source/dvf.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dvf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ds18b20.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ds18b20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20 " "Found entity 1: ds18b20" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data dht11.v(3) " "Verilog HDL Declaration information at dht11.v(3): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1551867153547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11 " "Found entity 1: dht11" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153547 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 esp8266_encode.v(45) " "Verilog HDL Expression warning at esp8266_encode.v(45): truncated literal to match 20 bits" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1551867153550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sig sig esp8266_encode.v(4) " "Verilog HDL Declaration information at esp8266_encode.v(4): object \"Sig\" differs only in case from object \"sig\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1551867153550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_send data_send esp8266_encode.v(5) " "Verilog HDL Declaration information at esp8266_encode.v(5): object \"Data_send\" differs only in case from object \"data_send\" in the same scope" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1551867153550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_encode " "Found entity 1: esp8266_encode" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/esp8266_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/esp8266_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_decode " "Found entity 1: esp8266_decode" {  } { { "source/esp8266_decode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clk_set.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clk_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_set " "Found entity 1: clk_set" {  } { { "source/clk_set.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/clk_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153556 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd1602.v(498) " "Verilog HDL warning at lcd1602.v(498): extended using \"x\" or \"z\"" {  } { { "source/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/lcd1602.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1551867153559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "source/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/lcd1602.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/uart_tx.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/uart_rx.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153564 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(8) " "Verilog Module Declaration warning at top.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867153566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/receivemessage_control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/receivemessage_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiveMessage_control " "Found entity 1: ReceiveMessage_control" {  } { { "source/ReceiveMessage_control.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ReceiveMessage_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867153569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867153569 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data1 packed dht11.v(10) " "Verilog HDL Port Declaration warning at dht11.v(10): data type declaration for \"data1\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1551867153571 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data1 dht11.v(4) " "HDL info at dht11.v(4): see declaration for object \"data1\"" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867153571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551867154055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(116) " "Verilog HDL assignment warning at top.v(116): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154058 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(117) " "Verilog HDL assignment warning at top.v(117): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154058 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(118) " "Verilog HDL assignment warning at top.v(118): truncated value with size 32 to match size of target (8)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154058 "|top"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "top.v(136) " "Verilog HDL warning at top.v(136): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1551867154058 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(152) " "Verilog HDL assignment warning at top.v(152): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154059 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(153) " "Verilog HDL assignment warning at top.v(153): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154059 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(154) " "Verilog HDL assignment warning at top.v(154): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154059 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(155) " "Verilog HDL assignment warning at top.v(155): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154059 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(156) " "Verilog HDL assignment warning at top.v(156): truncated value with size 32 to match size of target (1)" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154060 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_set clk_set:CLK_UART " "Elaborating entity \"clk_set\" for hierarchy \"clk_set:CLK_UART\"" {  } { { "source/top.v" "CLK_UART" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_encode esp8266_encode:encode " "Elaborating entity \"esp8266_encode\" for hierarchy \"esp8266_encode:encode\"" {  } { { "source/top.v" "encode" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:module_tx_esp8266 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:module_tx_esp8266\"" {  } { { "source/top.v" "module_tx_esp8266" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:module_rx_esp8266 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:module_rx_esp8266\"" {  } { { "source/top.v" "module_rx_esp8266" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_decode esp8266_decode:decode " "Elaborating entity \"esp8266_decode\" for hierarchy \"esp8266_decode:decode\"" {  } { { "source/top.v" "decode" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 esp8266_decode.v(41) " "Verilog HDL assignment warning at esp8266_decode.v(41): truncated value with size 32 to match size of target (4)" {  } { { "source/esp8266_decode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_decode.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154102 "|top|esp8266_decode:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiveMessage_control ReceiveMessage_control:UU " "Elaborating entity \"ReceiveMessage_control\" for hierarchy \"ReceiveMessage_control:UU\"" {  } { { "source/top.v" "UU" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ReceiveMessage_control.v(14) " "Verilog HDL assignment warning at ReceiveMessage_control.v(14): truncated value with size 32 to match size of target (13)" {  } { { "source/ReceiveMessage_control.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ReceiveMessage_control.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154104 "|top|ReceiveMessage_control:UU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVF DVF:dvf " "Elaborating entity \"DVF\" for hierarchy \"DVF:dvf\"" {  } { { "source/top.v" "dvf" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11 dht11:DHT11 " "Elaborating entity \"dht11\" for hierarchy \"dht11:DHT11\"" {  } { { "source/top.v" "DHT11" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_begin dht11.v(9) " "Verilog HDL or VHDL warning at dht11.v(9): object \"read_begin\" assigned a value but never read" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551867154110 "|top|dht11:DHT11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_done dht11.v(11) " "Verilog HDL or VHDL warning at dht11.v(11): object \"read_done\" assigned a value but never read" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551867154110 "|top|dht11:DHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht11.v(202) " "Verilog HDL assignment warning at dht11.v(202): truncated value with size 32 to match size of target (6)" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154110 "|top|dht11:DHT11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20 ds18b20:ds18b20 " "Elaborating entity \"ds18b20\" for hierarchy \"ds18b20:ds18b20\"" {  } { { "source/top.v" "ds18b20" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag_CmdSET ds18b20.v(435) " "Verilog HDL or VHDL warning at ds18b20.v(435): object \"Flag_CmdSET\" assigned a value but never read" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(59) " "Verilog HDL assignment warning at ds18b20.v(59): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(92) " "Verilog HDL assignment warning at ds18b20.v(92): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(113) " "Verilog HDL assignment warning at ds18b20.v(113): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(135) " "Verilog HDL assignment warning at ds18b20.v(135): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ds18b20.v(148) " "Verilog HDL assignment warning at ds18b20.v(148): truncated value with size 32 to match size of target (10)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds18b20.v(245) " "Verilog HDL assignment warning at ds18b20.v(245): truncated value with size 32 to match size of target (8)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds18b20.v(258) " "Verilog HDL assignment warning at ds18b20.v(258): truncated value with size 32 to match size of target (8)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds18b20.v(272) " "Verilog HDL assignment warning at ds18b20.v(272): truncated value with size 32 to match size of target (8)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ds18b20.v(286) " "Verilog HDL assignment warning at ds18b20.v(286): truncated value with size 32 to match size of target (8)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "indcmd ds18b20.v(189) " "Verilog HDL Function Declaration warning at ds18b20.v(189): variable \"indcmd\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 189 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds18b20.v(190) " "Verilog HDL assignment warning at ds18b20.v(190): truncated value with size 32 to match size of target (5)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "indcmd Write_DS18B20 ds18b20.v(171) " "Verilog HDL warning at ds18b20.v(171): variable indcmd in static task or function Write_DS18B20 may have unintended latch behavior" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 171 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ds18b20.v(481) " "Verilog HDL assignment warning at ds18b20.v(481): truncated value with size 32 to match size of target (16)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds18b20.v(494) " "Verilog HDL assignment warning at ds18b20.v(494): truncated value with size 32 to match size of target (5)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154115 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ds18b20.v(388) " "Verilog HDL assignment warning at ds18b20.v(388): truncated value with size 32 to match size of target (6)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154116 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ds18b20.v(402) " "Verilog HDL assignment warning at ds18b20.v(402): truncated value with size 32 to match size of target (6)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154116 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ds18b20.v(415) " "Verilog HDL assignment warning at ds18b20.v(415): truncated value with size 32 to match size of target (6)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154116 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds18b20.v(328) " "Verilog HDL assignment warning at ds18b20.v(328): truncated value with size 32 to match size of target (5)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154116 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds18b20.v(342) " "Verilog HDL assignment warning at ds18b20.v(342): truncated value with size 32 to match size of target (5)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154116 "|top|ds18b20:ds18b20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 ds18b20.v(33) " "Verilog HDL assignment warning at ds18b20.v(33): truncated value with size 16 to match size of target (12)" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551867154116 "|top|ds18b20:ds18b20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:U5 " "Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:U5\"" {  } { { "source/top.v" "U5" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867154118 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ds18b20:ds18b20\|temp " "RAM logic \"ds18b20:ds18b20\|temp\" is uninferred due to inappropriate RAM size" {  } { { "source/ds18b20.v" "temp" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 307 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1551867154662 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1551867154662 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "source/top.v" "Mult4" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "source/top.v" "Mod7" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "source/top.v" "Div4" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "source/top.v" "Mod6" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "source/top.v" "Div3" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "source/top.v" "Mod3" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "source/top.v" "Mod5" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "source/top.v" "Div2" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "source/top.v" "Mod4" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "source/top.v" "Div1" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "source/top.v" "Mod0" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "source/top.v" "Div0" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "source/top.v" "Mod9" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "source/top.v" "Mod8" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "source/top.v" "Div6" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "source/top.v" "Mod1" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "source/top.v" "Mod2" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "source/top.v" "Div5" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155164 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1551867155164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult4 " "Instantiated megafunction \"lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155234 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867155234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155281 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867155403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867155403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867155487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867155487 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult4\|altshift:external_latency_ffs lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/1/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867155709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867155709 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867155709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mcm " "Found entity 1: lpm_divide_mcm" {  } { { "db/lpm_divide_mcm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_mcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867155762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867155762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867155784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867155784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867155837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867155837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867156171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867156171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867156228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867156228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867156339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867156339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867156339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867156339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867156339 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867156339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867156393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867156393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867156416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867156416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867156452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867156452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867156782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867156782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867156782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867156782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867156782 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867156782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jcm " "Found entity 1: lpm_divide_jcm" {  } { { "db/lpm_divide_jcm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_jcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867156837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867156837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867156860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867156860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_4af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867156905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867156905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867157219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157219 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867157219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867157274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867157274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867157296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867157296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867157327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867157327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867157555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157555 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867157555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867157611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867157611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867157634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867157634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_37f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_37f " "Found entity 1: alt_u_div_37f" {  } { { "db/alt_u_div_37f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_37f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867157675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867157675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867157964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867157964 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867157964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867158340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158340 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867158340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_57f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867158648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158648 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867158648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867158768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867158768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867158967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867158967 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867158967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867159073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159074 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867159074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867159184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159184 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867159184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod9 " "Elaborated megafunction instantiation \"lpm_divide:Mod9\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867159198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod9 " "Instantiated megafunction \"lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159198 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867159198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867159346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159346 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867159346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867159462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551867159462 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551867159462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551867159517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551867159517 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1551867160102 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551867161892 "|top|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1551867161892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1551867162092 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1551867163628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/output_files/lcd1602.map.smsg " "Generated suppressed messages file D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/output_files/lcd1602.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1551867163784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551867164008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867164008 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_esp8266 " "No output dependent on input pin \"rx_esp8266\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867164196 "|top|rx_esp8266"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_PC " "No output dependent on input pin \"rx_PC\"" {  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867164196 "|top|rx_PC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1551867164196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3084 " "Implemented 3084 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551867164197 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551867164197 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1551867164197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3065 " "Implemented 3065 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551867164197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551867164197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551867164223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 18:12:44 2019 " "Processing ended: Wed Mar 06 18:12:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551867164223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551867164223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551867164223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551867164223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551867165380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551867165381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 18:12:44 2019 " "Processing started: Wed Mar 06 18:12:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551867165381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551867165381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551867165381 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1551867165473 ""}
{ "Info" "0" "" "Project  = lcd1602" {  } {  } 0 0 "Project  = lcd1602" 0 0 "Fitter" 0 0 1551867165473 ""}
{ "Info" "0" "" "Revision = lcd1602" {  } {  } 0 0 "Revision = lcd1602" 0 0 "Fitter" 0 0 1551867165473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551867165600 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd1602 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lcd1602\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551867165631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551867165673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551867165673 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551867165769 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551867165943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551867165943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551867165943 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551867165943 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 6533 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551867165947 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 6535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551867165947 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 6537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551867165947 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 6539 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551867165947 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1551867165947 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551867165949 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 19 " "No exact pin location assignment(s) for 1 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rw " "Pin lcd_rw not assigned to an exact location on the device" {  } { { "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/1/altera/13.0/quartus/bin64/pin_planner.ppl" { lcd_rw } } } { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 13 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1551867166213 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1551867166213 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd1602.sdc " "Synopsys Design Constraints File file not found: 'lcd1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1551867166615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551867166615 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166625 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166625 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551867166625 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166625 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166625 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551867166625 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551867166626 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551867166626 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551867166626 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551867166626 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|datab " "Node \"Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551867166626 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867166626 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551867166626 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1551867166635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551867166636 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1551867166637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_sys~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk_sys~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551867166809 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 10 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_sys~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 6530 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551867166809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DVF:dvf\|clkout  " "Automatically promoted node DVF:dvf\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551867166809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DVF:dvf\|clkout~0 " "Destination node DVF:dvf\|clkout~0" {  } { { "source/dvf.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dvf.v" 3 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DVF:dvf|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 6502 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166809 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1551867166809 ""}  } { { "source/dvf.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dvf.v" 3 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DVF:dvf|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 601 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551867166809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dht11:DHT11\|clkout  " "Automatically promoted node dht11:DHT11\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551867166810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dht11:DHT11\|clkout~0 " "Destination node dht11:DHT11\|clkout~0" {  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 34 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11:DHT11|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 6501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166810 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1551867166810 ""}  } { { "source/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/dht11.v" 34 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11:DHT11|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551867166810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_set:CLK_UART\|clk  " "Automatically promoted node clk_set:CLK_UART\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551867166810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_set:CLK_UART\|clk~0 " "Destination node clk_set:CLK_UART\|clk~0" {  } { { "source/clk_set.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/clk_set.v" 5 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_set:CLK_UART|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166810 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1551867166810 ""}  } { { "source/clk_set.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/clk_set.v" 5 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_set:CLK_UART|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551867166810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "esp8266_encode:encode\|sig  " "Automatically promoted node esp8266_encode:encode\|sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551867166810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "esp8266_encode:encode\|sig~0 " "Destination node esp8266_encode:encode\|sig~0" {  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 15 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esp8266_encode:encode|sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5270 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:module_tx_esp8266\|wrsigbuf " "Destination node uart_tx:module_tx_esp8266\|wrsigbuf" {  } { { "source/uart_tx.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/uart_tx.v" 20 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:module_tx_esp8266|wrsigbuf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:module_tx_esp8266\|wrsigrise~0 " "Destination node uart_tx:module_tx_esp8266\|wrsigrise~0" {  } { { "source/uart_tx.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/uart_tx.v" 20 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx:module_tx_esp8266|wrsigrise~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166810 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1551867166810 ""}  } { { "source/esp8266_encode.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/esp8266_encode.v" 15 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { esp8266_encode:encode|sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 694 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551867166810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|Result\[11\]~0 " "Destination node ds18b20:ds18b20\|Result\[11\]~0" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 30 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|Result[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|Resulth\[3\]~0 " "Destination node ds18b20:ds18b20\|Resulth\[3\]~0" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 30 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|Resulth[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5419 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|icdata~1 " "Destination node ds18b20:ds18b20\|icdata~1" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 4 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|icdata~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5420 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|Resultl\[7\]~0 " "Destination node ds18b20:ds18b20\|Resultl\[7\]~0" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 30 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|Resultl[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|Flag_Read~2 " "Destination node ds18b20:ds18b20\|Flag_Read~2" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 308 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|Flag_Read~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5638 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|Readstate.state_2 " "Destination node ds18b20:ds18b20\|Readstate.state_2" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 309 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|Readstate.state_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|Rststate.state_3~0 " "Destination node ds18b20:ds18b20\|Rststate.state_3~0" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 37 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|Rststate.state_3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5758 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|Flag_wBit~0 " "Destination node ds18b20:ds18b20\|Flag_wBit~0" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 215 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|Flag_wBit~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|CmdSETstate.state_2~0 " "Destination node ds18b20:ds18b20\|CmdSETstate.state_2~0" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 436 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|CmdSETstate.state_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5767 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20:ds18b20\|j\[4\]~0 " "Destination node ds18b20:ds18b20\|j\[4\]~0" {  } { { "source/ds18b20.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/ds18b20.v" 30 -1 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20:ds18b20|j[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 5788 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551867166811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867166811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1551867166811 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 10 0 0 } } { "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 0 { 0 ""} 0 6529 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551867166811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551867167305 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551867167307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551867167308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551867167311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551867167313 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551867167315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551867167315 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551867167317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551867167387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1551867167389 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551867167389 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1551867167393 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1551867167393 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1551867167393 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551867167393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551867167393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551867167393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551867167393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 11 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551867167393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 1 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551867167393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 7 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551867167393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 11 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551867167393 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1551867167393 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1551867167393 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551867167429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551867168146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551867168913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551867168929 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551867171873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551867171873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551867172485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1551867174292 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551867174292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551867177324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1551867177326 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551867177326 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.56 " "Total time spent on timing analysis during the Fitter is 2.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1551867177382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551867177436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551867177741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551867177788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551867178193 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551867178789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/output_files/lcd1602.fit.smsg " "Generated suppressed messages file D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/output_files/lcd1602.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551867179265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5534 " "Peak virtual memory: 5534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551867179946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 18:12:59 2019 " "Processing ended: Wed Mar 06 18:12:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551867179946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551867179946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551867179946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551867179946 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1551867180868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551867180869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 18:13:00 2019 " "Processing started: Wed Mar 06 18:13:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551867180869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1551867180869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1551867180869 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1551867181567 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1551867181584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551867181813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 18:13:01 2019 " "Processing ended: Wed Mar 06 18:13:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551867181813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551867181813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551867181813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1551867181813 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1551867182396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1551867182979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551867182980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 18:13:02 2019 " "Processing started: Wed Mar 06 18:13:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551867182980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551867182980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd1602 -c lcd1602 " "Command: quartus_sta lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551867182980 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1551867183078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1551867183278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1551867183322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1551867183322 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd1602.sdc " "Synopsys Design Constraints File file not found: 'lcd1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1551867183626 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1551867183626 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_sys clk_sys " "create_clock -period 1.000 -name clk_sys clk_sys" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dht11:DHT11\|clkout dht11:DHT11\|clkout " "create_clock -period 1.000 -name dht11:DHT11\|clkout dht11:DHT11\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DVF:dvf\|clkout DVF:dvf\|clkout " "create_clock -period 1.000 -name DVF:dvf\|clkout DVF:dvf\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk " "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig " "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183635 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183635 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183638 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|datad " "Node \"Add0~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183638 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867183638 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183638 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183638 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867183638 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~16\|datab " "Node \"Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183638 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183638 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867183638 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867183639 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|datab " "Node \"Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867183639 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|datab " "Node \"Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867183639 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~8\|datab " "Node \"Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867183639 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|datac " "Node \"Add0~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551867183639 ""}  } { { "source/top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/source/top.v" 136 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1551867183639 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1551867183724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183725 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1551867183725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1551867183734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1551867183802 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1551867183802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -68.015 " "Worst-case setup slack is -68.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -68.015      -326.876 clk_sys  " "  -68.015      -326.876 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.445      -210.946 esp8266_encode:encode\|sig  " "  -31.445      -210.946 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.448      -441.235 dht11:DHT11\|clkout  " "   -5.448      -441.235 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.040      -166.802 clk_set:CLK_UART\|clk  " "   -4.040      -166.802 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.703      -420.497 DVF:dvf\|clkout  " "   -3.703      -420.497 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867183805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.409 " "Worst-case hold slack is -0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409        -0.679 clk_set:CLK_UART\|clk  " "   -0.409        -0.679 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -0.195 clk_sys  " "   -0.195        -0.195 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 dht11:DHT11\|clkout  " "    0.434         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 DVF:dvf\|clkout  " "    0.435         0.000 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 esp8266_encode:encode\|sig  " "    0.454         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867183814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.253 " "Worst-case recovery slack is -1.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253       -52.900 dht11:DHT11\|clkout  " "   -1.253       -52.900 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356        -3.946 esp8266_encode:encode\|sig  " "   -0.356        -3.946 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867183818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.448 " "Worst-case removal slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 esp8266_encode:encode\|sig  " "    0.448         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113         0.000 dht11:DHT11\|clkout  " "    1.113         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867183821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -118.986 clk_sys  " "   -3.000      -118.986 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -212.641 DVF:dvf\|clkout  " "   -1.487      -212.641 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -211.154 dht11:DHT11\|clkout  " "   -1.487      -211.154 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -87.733 clk_set:CLK_UART\|clk  " "   -1.487       -87.733 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 esp8266_encode:encode\|sig  " "   -1.487       -35.688 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867183823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867183823 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1551867184242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1551867184264 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1551867184745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1551867184931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1551867184931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.111 " "Worst-case setup slack is -62.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.111      -291.683 clk_sys  " "  -62.111      -291.683 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.551      -192.652 esp8266_encode:encode\|sig  " "  -28.551      -192.652 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.052      -407.564 dht11:DHT11\|clkout  " "   -5.052      -407.564 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.751      -151.373 clk_set:CLK_UART\|clk  " "   -3.751      -151.373 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.427      -395.663 DVF:dvf\|clkout  " "   -3.427      -395.663 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867184936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.280 " "Worst-case hold slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280        -0.365 clk_set:CLK_UART\|clk  " "   -0.280        -0.365 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166        -0.166 clk_sys  " "   -0.166        -0.166 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 dht11:DHT11\|clkout  " "    0.383         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386         0.000 DVF:dvf\|clkout  " "    0.386         0.000 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 esp8266_encode:encode\|sig  " "    0.402         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867184949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.102 " "Worst-case recovery slack is -1.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102       -45.492 dht11:DHT11\|clkout  " "   -1.102       -45.492 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222        -1.770 esp8266_encode:encode\|sig  " "   -0.222        -1.770 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867184955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.299 " "Worst-case removal slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 esp8266_encode:encode\|sig  " "    0.299         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972         0.000 dht11:DHT11\|clkout  " "    0.972         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867184960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -118.986 clk_sys  " "   -3.000      -118.986 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -212.641 DVF:dvf\|clkout  " "   -1.487      -212.641 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -211.154 dht11:DHT11\|clkout  " "   -1.487      -211.154 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -87.733 clk_set:CLK_UART\|clk  " "   -1.487       -87.733 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -36.062 esp8266_encode:encode\|sig  " "   -1.487       -36.062 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867184966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867184966 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1551867185445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185657 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1551867185665 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1551867185665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.163 " "Worst-case setup slack is -29.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.163       -98.636 clk_sys  " "  -29.163       -98.636 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.729       -75.901 esp8266_encode:encode\|sig  " "  -12.729       -75.901 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.676      -114.390 dht11:DHT11\|clkout  " "   -1.676      -114.390 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292      -135.223 DVF:dvf\|clkout  " "   -1.292      -135.223 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125       -38.373 clk_set:CLK_UART\|clk  " "   -1.125       -38.373 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867185674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374        -0.900 clk_set:CLK_UART\|clk  " "   -0.374        -0.900 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -0.504 clk_sys  " "   -0.197        -0.504 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175         0.000 DVF:dvf\|clkout  " "    0.175         0.000 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 dht11:DHT11\|clkout  " "    0.179         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 esp8266_encode:encode\|sig  " "    0.187         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867185690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.036 " "Worst-case recovery slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036        -0.156 dht11:DHT11\|clkout  " "   -0.036        -0.156 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318         0.000 esp8266_encode:encode\|sig  " "    0.318         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867185700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.189 " "Worst-case removal slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189         0.000 esp8266_encode:encode\|sig  " "    0.189         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478         0.000 dht11:DHT11\|clkout  " "    0.478         0.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867185711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -86.072 clk_sys  " "   -3.000       -86.072 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -143.000 DVF:dvf\|clkout  " "   -1.000      -143.000 DVF:dvf\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -142.000 dht11:DHT11\|clkout  " "   -1.000      -142.000 dht11:DHT11\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -59.000 clk_set:CLK_UART\|clk  " "   -1.000       -59.000 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -24.000 esp8266_encode:encode\|sig  " "   -1.000       -24.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551867185721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551867185721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1551867186564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1551867186564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551867186717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 18:13:06 2019 " "Processing ended: Wed Mar 06 18:13:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551867186717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551867186717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551867186717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551867186717 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551867187732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551867187733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 18:13:07 2019 " "Processing started: Wed Mar 06 18:13:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551867187733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551867187733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551867187733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_85c_slow.vo D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_85c_slow.vo in folder \"D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551867188573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_0c_slow.vo D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_0c_slow.vo in folder \"D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551867188890 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_min_1200mv_0c_fast.vo D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_min_1200mv_0c_fast.vo in folder \"D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551867189206 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602.vo D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602.vo in folder \"D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551867189531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_85c_v_slow.sdo D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_85c_v_slow.sdo in folder \"D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551867189764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_8_1200mv_0c_v_slow.sdo D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_8_1200mv_0c_v_slow.sdo in folder \"D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551867190001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_min_1200mv_0c_v_fast.sdo D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_min_1200mv_0c_v_fast.sdo in folder \"D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551867190232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd1602_v.sdo D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/ simulation " "Generated file lcd1602_v.sdo in folder \"D:/Data/git/Graduation project/Client/FPGA/Complete code/Connect to my own server/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551867190467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551867190531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 18:13:10 2019 " "Processing ended: Wed Mar 06 18:13:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551867190531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551867190531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551867190531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551867190531 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus II Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551867191130 ""}
