Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Jun 17 10:09:46 2017
| Host         : DESKTOP-TAPUO4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_greedy_snake_timing_summary_routed.rpt -rpx top_greedy_snake_timing_summary_routed.rpx
| Design       : top_greedy_snake
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[9]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: U4/myclk/clk_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/myclk/clk_tmp_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.181        0.000                      0                  714        0.154        0.000                      0                  714        4.500        0.000                       0                   445  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.181        0.000                      0                  714        0.154        0.000                      0                  714        4.500        0.000                       0                   445  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 1.492ns (19.800%)  route 6.043ns (80.200%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.763    12.142    U3/cube_y
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124    12.266 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.580    12.847    U3/cube_x[0][5]_i_1_n_0
    SLICE_X5Y104         FDCE                                         r  U3/cube_x_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.587    15.009    U3/CLK
    SLICE_X5Y104         FDCE                                         r  U3/cube_x_reg[0][4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y104         FDCE (Setup_fdce_C_CE)      -0.205    15.028    U3/cube_x_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 1.492ns (19.800%)  route 6.043ns (80.200%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.763    12.142    U3/cube_y
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124    12.266 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.580    12.847    U3/cube_x[0][5]_i_1_n_0
    SLICE_X5Y104         FDCE                                         r  U3/cube_x_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.587    15.009    U3/CLK
    SLICE_X5Y104         FDCE                                         r  U3/cube_x_reg[0][5]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y104         FDCE (Setup_fdce_C_CE)      -0.205    15.028    U3/cube_x_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.492ns (19.908%)  route 6.002ns (80.092%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.763    12.142    U3/cube_y
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124    12.266 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.539    12.806    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.589    15.011    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y104         FDCE (Setup_fdce_C_CE)      -0.169    15.107    U3/cube_x_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.492ns (19.908%)  route 6.002ns (80.092%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.763    12.142    U3/cube_y
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124    12.266 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.539    12.806    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y104         FDPE                                         r  U3/cube_x_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.589    15.011    U3/CLK
    SLICE_X2Y104         FDPE                                         r  U3/cube_x_reg[0][1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y104         FDPE (Setup_fdpe_C_CE)      -0.169    15.107    U3/cube_x_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.492ns (19.908%)  route 6.002ns (80.092%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.763    12.142    U3/cube_y
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124    12.266 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.539    12.806    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.589    15.011    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y104         FDCE (Setup_fdce_C_CE)      -0.169    15.107    U3/cube_x_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/hit_body_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 1.518ns (20.608%)  route 5.848ns (79.392%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 f  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 f  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 r  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 r  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.900    11.315    U3/cube_y[1][5]_i_5_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I3_O)        0.124    11.439 f  U3/hit_body_i_2/O
                         net (fo=1, routed)           0.566    12.005    U1/cube_x_reg[0][2]
    SLICE_X5Y108         LUT4 (Prop_lut4_I2_O)        0.150    12.155 r  U1/hit_body_i_1/O
                         net (fo=1, routed)           0.523    12.677    U3/hit_body_reg_1
    SLICE_X5Y109         FDCE                                         r  U3/hit_body_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.585    15.007    U3/CLK
    SLICE_X5Y109         FDCE                                         r  U3/hit_body_reg/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X5Y109         FDCE (Setup_fdce_C_D)       -0.249    14.982    U3/hit_body_reg
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.492ns (20.310%)  route 5.854ns (79.690%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.763    12.142    U3/cube_y
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124    12.266 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.391    12.657    U3/cube_x[0][5]_i_1_n_0
    SLICE_X4Y104         FDPE                                         r  U3/cube_x_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.587    15.009    U3/CLK
    SLICE_X4Y104         FDPE                                         r  U3/cube_x_reg[0][3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y104         FDPE (Setup_fdpe_C_CE)      -0.205    15.028    U3/cube_x_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.657    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 1.492ns (20.285%)  route 5.863ns (79.715%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.602    11.982    U3/cube_y
    SLICE_X4Y106         LUT4 (Prop_lut4_I3_O)        0.124    12.106 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.561    12.667    U3/cube_y[0][5]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  U3/cube_y_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.589    15.011    U3/CLK
    SLICE_X3Y106         FDCE                                         r  U3/cube_y_reg[0][1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDCE (Setup_fdce_C_CE)      -0.205    15.046    U3/cube_y_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 1.492ns (20.285%)  route 5.863ns (79.715%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.602    11.982    U3/cube_y
    SLICE_X4Y106         LUT4 (Prop_lut4_I3_O)        0.124    12.106 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.561    12.667    U3/cube_y[0][5]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  U3/cube_y_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.589    15.011    U3/CLK
    SLICE_X3Y106         FDCE                                         r  U3/cube_y_reg[0][4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y106         FDCE (Setup_fdce_C_CE)      -0.205    15.046    U3/cube_y_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[13][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 1.368ns (18.926%)  route 5.860ns (81.074%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.709     5.311    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  U3/cube_x_reg[0][0]/Q
                         net (fo=36, routed)          1.933     7.763    U3/cube_x_reg[0][5]_0[0]
    SLICE_X13Y110        LUT4 (Prop_lut4_I0_O)        0.152     7.915 r  U3/cube_y[1][5]_i_118/O
                         net (fo=1, routed)           0.658     8.573    U3/cube_y[1][5]_i_118_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I0_O)        0.326     8.899 r  U3/cube_y[1][5]_i_67/O
                         net (fo=1, routed)           0.813     9.712    U3/cube_y[1][5]_i_67_n_0
    SLICE_X11Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.836 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.455    10.291    U3/cube_y[1][5]_i_22_n_0
    SLICE_X10Y108        LUT5 (Prop_lut5_I4_O)        0.124    10.415 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.841    11.256    U3/cube_y[1][5]_i_5_n_0
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.124    11.380 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         1.160    12.539    U3/cube_y
    SLICE_X15Y111        FDCE                                         r  U3/cube_x_reg[13][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.505    14.927    U3/CLK
    SLICE_X15Y111        FDCE                                         r  U3/cube_x_reg[13][5]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X15Y111        FDCE (Setup_fdce_C_CE)      -0.205    14.946    U3/cube_x_reg[13][5]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U6/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/sel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.479%)  route 0.338ns (64.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.599     1.518    U6/CLK
    SLICE_X0Y101         FDCE                                         r  U6/clk_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U6/clk_cnt_reg[23]/Q
                         net (fo=6, routed)           0.338     1.998    U6/clk_cnt[23]
    SLICE_X1Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.043 r  U6/sel[2]_i_1/O
                         net (fo=1, routed)           0.000     2.043    U6/sel[2]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  U6/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.878     2.043    U6/CLK
    SLICE_X1Y99          FDCE                                         r  U6/sel_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.091     1.888    U6/sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.567     1.486    U3/CLK
    SLICE_X13Y111        FDCE                                         r  U3/cube_x_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U3/cube_x_reg[6][4]/Q
                         net (fo=4, routed)           0.111     1.739    U3/cube_x_reg[7][5]_0[3]
    SLICE_X12Y111        LUT2 (Prop_lut2_I0_O)        0.048     1.787 r  U3/cube_x[7][4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    U3/cube_x[7][4]_i_1_n_0
    SLICE_X12Y111        FDCE                                         r  U3/cube_x_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.838     2.003    U3/CLK
    SLICE_X12Y111        FDCE                                         r  U3/cube_x_reg[7][4]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X12Y111        FDCE (Hold_fdce_C_D)         0.131     1.630    U3/cube_x_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U5/up_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/up_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.599     1.518    U5/CLK
    SLICE_X0Y102         FDCE                                         r  U5/up_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  U5/up_key_last_reg/Q
                         net (fo=1, routed)           0.085     1.744    U5/up_key_last
    SLICE_X1Y102         LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  U5/up_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.789    U5/up_key_press_i_1_n_0
    SLICE_X1Y102         FDCE                                         r  U5/up_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.872     2.037    U5/CLK
    SLICE_X1Y102         FDCE                                         r  U5/up_key_press_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.092     1.623    U5/up_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U5/down_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/down_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.599     1.518    U5/CLK
    SLICE_X0Y102         FDCE                                         r  U5/down_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  U5/down_key_last_reg/Q
                         net (fo=1, routed)           0.087     1.746    U5/down_key_last
    SLICE_X1Y102         LUT5 (Prop_lut5_I2_O)        0.045     1.791 r  U5/down_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.791    U5/down_key_press_i_1_n_0
    SLICE_X1Y102         FDCE                                         r  U5/down_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.872     2.037    U5/CLK
    SLICE_X1Y102         FDCE                                         r  U5/down_key_press_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.092     1.623    U5/down_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U3/direct_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.442%)  route 0.124ns (39.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.598     1.517    U3/CLK
    SLICE_X3Y104         FDPE                                         r  U3/direct_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  U3/direct_r_reg[0]/Q
                         net (fo=16, routed)          0.124     1.782    U3/direct_r[0]
    SLICE_X2Y104         LUT5 (Prop_lut5_I4_O)        0.048     1.830 r  U3/cube_x[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U3/cube_x[0][2]_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.871     2.036    U3/CLK
    SLICE_X2Y104         FDCE                                         r  U3/cube_x_reg[0][2]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.131     1.661    U3/cube_x_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.595     1.514    U3/CLK
    SLICE_X4Y110         FDCE                                         r  U3/cube_y_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U3/cube_y_reg[1][3]/Q
                         net (fo=3, routed)           0.099     1.754    U3/cube_y_reg[2][5]_0[3]
    SLICE_X5Y110         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  U3/cube_y[2][3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U3/cube_y[2][3]_i_1_n_0
    SLICE_X5Y110         FDCE                                         r  U3/cube_y_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.866     2.031    U3/CLK
    SLICE_X5Y110         FDCE                                         r  U3/cube_y_reg[2][3]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X5Y110         FDCE (Hold_fdce_C_D)         0.092     1.619    U3/cube_y_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U2/random_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/random_num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.564     1.483    U2/CLK
    SLICE_X12Y116        FDRE                                         r  U2/random_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_fdre_C_Q)         0.148     1.631 r  U2/random_num_reg[4]/Q
                         net (fo=8, routed)           0.073     1.704    U2/random_num_reg_n_0_[4]
    SLICE_X12Y116        LUT6 (Prop_lut6_I4_O)        0.098     1.802 r  U2/random_num[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U2/random_num[5]_i_1_n_0
    SLICE_X12Y116        FDRE                                         r  U2/random_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.833     1.998    U2/CLK
    SLICE_X12Y116        FDRE                                         r  U2/random_num_reg[5]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.121     1.604    U2/random_num_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U6/point_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/seg_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.603     1.522    U6/CLK
    SLICE_X4Y95          FDCE                                         r  U6/point_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U6/point_reg[13]/Q
                         net (fo=11, routed)          0.120     1.783    U6/point[13]
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  U6/seg_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    U6/seg_out[2]_i_1_n_0
    SLICE_X5Y95          FDCE                                         r  U6/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.874     2.039    U6/CLK
    SLICE_X5Y95          FDCE                                         r  U6/seg_out_reg[2]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y95          FDCE (Hold_fdce_C_D)         0.091     1.626    U6/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U5/left_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/left_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.599     1.518    U5/CLK
    SLICE_X0Y102         FDCE                                         r  U5/left_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  U5/left_key_last_reg/Q
                         net (fo=1, routed)           0.137     1.796    U5/left_key_last_reg_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I2_O)        0.046     1.842 r  U5/left_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.842    U5/left_key_press_i_1_n_0
    SLICE_X1Y102         FDCE                                         r  U5/left_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.872     2.037    U5/CLK
    SLICE_X1Y102         FDCE                                         r  U5/left_key_press_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.107     1.638    U5/left_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U3/change_to_right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/direct_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.525%)  route 0.126ns (40.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.598     1.517    U3/CLK
    SLICE_X3Y103         FDRE                                         r  U3/change_to_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U3/change_to_right_reg/Q
                         net (fo=3, routed)           0.126     1.785    U3/direct_r_reg[0]_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.045     1.830 r  U3/direct_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U3/direct_r[1]_i_1_n_0
    SLICE_X3Y104         FDPE                                         r  U3/direct_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.871     2.036    U3/CLK
    SLICE_X3Y104         FDPE                                         r  U3/direct_r_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y104         FDPE (Hold_fdpe_C_D)         0.092     1.625    U3/direct_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y118    U1/clk_cnt_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    U1/clk_cnt_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y115    U1/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y114    U1/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U1/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y116    U1/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y115    U1/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U1/clk_cnt_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y118    U1/clk_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U1/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U1/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   U2/apple_x_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   U2/apple_x_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   U2/apple_x_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   U2/apple_y_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   U2/apple_y_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y115   U2/apple_y_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y115   U2/apple_y_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    U1/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U3/cube_y_reg[15][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U3/cube_y_reg[15][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U3/cube_y_reg[15][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U3/cube_y_reg[8][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U3/cube_y_reg[8][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U3/cube_y_reg[8][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U3/cube_x_reg[15][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U3/cube_x_reg[15][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U3/cube_x_reg[15][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y118    U1/clk_cnt_reg[30]/C



