<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ROSE: InstructionEnumsAarch64.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="ROSE"/>
<link href="roseDoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ROSE<span id="projectnumber">&#160;0.11.145.141</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_9e62d0ec1b5e35066c963e582c20357f.html">Rose</a></li><li class="navelem"><a class="el" href="dir_b6b36e208517412b6f28695766cc080b.html">BinaryAnalysis</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">InstructionEnumsAarch64.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#ifndef ROSE_BinaryAnalysis_InstructionEnumsAarch64_H</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#define ROSE_BinaryAnalysis_InstructionEnumsAarch64_H</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#include &lt;featureTests.h&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#ifdef ROSE_ENABLE_ASM_AARCH64</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#include &lt;capstone/arm64.h&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespaceRose.html">Rose</a> {</div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="keyword">namespace </span>BinaryAnalysis {</div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span>using ::arm64_insn;</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="keyword">using </span>Aarch64InstructionKind = ::arm64_insn;            </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>using ::arm64_cc;</div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="keyword">using </span>Aarch64InstructionCondition = ::arm64_cc;         </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>using ::arm64_extender;</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="keyword">using </span>Aarch64Extender = ::arm64_extender;               </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>using ::arm64_vas;</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">using </span>Aarch64VectorArrangement = ::arm64_vas;           </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>using ::arm64_at_op;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">using </span>Aarch64AtOperation = ::arm64_at_op;               </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>using ::arm64_prefetch_op;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">using </span>Aarch64PrefetchOperation = ::arm64_prefetch_op;   </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>using ::arm64_barrier_op;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">using </span>Aarch64BarrierOperation = ::arm64_barrier_op;     </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>using ::arm64_pstate;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">using </span>Aarch64PState = ::arm64_pstate;                   </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// Exception types.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">enum class</span> <a class="code hl_function" href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#a6d976a3c52efba16fb188e7793d075d6">Aarch64Exception</a> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    brk                                                 <span class="comment">// Exception generated by BRK instruction.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>};</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Major register numbers for AArch64.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">enum</span> <a class="code hl_function" href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#ae203046a4e765590cb42b3bce51aa376">Aarch64RegisterClass</a> {</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    aarch64_regclass_gpr,                               <span class="comment">// General purpose registers.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    aarch64_regclass_sp,                                <span class="comment">// Stack pointer registers.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    aarch64_regclass_ext,                               <span class="comment">// SIMD and FP registers, so-called &quot;extension&quot; registers.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    aarch64_regclass_pc,                                <span class="comment">// Program counter, instruction pointer.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    aarch64_regclass_cc,                                <span class="comment">// Condition codes registers.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    aarch64_regclass_system,                            <span class="comment">// System registers.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>};</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// System registers.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// There are at most four copies of each system register, one per exception level. Since ROSE allows only 16 distinct major numbers</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// for the registers, but 1024 minor numbers, we use a single major number for all the system registers and use the minor numbers</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// for the different system registers.  For simplicity, we reserve four minor numbers for each type of system register, although</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// this might change in the future.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">enum</span> <a class="code hl_function" href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#a623b4ef77957b8e8201c0feb39940261">Aarch64SystemRegisters</a> {</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    aarch64_system_actlr     = 0,                         <span class="comment">// auxiliary control registers</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    aarch64_system_ccsidr    = 4,                         <span class="comment">// current cache size ID registers</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    aarch64_system_clidr     = 8,                         <span class="comment">// cache level ID registers</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    aarch64_system_cntfrq    = 12,                        <span class="comment">// counter-timer frequency registers</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    aarch64_system_cntpct    = 16,                        <span class="comment">// counter-timer physical count registers</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    aarch64_system_cntkctl   = 20,                        <span class="comment">// counter-timer kernel control registers</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    aarch64_system_cntp_cval = 24,                        <span class="comment">// counter-timer physical timer compare registers</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    aarch64_system_cpacr     = 28,                        <span class="comment">// coprocessor access control registers</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    aarch64_system_csselr    = 32,                        <span class="comment">// cache size selection registers</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    aarch64_system_cntp_ctl  = 36,                        <span class="comment">// counter-timer physical control registers</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    aarch64_system_ctr       = 40,                        <span class="comment">// cache type registers</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    aarch64_system_dczid     = 44,                        <span class="comment">// data cache zero ID registers</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    aarch64_system_elr       = 48,                        <span class="comment">// exception link registers</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    aarch64_system_esr       = 52,                        <span class="comment">// exception syndrome registers</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    aarch64_system_far       = 56,                        <span class="comment">// fault address registers</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    aarch64_system_hcr       = 60,                        <span class="comment">// hypervisor configuration registers</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    aarch64_system_mair      = 64,                        <span class="comment">// memory attribute indirection registers</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    aarch64_system_midr      = 68,                        <span class="comment">// main ID registers</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    aarch64_system_mpidr     = 72,                        <span class="comment">// multiprocessor affinity registers</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    aarch64_system_scr       = 76,                        <span class="comment">// secure configuration registers</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    aarch64_system_sctlr     = 80,                        <span class="comment">// system control registers</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    aarch64_system_spsr      = 84,                        <span class="comment">// saved program status registers</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    aarch64_system_tcr       = 88,                        <span class="comment">// translation control registers</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    aarch64_system_tpidr     = 92,                        <span class="comment">// user read/write thread ID registers</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    aarch64_system_tpidrr0   = 96,                        <span class="comment">// user read-only thread ID registers</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    aarch64_system_ttbr0     = 100,                       <span class="comment">// translation table base registers 0</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    aarch64_system_ttbr1     = 104,                       <span class="comment">// translation table base register 1</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    aarch64_system_vbar      = 108,                       <span class="comment">// vector based address registers</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    aarch64_system_vtcr      = 112,                       <span class="comment">// virtualization translation control registers</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    aarch64_system_vttbr     = 116                        <span class="comment">// virtualization translation table base registers</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>};</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>} <span class="comment">// namespace</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>} <span class="comment">// namespace</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="anamespaceRose_html"><div class="ttname"><a href="namespaceRose.html">Rose</a></div><div class="ttdoc">The ROSE library.</div><div class="ttdef"><b>Definition</b> <a href="BinaryTutorial_8dox_source.html#l00003">BinaryTutorial.dox:3</a></div></div>
<div class="ttc" id="anamespacestringify_1_1Rose_1_1BinaryAnalysis_html_a623b4ef77957b8e8201c0feb39940261"><div class="ttname"><a href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#a623b4ef77957b8e8201c0feb39940261">stringify::Rose::BinaryAnalysis::Aarch64SystemRegisters</a></div><div class="ttdeci">const char * Aarch64SystemRegisters(int64_t)</div><div class="ttdoc">Convert Rose::BinaryAnalysis::Aarch64SystemRegisters enum constant to a string.</div></div>
<div class="ttc" id="anamespacestringify_1_1Rose_1_1BinaryAnalysis_html_a6d976a3c52efba16fb188e7793d075d6"><div class="ttname"><a href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#a6d976a3c52efba16fb188e7793d075d6">stringify::Rose::BinaryAnalysis::Aarch64Exception</a></div><div class="ttdeci">const char * Aarch64Exception(int64_t)</div><div class="ttdoc">Convert Rose::BinaryAnalysis::Aarch64Exception enum constant to a string.</div></div>
<div class="ttc" id="anamespacestringify_1_1Rose_1_1BinaryAnalysis_html_ae203046a4e765590cb42b3bce51aa376"><div class="ttname"><a href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#ae203046a4e765590cb42b3bce51aa376">stringify::Rose::BinaryAnalysis::Aarch64RegisterClass</a></div><div class="ttdeci">const char * Aarch64RegisterClass(int64_t)</div><div class="ttdoc">Convert Rose::BinaryAnalysis::Aarch64RegisterClass enum constant to a string.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 2 2024 00:08:24 for ROSE by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
