{"Source Block": ["hdl/library/common/ad_gt_channel_1.v@273:289@HdlStmProcess", "    end else begin\n      rx_user_ready <= {rx_user_ready[2:0], 1'b1};\n    end\n  end\n\n  always @(posedge up_clk) begin\n    if ((tx_rst == 1'b1) || (tx_pll_locked == 1'b0)) begin\n      tx_user_ready <= 4'd0;\n    end else begin\n      tx_user_ready <= {tx_user_ready[2:0], 1'b1};\n    end\n  end\n\n  // reset done\n\n  always @(posedge rx_clk) begin\n    rx_rst_done <= rx_rst_done_s;\n"], "Clone Blocks": [["hdl/library/common/ad_gt_channel_1.v@265:281", "  end\n  endgenerate\n\n  // user ready\n\n  always @(posedge up_clk) begin\n    if ((rx_rst == 1'b1) || (rx_pll_locked == 1'b0)) begin\n      rx_user_ready <= 4'd0;\n    end else begin\n      rx_user_ready <= {rx_user_ready[2:0], 1'b1};\n    end\n  end\n\n  always @(posedge up_clk) begin\n    if ((tx_rst == 1'b1) || (tx_pll_locked == 1'b0)) begin\n      tx_user_ready <= 4'd0;\n    end else begin\n"]], "Diff Content": {"Delete": [[278, "  always @(posedge up_clk) begin\n"], [279, "    if ((tx_rst == 1'b1) || (tx_pll_locked == 1'b0)) begin\n"], [280, "      tx_user_ready <= 4'd0;\n"], [281, "    end else begin\n"], [282, "      tx_user_ready <= {tx_user_ready[2:0], 1'b1};\n"], [283, "    end\n"], [284, "  end\n"]], "Add": []}}