Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto e9acfb5cb34d45a28d7e25dfbcd36472 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SimCorrelacion_behav xil_defaultlib.SimCorrelacion xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Signal_Register(SAMPLES=128,OSF=...
Compiling module xil_defaultlib.Maquina_Estados
Compiling module xil_defaultlib.BitsCounter(OSF=8)
Compiling module xil_defaultlib.Pattern_Counter(SAMPLES=128,OSF=...
Compiling module xil_defaultlib.FlagCounter
Compiling module xil_defaultlib.FF_JK
Compiling module xil_defaultlib.Multiplicador(SAMPLES=128,OSF=8)
Compiling module xil_defaultlib.DecosSuma(SAMPLES=128,OSF=8)
Compiling module xil_defaultlib.RegistroCorrelacion(SAMPLES=128,...
Compiling module xil_defaultlib.Correlacion_default
Compiling module xil_defaultlib.SimCorrelacion
Compiling module xil_defaultlib.glbl
Built simulation snapshot SimCorrelacion_behav
