# ğŸš€ SystemVerilog RISC-V RV32I Processor

<div align="center">

<img src="https://img.shields.io/badge/Architecture-RISC--V_RV32I-purple?style=for-the-badge&logo=riscv" />
<img src="https://img.shields.io/badge/Language-SystemVerilog-green?style=for-the-badge&logo=systemverilog" />
<img src="https://img.shields.io/badge/Implementation-Single_Cycle-blue?style=for-the-badge" />
<img src="https://img.shields.io/badge/Platform-Xilinx_Vivado-red?style=for-the-badge&logo=xilinx" />

**32-bit RISC-V Instruction Set Architecture (ISA) Implementation**<br>
ë‹¨ì¼ ì‚¬ì´í´(Single-Cycle) êµ¬ì¡°ì˜ CPU ì½”ì–´ì™€ Harvard Architecture ê¸°ë°˜ì˜ ë©”ëª¨ë¦¬ ì„œë¸Œì‹œìŠ¤í…œ ì„¤ê³„

</div>

---

## ğŸ“– 1. í”„ë¡œì íŠ¸ ê°œìš” (Overview)

ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilog**ë¥¼ ì‚¬ìš©í•˜ì—¬ **RISC-V RV32I (Base Integer Instruction Set)** ì•„í‚¤í…ì²˜ë¥¼ í•˜ë“œì›¨ì–´ ë ˆë²¨ì—ì„œ êµ¬í˜„í•œ í”„ë¡œì„¸ì„œ ì„¤ê³„ì…ë‹ˆë‹¤.
CPU ì½”ì–´(`CPU_RV32I`)ëŠ” ì œì–´ ìœ ë‹›(Control Unit)ê³¼ ë°ì´í„° íŒ¨ìŠ¤(DataPath)ë¡œ ëª…í™•íˆ ë¶„ë¦¬ë˜ì–´ ìˆìœ¼ë©°, ìµœìƒìœ„ ëª¨ë“ˆì¸ `MCU`ì—ì„œ ëª…ë ¹ì–´ ë©”ëª¨ë¦¬(ROM)ì™€ ë°ì´í„° ë©”ëª¨ë¦¬(RAM)ë¥¼ í†µí•©í•˜ì—¬ ì‹¤ì œ ì„ë² ë””ë“œ ì–´í”Œë¦¬ì¼€ì´ì…˜ ì‹¤í–‰ì´ ê°€ëŠ¥í•œ êµ¬ì¡°ë¥¼ ê°–ì¶”ê³  ìˆìŠµë‹ˆë‹¤.

### âœ¨ í•µì‹¬ ì„¤ê³„ íŠ¹ì§• (Key Features)
* **Complete RV32I ISA:** ì‚°ìˆ /ë…¼ë¦¬(ALU), ë©”ëª¨ë¦¬(Load/Store), ë¶„ê¸°(Branch), ì í”„(Jump) ë“± 32ë¹„íŠ¸ ì •ìˆ˜ ëª…ë ¹ì–´ ì…‹ì„ ì™„ë²½íˆ ì§€ì›í•©ë‹ˆë‹¤.
* **Single-Cycle Microarchitecture:** ëª¨ë“  ëª…ë ¹ì–´ê°€ 1 í´ëŸ­ ì‚¬ì´í´ ë‚´ì— Fetch, Decode, Execute, Memory, Writeback ë‹¨ê³„ë¥¼ ì™„ë£Œí•©ë‹ˆë‹¤.
* **Modular Control Logic:** ëª…ë ¹ì–´ì˜ Opcodeë¥¼ ë¶„ì„í•˜ì—¬ ALU ì œì–´, ë ˆì§€ìŠ¤í„° ì“°ê¸°, ë¶„ê¸° ì‹ í˜¸ ë“±ì„ ìƒì„±í•˜ëŠ” 9-bit ì œì–´ ì‹ í˜¸ ë²¡í„°ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
* **Versatile Memory Subsystem:**
    * **ROM:** ì´ˆê¸°í™”ëœ í—¥ì‚¬ ì½”ë“œë¥¼ í†µí•œ í”„ë¡œê·¸ë¨ ì‹¤í–‰.
    * **RAM:** Byte(8-bit), Half-word(16-bit), Word(32-bit) ë‹¨ìœ„ì˜ ì •ë°€í•œ ì½ê¸°/ì“°ê¸° ë° ë¶€í˜¸ í™•ì¥(Sign Extension) ì§€ì›.

---

## ğŸ—ï¸ 2. ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ (System Architecture)

### 2.1 MCU Top-Level Diagram
MCUëŠ” **Harvard Architecture**ì™€ ìœ ì‚¬í•˜ê²Œ ëª…ë ¹ì–´ ë²„ìŠ¤ì™€ ë°ì´í„° ë²„ìŠ¤ê°€ ë¶„ë¦¬ë˜ì–´ ë™ì‘í•©ë‹ˆë‹¤.

```mermaid
graph TD
    subgraph "MCU (Micro Controller Unit)"
        ROM["Instruction Memory (ROM)"] -->|instrCode| CPU
        CPU["RISC-V CPU Core (RV32I)"] -->|instrAddr| ROM
        
        CPU -->|busAddr| RAM["Data Memory (RAM)"]
        CPU -->|busWData| RAM
        CPU -->|we / strb| RAM
        RAM -->|busRData| CPU
    end
````

### 2.2 CPU Internal Microarchitecture

CPU ë‚´ë¶€ëŠ” ì œì–´ ì‹ í˜¸ë¥¼ ìƒì„±í•˜ëŠ” **Control Unit**ê³¼ ì‹¤ì œ ì—°ì‚°ì„ ìˆ˜í–‰í•˜ëŠ” **Data Path**ë¡œ êµ¬ì„±ë©ë‹ˆë‹¤.

```mermaid
graph LR
    Input[Instruction Code] -->|Opcode| CU[Control Unit]
    Input -->|rs1, rs2, rd, imm| DP[Data Path]
    
    subgraph "CPU Core Logic"
        CU -->|ALU Control| ALU[ALU]
        CU -->|RegFile WE| RF[Register File]
        CU -->|Branch/Jump| PC[PC Logic]
        CU -->|ImmSel| EXT[Imm Extender]
        
        RF <==>|"Operands"| ALU
        EXT -->|"Immediate"| ALU
        ALU -->|"Result / Address"| Output[Data Bus]
    end
```

-----
## ğŸ’» 3. Module Design Details

### 3.1 Control Unit Design

`ControlUnit.sv`ëŠ” ì…ë ¥ëœ ëª…ë ¹ì–´ì˜ 7-bit Opcodeë¥¼ í•´ë…í•˜ì—¬ ì‹œìŠ¤í…œ ì „ë°˜ì„ ì œì–´í•©ë‹ˆë‹¤.

  * [cite_start]**Decoding Logic:** `Case` ë¬¸ì„ ì‚¬ìš©í•˜ì—¬ R, I, S, L, B, LU, AU, J, JL íƒ€ì…ì„ íŒë³„í•©ë‹ˆë‹¤ [cite: 54-57].
  * [cite_start]**Signal Generation:** `regFileWe`, `aluSrcMuxSel`, `branch`, `jal`, `jalr` ë“± í•µì‹¬ ì œì–´ ì‹ í˜¸ë¥¼ 9ë¹„íŠ¸ ë²¡í„°ë¡œ í†µí•© ê´€ë¦¬í•©ë‹ˆë‹¤[cite: 51].
  * [cite_start]**ALU Control:** `funct3`ì™€ `funct7` í•„ë“œë¥¼ ì¡°í•©í•˜ì—¬ `ADD`, `SUB`, `SLL`, `SRA` ë“±ì˜ êµ¬ì²´ì ì¸ ì—°ì‚° ì½”ë“œë¥¼ ALUë¡œ ì „ë‹¬í•©ë‹ˆë‹¤ [cite: 57-60].

### 3.2 Data Path & ALU

`DataPath.sv`ì™€ `alu.sv`ëŠ” ì‹¤ì œ ë°ì´í„° ì²˜ë¦¬ë¥¼ ë‹´ë‹¹í•©ë‹ˆë‹¤.

  * [cite_start]**Program Counter (PC):** `JAL`, `JALR`, `Branch` ë°œìƒ ì‹œ ë‹¤ìŒ ì£¼ì†Œë¥¼ ê³„ì‚°í•˜ëŠ” MUXì™€ Adder ë¡œì§ì„ í¬í•¨í•©ë‹ˆë‹¤ [cite: 636-640].
  * [cite_start]**ALU Operations:** ë§ì…ˆ/ëº„ì…ˆë¿ë§Œ ì•„ë‹ˆë¼ ë…¼ë¦¬ ì—°ì‚°(AND, OR, XOR), ì‹œí”„íŠ¸(SLL, SRL, SRA), ë¹„êµ(SLT, SLTU)ë¥¼ ìˆ˜í–‰í•©ë‹ˆë‹¤ [cite: 646-653].
  * [cite_start]**Immediate Extension:** ëª…ë ¹ì–´ í¬ë§·ì— ë”°ë¼ í©ì–´ì ¸ ìˆëŠ” ì¦‰ì‹œê°’(Immediate) ë¹„íŠ¸ë“¤ì„ ëª¨ì•„ 32ë¹„íŠ¸ë¡œ ë¶€í˜¸ í™•ì¥í•©ë‹ˆë‹¤[cite: 669].

### 3.3 Memory Interface (RAM)

`RAM.sv`ëŠ” `strb` (Strobe) ì‹ í˜¸ë¥¼ í†µí•´ ë‹¤ì–‘í•œ ë°ì´í„° í¬ê¸°ë¥¼ ì²˜ë¦¬í•©ë‹ˆë‹¤.

  * [cite_start]**Store Logic:** `SB`(Byte), `SH`(Half), `SW`(Word)ì— ë”°ë¼ ë©”ëª¨ë¦¬ì˜ íŠ¹ì • ë°”ì´íŠ¸ ë ˆì¸ì—ë§Œ ë°ì´í„°ë¥¼ ì”ë‹ˆë‹¤ [cite: 677-680].
  * [cite_start]**Load Logic:** `LB`, `LH` ëª…ë ¹ì–´ ìˆ˜í–‰ ì‹œ MSBë¥¼ ìƒìœ„ ë¹„íŠ¸ë¡œ ë³µì‚¬í•˜ëŠ” **Sign Extension**ì„ ìˆ˜í–‰í•˜ê³ , `LBU`, `LHU` ì‹œì—ëŠ” 0ìœ¼ë¡œ ì±„ìš°ëŠ” **Zero Extension**ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤ [cite: 681-691].

-----

## ğŸ’» 4. ìƒì„¸ ê¸°ëŠ¥ ëª…ì„¸ ë° ë™ì‘ ì›ë¦¬ (Detailed Specification)

ê° ëª…ë ¹ì–´ íƒ€ì…ë³„ \*\*ë°ì´í„° íë¦„(Data Flow)\*\*ê³¼ **ì œì–´ ì‹ í˜¸(Control Signal)** ë™ì‘ ë°©ì‹ì…ë‹ˆë‹¤.

### 4.1 R-Type (Register-Register)

ë ˆì§€ìŠ¤í„° ê°„ì˜ ì‚°ìˆ  ë° ë…¼ë¦¬ ì—°ì‚°ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

  * **Instructions:** `ADD`, `SUB`, `SLL`, `SLT`, `XOR`, `SRL`, `OR`, `AND` ë“±.
  * **Data Flow:**
    1.  ROMì—ì„œ ëª…ë ¹ì–´ë¥¼ ì¸ì¶œí•©ë‹ˆë‹¤.
    2.  Register Fileì—ì„œ `rs1`, `rs2` ë°ì´í„°ë¥¼ ì½ì–´ ALUë¡œ ì „ë‹¬í•©ë‹ˆë‹¤.
    3.  ALU ì—°ì‚° ê²°ê³¼ê°€ MUX(0ë²ˆ ì…ë ¥)ë¥¼ í†µí•´ ë‹¤ì‹œ Register File(`rd`)ì— ì €ì¥ë©ë‹ˆë‹¤.
  * **Control Signals:**
      * `reg_wr_en = 1`: ì—°ì‚° ê²°ê³¼ë¥¼ ì €ì¥í•˜ê¸° ìœ„í•´ í™œì„±í™”.
      * `aluSrcMuxSel = 0`: ë‘ ë²ˆì§¸ í”¼ì—°ì‚°ìë¡œ ë ˆì§€ìŠ¤í„°ê°’(`rs2`) ì„ íƒ.
      * `RegWdataSel = 0`: ALU ê²°ê³¼ë¥¼ ì €ì¥ ë°ì´í„°ë¡œ ì„ íƒ.

### 4.2 I-Type (Immediate / Load)

ìƒìˆ˜ ì—°ì‚° ë˜ëŠ” ë©”ëª¨ë¦¬ ë¡œë“œ ëª…ë ¹ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

  * **Instructions:** `ADDI`, `ANDI`, `LB`, `LW`, `JALR` ë“±.
  * **Data Flow (Arithmetic):**
    1.  `rs1` ê°’ê³¼ í™•ì¥ëœ `imm` ê°’ì´ ALUì—ì„œ ì—°ì‚°ë©ë‹ˆë‹¤.
    2.  ê²°ê³¼ê°€ Register Fileì— ì €ì¥ë©ë‹ˆë‹¤.
  * **Data Flow (Load):**
    1.  ALUì—ì„œ `rs1 + imm` ì£¼ì†Œë¥¼ ê³„ì‚°í•©ë‹ˆë‹¤.
    2.  RAMì˜ í•´ë‹¹ ì£¼ì†Œ ë°ì´í„°ë¥¼ ì½ì–´ MUX(1ë²ˆ ì…ë ¥)ë¥¼ í†µí•´ Register Fileì— ì €ì¥í•©ë‹ˆë‹¤.
  * **Control Signals (Load):**
      * `reg_wr_en = 1`: ë°ì´í„° ì €ì¥ì„ ìœ„í•´ í™œì„±í™”.
      * `aluSrcMuxSel = 1`: ì£¼ì†Œ ê³„ì‚°ì„ ìœ„í•´ ìƒìˆ˜(`imm`) ì„ íƒ.
      * `RegWdataSel = 1`: ë©”ëª¨ë¦¬ì—ì„œ ì½ì€ ë°ì´í„°(`busRData`) ì„ íƒ.

### 4.3 S-Type (Store)

ë ˆì§€ìŠ¤í„°ì˜ ê°’ì„ ë©”ëª¨ë¦¬ì— ì €ì¥í•©ë‹ˆë‹¤.

  * **Instructions:** `SB` (Byte), `SH` (Half), `SW` (Word).
  * **Data Flow:**
    1.  `rs1 + imm`ì„ í†µí•´ ì €ì¥í•  ë©”ëª¨ë¦¬ ì£¼ì†Œë¥¼ ê³„ì‚°í•©ë‹ˆë‹¤.
    2.  `rs2`ì˜ ê°’ì„ RAMì˜ ë°ì´í„° í¬íŠ¸ë¡œ ì „ë‹¬í•©ë‹ˆë‹¤.
  * **Control Signals:**
      * `d_wr_en = 1`: RAM ì“°ê¸° í™œì„±í™”.
      * `aluSrcMuxSel = 1`: ì£¼ì†Œ ê³„ì‚°ìš© ìƒìˆ˜ ì„ íƒ.

### 4.4 B-Type (Branch)

ì¡°ê±´ë¶€ ë¶„ê¸°ë¥¼ ìˆ˜í–‰í•©ë‹ˆë‹¤.

  * **Instructions:** `BEQ`, `BNE`, `BLT`, `BGE` ë“±.
  * **Data Flow:**
    1.  ë¹„êµê¸°(Comparator)ê°€ `rs1`ê³¼ `rs2`ë¥¼ ë¹„êµí•˜ì—¬ `b_taken` ì‹ í˜¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
    2.  `b_taken`ì´ ì°¸ì´ë©´ `PC = PC + imm`, ê±°ì§“ì´ë©´ `PC = PC + 4`ë¡œ ì—…ë°ì´íŠ¸ë©ë‹ˆë‹¤.
  * **Control Signals:**
      * `branch = 1`: ë¶„ê¸° ëª…ë ¹ì–´ì„ì„ ì•Œë¦¼.
      * `aluSrcMuxSel = 0`: ë¹„êµë¥¼ ìœ„í•´ ë ˆì§€ìŠ¤í„°ê°’ ì„ íƒ.

### 4.5 U-Type (Upper Immediate)

ìƒìœ„ 20ë¹„íŠ¸ ìƒìˆ˜ë¥¼ ì²˜ë¦¬í•©ë‹ˆë‹¤.

  * **Instructions:** `LUI`, `AUIPC`.
  * **Data Flow:**
    1.  20ë¹„íŠ¸ `imm`ì„ 32ë¹„íŠ¸ë¡œ í™•ì¥(í•˜ìœ„ 12ë¹„íŠ¸ 0)í•©ë‹ˆë‹¤.
    2.  `LUI`: í™•ì¥ëœ ê°’ì„ ê·¸ëŒ€ë¡œ ì €ì¥. `AUIPC`: `PC + imm` ê°’ì„ ì €ì¥.
  * **Control Signals (LUI):**
      * `RegWdataSel = 2`: ALUë¥¼ ê±°ì¹˜ì§€ ì•Šì€ Immediate ê°’ ì„ íƒ.

### 4.6 J-Type (Jump)

ë¬´ì¡°ê±´ ì í”„ ë° ë³µê·€ ì£¼ì†Œ ì €ì¥ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

  * **Instructions:** `JAL`, `JALR`.
  * **Data Flow:**
    1.  ì í”„í•  ì£¼ì†Œ(`PC + imm` ë˜ëŠ” `rs1 + imm`)ë¥¼ ê³„ì‚°í•˜ì—¬ PCë¥¼ ì—…ë°ì´íŠ¸í•©ë‹ˆë‹¤.
    2.  ë³µê·€ ì£¼ì†Œ(`PC + 4`)ë¥¼ Register Fileì— ì €ì¥í•©ë‹ˆë‹¤.
  * **Control Signals:**
      * `jal = 1`: PC ì í”„ í™œì„±í™”.
      * `RegWdataSel = 4`: `PC + 4` ê°’ì„ ì €ì¥ ë°ì´í„°ë¡œ ì„ íƒ.

-----

## ğŸ“œ 5. ì§€ì› ëª…ë ¹ì–´ ì…‹ (Supported ISA)

`defines.sv`ì— ì •ì˜ëœ ì§€ì› ëª…ë ¹ì–´ ëª©ë¡ì…ë‹ˆë‹¤.

| Type | Opcode | Instructions | Description |
| :---: | :---: | :--- | :--- |
| **R-Type** | `0110011` | ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND | Register-Register ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚° |
| **I-Type** | `0010011` | ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI | Immediate ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚° |
| **I-Type** | `0000011` | LB, LH, LW, LBU, LHU | ë©”ëª¨ë¦¬ ë¡œë“œ (Load) |
| **I-Type** | `1100111` | JALR | ë ˆì§€ìŠ¤í„° ê¸°ë°˜ ì í”„ |
| **S-Type** | `0100011` | SB, SH, SW | ë©”ëª¨ë¦¬ ì €ì¥ (Store) |
| **B-Type** | `1100011` | BEQ, BNE, BLT, BGE, BLTU, BGEU | ì¡°ê±´ë¶€ ë¶„ê¸° (Branch) |
| **U-Type** | `0110111` | LUI, AUIPC | ìƒìœ„ ë¹„íŠ¸ ë¡œë“œ |
| **J-Type** | `1101111` | JAL | ì í”„ ë° ë§í¬ |

-----

## ğŸ“‚ 6. ë””ë ‰í† ë¦¬ êµ¬ì¡° (Directory Structure)

```text
ğŸ“¦ RISCV-RV32I-Project
 â”£ ğŸ“‚ src
 â”ƒ â”£ ğŸ“‚ core
 â”ƒ â”ƒ â”£ ğŸ“œ CPU_RV32I.sv       # [Top] CPU Core Wrapper
 â”ƒ â”ƒ â”£ ğŸ“œ ControlUnit.sv     # Instruction Decoder & Control
 â”ƒ â”ƒ â”£ ğŸ“œ DataPath.sv        # Registers, ALU, MUX wiring
 â”ƒ â”ƒ â”£ ğŸ“œ alu.sv             # Arithmetic Logic Unit
 â”ƒ â”ƒ â”£ ğŸ“œ RegisterFile.sv    # 32 x 32-bit Register Bank
 â”ƒ â”ƒ â”£ ğŸ“œ immExtend.sv       # Immediate Generator
 â”ƒ â”ƒ â”— ğŸ“œ defines.sv         # Opcode & ALU Function Definitions
 â”ƒ â”£ ğŸ“‚ memory
 â”ƒ â”ƒ â”£ ğŸ“œ ROM.sv             # Instruction Memory (Code Storage)
 â”ƒ â”ƒ â”— ğŸ“œ RAM.sv             # Data Memory (Stack/Heap)
 â”ƒ â”— ğŸ“œ MCU.sv               # [System Top] Processor + Memory Integration
 â”£ ğŸ“‚ sim
 â”ƒ â”— ğŸ“œ tb_rv32i.sv          # Testbench for Full System Verification
 â”— ğŸ“œ README.md              # Project Documentation
```

-----

## ğŸš€ 7. ì‹œë®¬ë ˆì´ì…˜ ë° ê²€ì¦ (Simulation)

### í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ê°œìš” (`tb_rv32i.sv`)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ëŠ” `MCU` ëª¨ë“ˆì„ ì¸ìŠ¤í„´ìŠ¤í™”í•˜ê³  í´ëŸ­(`clk`)ê³¼ ë¦¬ì…‹(`reset`) ì‹ í˜¸ë¥¼ ê³µê¸‰í•©ë‹ˆë‹¤.
[cite_start]`ROM.sv` íŒŒì¼ ë‚´ë¶€ì—ëŠ” ê²€ì¦ì„ ìœ„í•œ ì–´ì…ˆë¸”ë¦¬ ì½”ë“œ(ADD, SUB, AND, OR, Load/Store, Jump ë“±)ê°€ ì´ˆê¸°í™”ë˜ì–´ ìˆì–´, ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘ê³¼ ë™ì‹œì— í”„ë¡œê·¸ë¨ì´ ì‹¤í–‰ë©ë‹ˆë‹¤ [cite: 143-162].

-----

> *Designed with SystemVerilog for RISC-V Architecture Study*

```
```
