

================================================================
== Synthesis Summary Report of 'GBM'
================================================================
+ General Information: 
    * Date:           Thu Jan  9 03:49:14 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        GBM
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: spartan7
    * Target device:  xc7s15-cpga196-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+--------------+--------------+-----+
    |             Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |           |              |              |     |
    |             & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP    |      FF      |      LUT     | URAM|
    +---------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+--------------+--------------+-----+
    |+ GBM                            |  Timing|  -2.02|    47692|  4.323e+05|         -|    47693|     -|        no|  30 (150%)|  71 (355%)|  28279 (176%)|  65933 (824%)|    -|
    | + GBM_Pipeline_VITIS_LOOP_11_1  |       -|   0.00|      102|    816.000|         -|      102|     -|        no|          -|          -|      203 (1%)|      292 (3%)|    -|
    |  o VITIS_LOOP_11_1              |       -|   7.04|      100|    800.000|         2|        1|   100|       yes|          -|          -|             -|             -|    -|
    | + GBM_Pipeline_VITIS_LOOP_15_2  |  Timing|  -2.02|    47501|  4.305e+05|         -|    47501|     -|        no|          -|  57 (285%)|  24806 (155%)|  61860 (773%)|    -|
    |  o VITIS_LOOP_15_2              |       -|   7.04|    47500|  4.305e+05|       475|        -|   100|        no|          -|          -|             -|             -|    -|
    +---------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 64 -> 256  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | S_1                 | 0x10   | 32    | W      | Data signal of S                 |                                                                                    |
| s_axi_control | S_2                 | 0x14   | 32    | W      | Data signal of S                 |                                                                                    |
| s_axi_control | S0_1                | 0x1c   | 32    | W      | Data signal of S0                |                                                                                    |
| s_axi_control | S0_2                | 0x20   | 32    | W      | Data signal of S0                |                                                                                    |
| s_axi_control | r_1                 | 0x28   | 32    | W      | Data signal of r                 |                                                                                    |
| s_axi_control | r_2                 | 0x2c   | 32    | W      | Data signal of r                 |                                                                                    |
| s_axi_control | sigma_1             | 0x34   | 32    | W      | Data signal of sigma             |                                                                                    |
| s_axi_control | sigma_2             | 0x38   | 32    | W      | Data signal of sigma             |                                                                                    |
| s_axi_control | T_1                 | 0x40   | 32    | W      | Data signal of T                 |                                                                                    |
| s_axi_control | T_2                 | 0x44   | 32    | W      | Data signal of T                 |                                                                                    |
| s_axi_control | random_increments_1 | 0x4c   | 32    | W      | Data signal of random_increments |                                                                                    |
| s_axi_control | random_increments_2 | 0x50   | 32    | W      | Data signal of random_increments |                                                                                    |
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------+
| Argument          | Direction | Datatype |
+-------------------+-----------+----------+
| S                 | inout     | double*  |
| S0                | in        | double   |
| r                 | in        | double   |
| sigma             | in        | double   |
| T                 | in        | double   |
| random_increments | inout     | double*  |
+-------------------+-----------+----------+

* SW-to-HW Mapping
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| Argument          | HW Interface  | HW Type   | HW Usage | HW Info                                       |
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| S                 | m_axi_gmem    | interface |          | channel=0                                     |
| S                 | s_axi_control | register  | offset   | name=S_1 offset=0x10 range=32                 |
| S                 | s_axi_control | register  | offset   | name=S_2 offset=0x14 range=32                 |
| S0                | s_axi_control | register  |          | name=S0_1 offset=0x1c range=32                |
| S0                | s_axi_control | register  |          | name=S0_2 offset=0x20 range=32                |
| r                 | s_axi_control | register  |          | name=r_1 offset=0x28 range=32                 |
| r                 | s_axi_control | register  |          | name=r_2 offset=0x2c range=32                 |
| sigma             | s_axi_control | register  |          | name=sigma_1 offset=0x34 range=32             |
| sigma             | s_axi_control | register  |          | name=sigma_2 offset=0x38 range=32             |
| T                 | s_axi_control | register  |          | name=T_1 offset=0x40 range=32                 |
| T                 | s_axi_control | register  |          | name=T_2 offset=0x44 range=32                 |
| random_increments | m_axi_gmem    | interface |          | channel=0                                     |
| random_increments | s_axi_control | register  | offset   | name=random_increments_1 offset=0x4c range=32 |
| random_increments | s_axi_control | register  | offset   | name=random_increments_2 offset=0x50 range=32 |
+-------------------+---------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | write     | 25     | 256   |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+-------------------+------------------------------------------------+-----------+--------------+--------+-----------------+------------------------------------------------+------------+----------------------------------------+
| HW Interface | Variable          | Access Location                                | Direction | Burst Status | Length | Loop            | Loop Location                                  | Resolution | Problem                                |
+--------------+-------------------+------------------------------------------------+-----------+--------------+--------+-----------------+------------------------------------------------+------------+----------------------------------------+
| m_axi_gmem   | S                 | C:/Users/steve/thesis-monte-carlo/test.c:12:14 | write     | Widened      | 25     | VITIS_LOOP_11_1 | C:/Users/steve/thesis-monte-carlo/test.c:11:22 |            |                                        |
| m_axi_gmem   | S                 | C:/Users/steve/thesis-monte-carlo/test.c:12:14 | write     | Inferred     | 100    | VITIS_LOOP_11_1 | C:/Users/steve/thesis-monte-carlo/test.c:11:22 |            |                                        |
| m_axi_gmem   | random_increments | C:/Users/steve/thesis-monte-carlo/test.c:19:72 | read      | Widen Fail   |        | VITIS_LOOP_17_3 | C:/Users/steve/thesis-monte-carlo/test.c:17:26 | 214-235    | Start index of the access is unaligned |
| m_axi_gmem   | S                 | C:/Users/steve/thesis-monte-carlo/test.c:19:18 | write     | Fail         |        |                 |                                                | 214-231    | Access is clobbered by load            |
| m_axi_gmem   | S                 | C:/Users/steve/thesis-monte-carlo/test.c:19:18 | read      | Fail         |        |                 |                                                | 214-231    | Access is clobbered by store           |
| m_axi_gmem   | random_increments | C:/Users/steve/thesis-monte-carlo/test.c:19:72 | read      | Inferred     | 4900   | VITIS_LOOP_15_2 | C:/Users/steve/thesis-monte-carlo/test.c:15:22 |            |                                        |
+--------------+-------------------+------------------------------------------------+-----------+--------------+--------+-----------------+------------------------------------------------+------------+----------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+--------------+--------+-----------+---------+
| Name                                     | DSP | Pragma | Variable     | Op     | Impl      | Latency |
+------------------------------------------+-----+--------+--------------+--------+-----------+---------+
| + GBM                                    | 71  |        |              |        |           |         |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U23      |     |        | deltat       | ddiv   | fabric    | 30      |
|   dmul_64ns_64ns_64_6_max_dsp_1_U22      | 11  |        | mul          | dmul   | maxdsp    | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U22      | 11  |        | mul1         | dmul   | maxdsp    | 5       |
|   dadddsub_64ns_64ns_64_6_full_dsp_1_U21 | 3   |        | sub          | dsub   | fulldsp   | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U22      | 11  |        | mul2         | dmul   | maxdsp    | 5       |
|   dsqrt_64ns_64ns_64_57_no_dsp_1_U24     |     |        | tmp          | dsqrt  | fabric    | 56      |
|  + GBM_Pipeline_VITIS_LOOP_11_1          | 0   |        |              |        |           |         |
|    icmp_ln11_fu_107_p2                   |     |        | icmp_ln11    | seteq  | auto      | 0       |
|    add_ln11_fu_113_p2                    |     |        | add_ln11     | add    | fabric    | 0       |
|    icmp_ln12_fu_123_p2                   |     |        | icmp_ln12    | seteq  | auto      | 0       |
|    select_ln12_fu_171_p3                 |     |        | select_ln12  | select | auto_sel  | 0       |
|  + GBM_Pipeline_VITIS_LOOP_15_2          | 57  |        |              |        |           |         |
|    icmp_ln15_fu_931_p2                   |     |        | icmp_ln15    | seteq  | auto      | 0       |
|    add_ln15_fu_937_p2                    |     |        | add_ln15     | add    | fabric    | 0       |
|    empty_fu_955_p2                       |     |        | empty        | add    | fabric    | 0       |
|    lshr_ln19_fu_1865_p2                  |     |        | lshr_ln19    | lshr   | auto_pipe | 0       |
|    add_ln19_97_fu_992_p2                 |     |        | add_ln19_97  | add    | fabric    | 0       |
|    add_ln19_fu_1002_p2                   |     |        | add_ln19     | add    | fabric    | 0       |
|    lshr_ln19_1_fu_1493_p2                |     |        | lshr_ln19_1  | lshr   | auto_pipe | 0       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_1        | dexp   | fulldsp   | 17      |
|    add_ln19_1_fu_1036_p2                 |     |        | add_ln19_1   | add    | fabric    | 0       |
|    add_ln19_2_fu_1045_p2                 |     |        | add_ln19_2   | add    | fabric    | 0       |
|    lshr_ln19_2_fu_1555_p2                |     |        | lshr_ln19_2  | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul15_1      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_2        | dexp   | fulldsp   | 17      |
|    add_ln19_3_fu_1074_p2                 |     |        | add_ln19_3   | add    | fabric    | 0       |
|    add_ln19_4_fu_1083_p2                 |     |        | add_ln19_4   | add    | fabric    | 0       |
|    lshr_ln19_3_fu_1617_p2                |     |        | lshr_ln19_3  | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul15_2      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_3        | dexp   | fulldsp   | 17      |
|    add_ln19_5_fu_1112_p2                 |     |        | add_ln19_5   | add    | fabric    | 0       |
|    add_ln19_6_fu_1121_p2                 |     |        | add_ln19_6   | add    | fabric    | 0       |
|    lshr_ln19_4_fu_1679_p2                |     |        | lshr_ln19_4  | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul15_3      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_4        | dexp   | fulldsp   | 17      |
|    add_ln19_7_fu_1150_p2                 |     |        | add_ln19_7   | add    | fabric    | 0       |
|    add_ln19_8_fu_1159_p2                 |     |        | add_ln19_8   | add    | fabric    | 0       |
|    lshr_ln19_5_fu_1741_p2                |     |        | lshr_ln19_5  | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul15_4      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_5        | dexp   | fulldsp   | 17      |
|    add_ln19_9_fu_1188_p2                 |     |        | add_ln19_9   | add    | fabric    | 0       |
|    add_ln19_10_fu_1197_p2                |     |        | add_ln19_10  | add    | fabric    | 0       |
|    lshr_ln19_6_fu_1803_p2                |     |        | lshr_ln19_6  | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul15_5      | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_5      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_6        | dexp   | fulldsp   | 17      |
|    add_ln19_11_fu_1226_p2                |     |        | add_ln19_11  | add    | fabric    | 0       |
|    add_ln19_12_fu_1235_p2                |     |        | add_ln19_12  | add    | fabric    | 0       |
|    lshr_ln19_7_fu_1885_p2                |     |        | lshr_ln19_7  | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_6      | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_6      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_7        | dexp   | fulldsp   | 17      |
|    add_ln19_13_fu_1264_p2                |     |        | add_ln19_13  | add    | fabric    | 0       |
|    add_ln19_14_fu_1273_p2                |     |        | add_ln19_14  | add    | fabric    | 0       |
|    lshr_ln19_8_fu_1951_p2                |     |        | lshr_ln19_8  | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_7      | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_7      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_8        | dexp   | fulldsp   | 17      |
|    add_ln19_15_fu_1302_p2                |     |        | add_ln19_15  | add    | fabric    | 0       |
|    add_ln19_16_fu_1311_p2                |     |        | add_ln19_16  | add    | fabric    | 0       |
|    lshr_ln19_9_fu_2013_p2                |     |        | lshr_ln19_9  | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_8      | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_8      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_9        | dexp   | fulldsp   | 17      |
|    add_ln19_17_fu_1340_p2                |     |        | add_ln19_17  | add    | fabric    | 0       |
|    add_ln19_18_fu_1349_p2                |     |        | add_ln19_18  | add    | fabric    | 0       |
|    lshr_ln19_10_fu_2075_p2               |     |        | lshr_ln19_10 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_9      | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_9      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_s        | dexp   | fulldsp   | 17      |
|    add_ln19_19_fu_1378_p2                |     |        | add_ln19_19  | add    | fabric    | 0       |
|    add_ln19_20_fu_1387_p2                |     |        | add_ln19_20  | add    | fabric    | 0       |
|    lshr_ln19_11_fu_2137_p2               |     |        | lshr_ln19_11 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_s      | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_s      | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_10       | dexp   | fulldsp   | 17      |
|    add_ln19_21_fu_1416_p2                |     |        | add_ln19_21  | add    | fabric    | 0       |
|    add_ln19_22_fu_1425_p2                |     |        | add_ln19_22  | add    | fabric    | 0       |
|    lshr_ln19_12_fu_2199_p2               |     |        | lshr_ln19_12 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_10     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_10     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_11       | dexp   | fulldsp   | 17      |
|    add_ln19_23_fu_1454_p2                |     |        | add_ln19_23  | add    | fabric    | 0       |
|    add_ln19_24_fu_1463_p2                |     |        | add_ln19_24  | add    | fabric    | 0       |
|    lshr_ln19_13_fu_2261_p2               |     |        | lshr_ln19_13 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_11     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_11     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_12       | dexp   | fulldsp   | 17      |
|    add_ln19_25_fu_1516_p2                |     |        | add_ln19_25  | add    | fabric    | 0       |
|    add_ln19_26_fu_1525_p2                |     |        | add_ln19_26  | add    | fabric    | 0       |
|    lshr_ln19_14_fu_2323_p2               |     |        | lshr_ln19_14 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_12     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_12     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_13       | dexp   | fulldsp   | 17      |
|    add_ln19_27_fu_1578_p2                |     |        | add_ln19_27  | add    | fabric    | 0       |
|    add_ln19_28_fu_1587_p2                |     |        | add_ln19_28  | add    | fabric    | 0       |
|    lshr_ln19_15_fu_2385_p2               |     |        | lshr_ln19_15 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_13     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_13     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_14       | dexp   | fulldsp   | 17      |
|    add_ln19_29_fu_1640_p2                |     |        | add_ln19_29  | add    | fabric    | 0       |
|    add_ln19_30_fu_1649_p2                |     |        | add_ln19_30  | add    | fabric    | 0       |
|    lshr_ln19_16_fu_2447_p2               |     |        | lshr_ln19_16 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_14     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_14     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_15       | dexp   | fulldsp   | 17      |
|    add_ln19_31_fu_1702_p2                |     |        | add_ln19_31  | add    | fabric    | 0       |
|    add_ln19_32_fu_1711_p2                |     |        | add_ln19_32  | add    | fabric    | 0       |
|    lshr_ln19_17_fu_2509_p2               |     |        | lshr_ln19_17 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_15     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_15     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_16       | dexp   | fulldsp   | 17      |
|    add_ln19_33_fu_1764_p2                |     |        | add_ln19_33  | add    | fabric    | 0       |
|    add_ln19_34_fu_1773_p2                |     |        | add_ln19_34  | add    | fabric    | 0       |
|    lshr_ln19_18_fu_2571_p2               |     |        | lshr_ln19_18 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_16     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_16     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_17       | dexp   | fulldsp   | 17      |
|    add_ln19_35_fu_1826_p2                |     |        | add_ln19_35  | add    | fabric    | 0       |
|    add_ln19_36_fu_1835_p2                |     |        | add_ln19_36  | add    | fabric    | 0       |
|    lshr_ln19_19_fu_2633_p2               |     |        | lshr_ln19_19 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_17     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_17     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_18       | dexp   | fulldsp   | 17      |
|    add_ln19_37_fu_1912_p2                |     |        | add_ln19_37  | add    | fabric    | 0       |
|    add_ln19_38_fu_1921_p2                |     |        | add_ln19_38  | add    | fabric    | 0       |
|    lshr_ln19_20_fu_2695_p2               |     |        | lshr_ln19_20 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_18     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_18     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_19       | dexp   | fulldsp   | 17      |
|    add_ln19_39_fu_1974_p2                |     |        | add_ln19_39  | add    | fabric    | 0       |
|    add_ln19_40_fu_1983_p2                |     |        | add_ln19_40  | add    | fabric    | 0       |
|    lshr_ln19_21_fu_2757_p2               |     |        | lshr_ln19_21 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_19     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_19     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_20       | dexp   | fulldsp   | 17      |
|    add_ln19_41_fu_2036_p2                |     |        | add_ln19_41  | add    | fabric    | 0       |
|    add_ln19_42_fu_2045_p2                |     |        | add_ln19_42  | add    | fabric    | 0       |
|    lshr_ln19_22_fu_2819_p2               |     |        | lshr_ln19_22 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_20     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_20     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_21       | dexp   | fulldsp   | 17      |
|    add_ln19_43_fu_2098_p2                |     |        | add_ln19_43  | add    | fabric    | 0       |
|    add_ln19_44_fu_2107_p2                |     |        | add_ln19_44  | add    | fabric    | 0       |
|    lshr_ln19_23_fu_2881_p2               |     |        | lshr_ln19_23 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_21     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_21     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_22       | dexp   | fulldsp   | 17      |
|    add_ln19_45_fu_2160_p2                |     |        | add_ln19_45  | add    | fabric    | 0       |
|    add_ln19_46_fu_2169_p2                |     |        | add_ln19_46  | add    | fabric    | 0       |
|    lshr_ln19_24_fu_2943_p2               |     |        | lshr_ln19_24 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_22     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_22     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_23       | dexp   | fulldsp   | 17      |
|    add_ln19_47_fu_2222_p2                |     |        | add_ln19_47  | add    | fabric    | 0       |
|    add_ln19_48_fu_2231_p2                |     |        | add_ln19_48  | add    | fabric    | 0       |
|    lshr_ln19_25_fu_3005_p2               |     |        | lshr_ln19_25 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_23     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_23     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_24       | dexp   | fulldsp   | 17      |
|    add_ln19_49_fu_2284_p2                |     |        | add_ln19_49  | add    | fabric    | 0       |
|    add_ln19_50_fu_2293_p2                |     |        | add_ln19_50  | add    | fabric    | 0       |
|    lshr_ln19_26_fu_3067_p2               |     |        | lshr_ln19_26 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_24     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_24     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_25       | dexp   | fulldsp   | 17      |
|    add_ln19_51_fu_2346_p2                |     |        | add_ln19_51  | add    | fabric    | 0       |
|    add_ln19_52_fu_2355_p2                |     |        | add_ln19_52  | add    | fabric    | 0       |
|    lshr_ln19_27_fu_3129_p2               |     |        | lshr_ln19_27 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_25     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_25     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_26       | dexp   | fulldsp   | 17      |
|    add_ln19_53_fu_2408_p2                |     |        | add_ln19_53  | add    | fabric    | 0       |
|    add_ln19_54_fu_2417_p2                |     |        | add_ln19_54  | add    | fabric    | 0       |
|    lshr_ln19_28_fu_3191_p2               |     |        | lshr_ln19_28 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_26     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_26     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_27       | dexp   | fulldsp   | 17      |
|    add_ln19_55_fu_2470_p2                |     |        | add_ln19_55  | add    | fabric    | 0       |
|    add_ln19_56_fu_2479_p2                |     |        | add_ln19_56  | add    | fabric    | 0       |
|    lshr_ln19_29_fu_3253_p2               |     |        | lshr_ln19_29 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_27     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_27     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_28       | dexp   | fulldsp   | 17      |
|    add_ln19_57_fu_2532_p2                |     |        | add_ln19_57  | add    | fabric    | 0       |
|    add_ln19_58_fu_2541_p2                |     |        | add_ln19_58  | add    | fabric    | 0       |
|    lshr_ln19_30_fu_3315_p2               |     |        | lshr_ln19_30 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_28     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_28     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_29       | dexp   | fulldsp   | 17      |
|    add_ln19_59_fu_2594_p2                |     |        | add_ln19_59  | add    | fabric    | 0       |
|    add_ln19_60_fu_2603_p2                |     |        | add_ln19_60  | add    | fabric    | 0       |
|    lshr_ln19_31_fu_3377_p2               |     |        | lshr_ln19_31 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_29     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_29     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_30       | dexp   | fulldsp   | 17      |
|    add_ln19_61_fu_2656_p2                |     |        | add_ln19_61  | add    | fabric    | 0       |
|    add_ln19_62_fu_2665_p2                |     |        | add_ln19_62  | add    | fabric    | 0       |
|    lshr_ln19_32_fu_3439_p2               |     |        | lshr_ln19_32 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_30     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_30     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_31       | dexp   | fulldsp   | 17      |
|    add_ln19_63_fu_2718_p2                |     |        | add_ln19_63  | add    | fabric    | 0       |
|    add_ln19_64_fu_2727_p2                |     |        | add_ln19_64  | add    | fabric    | 0       |
|    lshr_ln19_33_fu_3501_p2               |     |        | lshr_ln19_33 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_31     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_31     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_32       | dexp   | fulldsp   | 17      |
|    add_ln19_65_fu_2780_p2                |     |        | add_ln19_65  | add    | fabric    | 0       |
|    add_ln19_66_fu_2789_p2                |     |        | add_ln19_66  | add    | fabric    | 0       |
|    lshr_ln19_34_fu_3687_p2               |     |        | lshr_ln19_34 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_32     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_32     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_33       | dexp   | fulldsp   | 17      |
|    add_ln19_67_fu_2842_p2                |     |        | add_ln19_67  | add    | fabric    | 0       |
|    add_ln19_68_fu_2851_p2                |     |        | add_ln19_68  | add    | fabric    | 0       |
|    lshr_ln19_35_fu_3711_p2               |     |        | lshr_ln19_35 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_33     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_33     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_34       | dexp   | fulldsp   | 17      |
|    add_ln19_69_fu_2904_p2                |     |        | add_ln19_69  | add    | fabric    | 0       |
|    add_ln19_70_fu_2913_p2                |     |        | add_ln19_70  | add    | fabric    | 0       |
|    lshr_ln19_36_fu_3735_p2               |     |        | lshr_ln19_36 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_34     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_34     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_35       | dexp   | fulldsp   | 17      |
|    add_ln19_71_fu_2966_p2                |     |        | add_ln19_71  | add    | fabric    | 0       |
|    add_ln19_72_fu_2975_p2                |     |        | add_ln19_72  | add    | fabric    | 0       |
|    lshr_ln19_37_fu_3759_p2               |     |        | lshr_ln19_37 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_35     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_35     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_36       | dexp   | fulldsp   | 17      |
|    add_ln19_73_fu_3028_p2                |     |        | add_ln19_73  | add    | fabric    | 0       |
|    add_ln19_74_fu_3037_p2                |     |        | add_ln19_74  | add    | fabric    | 0       |
|    lshr_ln19_38_fu_3783_p2               |     |        | lshr_ln19_38 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_36     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_36     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_37       | dexp   | fulldsp   | 17      |
|    add_ln19_75_fu_3090_p2                |     |        | add_ln19_75  | add    | fabric    | 0       |
|    add_ln19_76_fu_3099_p2                |     |        | add_ln19_76  | add    | fabric    | 0       |
|    lshr_ln19_39_fu_3807_p2               |     |        | lshr_ln19_39 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_37     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_37     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_38       | dexp   | fulldsp   | 17      |
|    add_ln19_77_fu_3152_p2                |     |        | add_ln19_77  | add    | fabric    | 0       |
|    add_ln19_78_fu_3161_p2                |     |        | add_ln19_78  | add    | fabric    | 0       |
|    lshr_ln19_40_fu_3831_p2               |     |        | lshr_ln19_40 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_38     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_38     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_39       | dexp   | fulldsp   | 17      |
|    add_ln19_79_fu_3214_p2                |     |        | add_ln19_79  | add    | fabric    | 0       |
|    add_ln19_80_fu_3223_p2                |     |        | add_ln19_80  | add    | fabric    | 0       |
|    lshr_ln19_41_fu_3855_p2               |     |        | lshr_ln19_41 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_39     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_39     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_40       | dexp   | fulldsp   | 17      |
|    add_ln19_81_fu_3276_p2                |     |        | add_ln19_81  | add    | fabric    | 0       |
|    add_ln19_82_fu_3285_p2                |     |        | add_ln19_82  | add    | fabric    | 0       |
|    lshr_ln19_42_fu_3879_p2               |     |        | lshr_ln19_42 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_40     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_40     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_41       | dexp   | fulldsp   | 17      |
|    add_ln19_83_fu_3338_p2                |     |        | add_ln19_83  | add    | fabric    | 0       |
|    add_ln19_84_fu_3347_p2                |     |        | add_ln19_84  | add    | fabric    | 0       |
|    lshr_ln19_43_fu_3903_p2               |     |        | lshr_ln19_43 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_41     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_41     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_42       | dexp   | fulldsp   | 17      |
|    add_ln19_85_fu_3400_p2                |     |        | add_ln19_85  | add    | fabric    | 0       |
|    add_ln19_86_fu_3409_p2                |     |        | add_ln19_86  | add    | fabric    | 0       |
|    lshr_ln19_44_fu_3927_p2               |     |        | lshr_ln19_44 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_42     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_42     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_43       | dexp   | fulldsp   | 17      |
|    add_ln19_87_fu_3462_p2                |     |        | add_ln19_87  | add    | fabric    | 0       |
|    add_ln19_88_fu_3471_p2                |     |        | add_ln19_88  | add    | fabric    | 0       |
|    lshr_ln19_45_fu_3951_p2               |     |        | lshr_ln19_45 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | mul15_43     | dmul   | maxdsp    | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_43     | dmul   | maxdsp    | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_44       | dexp   | fulldsp   | 17      |
|    add_ln19_89_fu_3520_p2                |     |        | add_ln19_89  | add    | fabric    | 0       |
|    add_ln19_90_fu_3529_p2                |     |        | add_ln19_90  | add    | fabric    | 0       |
|    lshr_ln19_46_fu_3975_p2               |     |        | lshr_ln19_46 | lshr   | auto_pipe | 0       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_45       | dexp   | fulldsp   | 17      |
|    add_ln19_91_fu_3562_p2                |     |        | add_ln19_91  | add    | fabric    | 0       |
|    add_ln19_92_fu_3571_p2                |     |        | add_ln19_92  | add    | fabric    | 0       |
|    lshr_ln19_47_fu_3999_p2               |     |        | lshr_ln19_47 | lshr   | auto_pipe | 0       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U5     | 3   |        | add17_45     | dadd   | fulldsp   | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_46       | dexp   | fulldsp   | 17      |
|    add_ln19_93_fu_3600_p2                |     |        | add_ln19_93  | add    | fabric    | 0       |
|    add_ln19_94_fu_3609_p2                |     |        | add_ln19_94  | add    | fabric    | 0       |
|    lshr_ln19_48_fu_4023_p2               |     |        | lshr_ln19_48 | lshr   | auto_pipe | 0       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U6     | 3   |        | add17_46     | dadd   | fulldsp   | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_47       | dexp   | fulldsp   | 17      |
|    add_ln19_95_fu_3628_p2                |     |        | add_ln19_95  | add    | fabric    | 0       |
|    add_ln19_96_fu_3637_p2                |     |        | add_ln19_96  | add    | fabric    | 0       |
|    lshr_ln19_49_fu_4047_p2               |     |        | lshr_ln19_49 | lshr   | auto_pipe | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul16_47     | dmul   | maxdsp    | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U7     | 3   |        | add17_47     | dadd   | fulldsp   | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U11   | 26  |        | tmp_48       | dexp   | fulldsp   | 17      |
|    shl_ln19_fu_4071_p2                   |     |        | shl_ln19     | shl    | auto_pipe | 0       |
|    shl_ln19_49_fu_4077_p2                |     |        | shl_ln19_49  | shl    | auto_pipe | 0       |
+------------------------------------------+-----+--------+--------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + GBM             |           |           | 30   | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 30   |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

