Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 00:26:59 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DAC_timing_summary_routed.rpt -pb DAC_timing_summary_routed.pb -rpx DAC_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  145         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (145)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (338)
5. checking no_input_delay (8)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (145)
--------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (338)
--------------------------------------------------
 There are 338 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  380          inf        0.000                      0                  380           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           380 Endpoints
Min Delay           380 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=146, routed)         3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 4.631ns (45.947%)  route 5.448ns (54.053%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDPE                         0.000     0.000 r  S1/seg_sel_reg[1]/C
    SLICE_X84Y145        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  S1/seg_sel_reg[1]/Q
                         net (fo=6, routed)           1.100     1.618    S1/b1/seg_data_OBUF[3]_inst_i_1_0[1]
    SLICE_X84Y148        LUT6 (Prop_lut6_I4_O)        0.124     1.742 r  S1/b1/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.821     2.563    S1/b1/seg_data_OBUF[7]_inst_i_8_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124     2.687 r  S1/b1/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.976     3.664    S1/b1/p_0_in_0[1]
    SLICE_X85Y151        LUT4 (Prop_lut4_I2_O)        0.150     3.814 r  S1/b1/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.550     6.364    seg_data_OBUF[6]
    F5                   OBUF (Prop_obuf_I_O)         3.715    10.078 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.078    seg_data[6]
    F5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.649ns  (logic 4.680ns (48.506%)  route 4.968ns (51.494%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDCE                         0.000     0.000 r  S1/seg_sel_reg[0]/C
    SLICE_X84Y145        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/seg_sel_reg[0]/Q
                         net (fo=6, routed)           1.107     1.625    S1/b1/seg_data_OBUF[3]_inst_i_1_0[0]
    SLICE_X85Y147        LUT6 (Prop_lut6_I2_O)        0.124     1.749 r  S1/b1/seg_data_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           1.021     2.769    S1/b1/seg_data_OBUF[7]_inst_i_9_n_0
    SLICE_X84Y148        LUT6 (Prop_lut6_I5_O)        0.124     2.893 r  S1/b1/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.732     3.626    S1/b1/p_0_in_0[0]
    SLICE_X85Y148        LUT4 (Prop_lut4_I3_O)        0.152     3.778 r  S1/b1/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.109     5.886    seg_data_OBUF[7]
    F1                   OBUF (Prop_obuf_I_O)         3.762     9.649 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.649    seg_data[7]
    F1                                                                r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.443ns (47.391%)  route 4.933ns (52.609%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDCE                         0.000     0.000 r  S1/seg_sel_reg[0]/C
    SLICE_X84Y145        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/seg_sel_reg[0]/Q
                         net (fo=6, routed)           1.107     1.625    S1/b1/seg_data_OBUF[3]_inst_i_1_0[0]
    SLICE_X85Y147        LUT6 (Prop_lut6_I2_O)        0.124     1.749 f  S1/b1/seg_data_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           1.021     2.769    S1/b1/seg_data_OBUF[7]_inst_i_9_n_0
    SLICE_X84Y148        LUT6 (Prop_lut6_I5_O)        0.124     2.893 f  S1/b1/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.727     3.621    S1/b1/p_0_in_0[0]
    SLICE_X85Y148        LUT4 (Prop_lut4_I1_O)        0.124     3.745 r  S1/b1/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.078     5.823    seg_data_OBUF[1]
    J7                   OBUF (Prop_obuf_I_O)         3.553     9.376 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.376    seg_data[1]
    J7                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.243ns  (logic 4.436ns (47.996%)  route 4.807ns (52.004%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDPE                         0.000     0.000 r  S1/seg_sel_reg[1]/C
    SLICE_X84Y145        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  S1/seg_sel_reg[1]/Q
                         net (fo=6, routed)           1.100     1.618    S1/b1/seg_data_OBUF[3]_inst_i_1_0[1]
    SLICE_X84Y148        LUT6 (Prop_lut6_I4_O)        0.124     1.742 r  S1/b1/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.821     2.563    S1/b1/seg_data_OBUF[7]_inst_i_8_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124     2.687 r  S1/b1/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.976     3.664    S1/b1/p_0_in_0[1]
    SLICE_X85Y151        LUT4 (Prop_lut4_I2_O)        0.124     3.788 r  S1/b1/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.909     5.697    seg_data_OBUF[4]
    E4                   OBUF (Prop_obuf_I_O)         3.546     9.243 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.243    seg_data[4]
    E4                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 4.656ns (50.748%)  route 4.519ns (49.252%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDCE                         0.000     0.000 r  S1/seg_sel_reg[0]/C
    SLICE_X84Y145        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/seg_sel_reg[0]/Q
                         net (fo=6, routed)           1.107     1.625    S1/b1/seg_data_OBUF[3]_inst_i_1_0[0]
    SLICE_X85Y147        LUT6 (Prop_lut6_I2_O)        0.124     1.749 f  S1/b1/seg_data_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           1.021     2.769    S1/b1/seg_data_OBUF[7]_inst_i_9_n_0
    SLICE_X84Y148        LUT6 (Prop_lut6_I5_O)        0.124     2.893 f  S1/b1/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.727     3.621    S1/b1/p_0_in_0[0]
    SLICE_X85Y148        LUT4 (Prop_lut4_I2_O)        0.150     3.771 r  S1/b1/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.435    seg_data_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.740     9.175 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.175    seg_data[2]
    J3                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 4.445ns (49.304%)  route 4.570ns (50.696%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDPE                         0.000     0.000 r  S1/seg_sel_reg[1]/C
    SLICE_X84Y145        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  S1/seg_sel_reg[1]/Q
                         net (fo=6, routed)           1.100     1.618    S1/b1/seg_data_OBUF[3]_inst_i_1_0[1]
    SLICE_X84Y148        LUT6 (Prop_lut6_I4_O)        0.124     1.742 f  S1/b1/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.821     2.563    S1/b1/seg_data_OBUF[7]_inst_i_8_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124     2.687 f  S1/b1/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.981     3.669    S1/b1/p_0_in_0[1]
    SLICE_X85Y151        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  S1/b1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.460    seg_data_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.555     9.015 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.015    seg_data[5]
    E2                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.003ns  (logic 4.430ns (49.203%)  route 4.573ns (50.797%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDCE                         0.000     0.000 r  S1/seg_sel_reg[0]/C
    SLICE_X84Y145        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/seg_sel_reg[0]/Q
                         net (fo=6, routed)           1.107     1.625    S1/b1/seg_data_OBUF[3]_inst_i_1_0[0]
    SLICE_X85Y147        LUT6 (Prop_lut6_I2_O)        0.124     1.749 f  S1/b1/seg_data_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           1.021     2.769    S1/b1/seg_data_OBUF[7]_inst_i_9_n_0
    SLICE_X84Y148        LUT6 (Prop_lut6_I5_O)        0.124     2.893 f  S1/b1/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.732     3.626    S1/b1/p_0_in_0[0]
    SLICE_X85Y148        LUT4 (Prop_lut4_I3_O)        0.124     3.750 r  S1/b1/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.713     5.463    seg_data_OBUF[3]
    J1                   OBUF (Prop_obuf_I_O)         3.540     9.003 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.003    seg_data[3]
    J1                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            O1/btn_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 1.648ns (22.805%)  route 5.578ns (77.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.772     4.296    L1/b2/rst_IBUF
    SLICE_X84Y162        LUT1 (Prop_lut1_I0_O)        0.124     4.420 f  L1/b2/FSM_onehot_state[2]_i_2/O
                         net (fo=128, routed)         2.806     7.226    O1/btn_trig_reg[0]_0
    SLICE_X84Y129        FDCE                                         f  O1/btn_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            O1/btn_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 1.648ns (22.805%)  route 5.578ns (77.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.772     4.296    L1/b2/rst_IBUF
    SLICE_X84Y162        LUT1 (Prop_lut1_I0_O)        0.124     4.420 f  L1/b2/FSM_onehot_state[2]_i_2/O
                         net (fo=128, routed)         2.806     7.226    O1/btn_trig_reg[0]_0
    SLICE_X85Y129        FDCE                                         f  O1/btn_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/b1/bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/b1/bcd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.352%)  route 0.131ns (50.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDCE                         0.000     0.000 r  S1/b1/bcd_reg[3]/C
    SLICE_X85Y146        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  S1/b1/bcd_reg[3]/Q
                         net (fo=5, routed)           0.131     0.259    S1/b1/bcd_reg_n_0_[3]
    SLICE_X85Y147        FDCE                                         r  S1/b1/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/b1/bcd_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/b1/bcd_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.887%)  route 0.134ns (51.113%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDCE                         0.000     0.000 r  S1/b1/bcd_reg[4]/C
    SLICE_X85Y146        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  S1/b1/bcd_reg[4]/Q
                         net (fo=5, routed)           0.134     0.262    S1/b1/p_0_in[0]
    SLICE_X85Y147        FDCE                                         r  S1/b1/bcd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/b2/bcd_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L1/b2/bcd_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.862%)  route 0.134ns (51.138%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y164        FDCE                         0.000     0.000 r  L1/b2/bcd_reg[4]/C
    SLICE_X82Y164        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  L1/b2/bcd_reg[4]/Q
                         net (fo=5, routed)           0.134     0.262    L1/b2/bcd_reg_n_0_[4]
    SLICE_X81Y165        FDCE                                         r  L1/b2/bcd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/b2/bcd_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L1/b2/bcd_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDCE                         0.000     0.000 r  L1/b2/bcd_reg[5]/C
    SLICE_X83Y165        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  L1/b2/bcd_reg[5]/Q
                         net (fo=5, routed)           0.128     0.269    L1/b2/bcd_reg_n_0_[5]
    SLICE_X82Y165        FDCE                                         r  L1/b2/bcd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/b2/bcd_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L1/b2/bcd_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.128ns (47.378%)  route 0.142ns (52.622%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y164        FDCE                         0.000     0.000 r  L1/b2/bcd_reg[9]/C
    SLICE_X82Y164        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  L1/b2/bcd_reg[9]/Q
                         net (fo=4, routed)           0.142     0.270    L1/b2/bcd_reg_n_0_[9]
    SLICE_X82Y165        FDCE                                         r  L1/b2/bcd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L1/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.304%)  route 0.090ns (32.696%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y166        FDCE                         0.000     0.000 r  L1/cnt_reg[2]/C
    SLICE_X82Y166        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  L1/cnt_reg[2]/Q
                         net (fo=15, routed)          0.090     0.231    L1/cnt_reg_n_0_[2]
    SLICE_X83Y166        LUT6 (Prop_lut6_I2_O)        0.045     0.276 r  L1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    L1/cnt[4]
    SLICE_X83Y166        FDCE                                         r  L1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X85Y129        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.053     0.181    O1/btn_reg[3]
    SLICE_X85Y129        LUT2 (Prop_lut2_I1_O)        0.099     0.280 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.280    O1/btn_trig[3]_i_1_n_0
    SLICE_X85Y129        FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/b2/bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L1/b2/bcd_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.525%)  route 0.153ns (54.475%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y164        FDCE                         0.000     0.000 r  L1/b2/bcd_reg[2]/C
    SLICE_X82Y164        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  L1/b2/bcd_reg[2]/Q
                         net (fo=5, routed)           0.153     0.281    L1/b2/bcd_reg_n_0_[2]
    SLICE_X83Y164        FDCE                                         r  L1/b2/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X85Y134        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[0]
    SLICE_X85Y134        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[0]_i_1_n_0
    SLICE_X85Y134        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y131        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X83Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[1]
    SLICE_X83Y131        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[1]_i_1_n_0
    SLICE_X83Y131        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------





