$date
  Mon Sep 26 21:19:30 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % f $end
$scope module t0 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * f $end
$var reg 1 + synthesized_wire_0 $end
$var reg 1 , synthesized_wire_1 $end
$var reg 1 - synthesized_wire_2 $end
$var reg 1 . synthesized_wire_3 $end
$var reg 1 / synthesized_wire_4 $end
$var reg 1 0 synthesized_wire_5 $end
$var reg 1 1 synthesized_wire_6 $end
$var reg 1 2 synthesized_wire_7 $end
$var reg 1 3 synthesized_wire_8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
1,
1-
1.
1/
00
01
02
03
#10000000
1!
1&
0+
0-
#20000000
0!
1"
0&
1'
1+
0,
1-
0.
#30000000
0"
1#
1%
0'
1(
1*
1,
1.
0/
10
#40000000
0#
1$
0%
0(
1)
0*
1/
00
#50000000
1!
1&
0+
0-
#60000000
0!
0&
1+
1-
#70000000
1"
1%
1'
1*
0,
0.
12
#80000000
0"
0%
0'
0*
1,
1.
02
#90000000
1#
1%
1(
1*
0/
10
11
13
#100000000
1"
0$
0%
1'
0)
0*
0,
0.
00
01
03
#110000000
1!
0"
1&
0'
0+
1,
0-
1.
#120000000
1"
0#
1'
0(
0,
0.
1/
#130000000
0!
1#
1$
1%
0&
1(
1)
1*
1+
1-
0/
02
13
#140000000
1!
0"
1&
0'
0+
1,
0-
1.
11
03
#150000000
1"
0#
1%
1'
0(
1*
0,
0.
1/
01
12
#160000000
1#
0$
0%
1(
0)
0*
0/
02
#170000000
1$
1)
#180000000
0!
0"
0#
0$
0&
0'
0(
0)
1+
1,
1-
1.
1/
