// Seed: 725624910
module module_0;
  assign id_1 = id_1 - 1'd0;
  assign module_1.id_4 = 0;
endmodule
program module_1 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    output tri id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output logic id_13,
    output wire id_14,
    output uwire id_15,
    input wor id_16,
    input wire id_17,
    input tri0 id_18,
    output tri1 id_19
);
  always id_13 <= id_9 * -1;
  wire id_21;
  wire id_22;
  module_0 modCall_1 ();
endmodule
