

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Wed May 26 18:13:48 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     91|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|    184|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_191_p2                  |     +    |      0|  0|  13|           1|           4|
    |indvar_flatten_next_fu_112_p2  |     +    |      0|  0|  15|           7|           1|
    |r_1_fu_118_p2                  |     +    |      0|  0|  13|           1|           4|
    |tmp_4_fu_185_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_7_fu_174_p2                |     +    |      0|  0|  15|           8|           8|
    |exitcond2_fu_124_p2            |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_106_p2     |   icmp   |      0|  0|   4|           7|           8|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |c_mid2_fu_130_p3               |  select  |      0|  0|   4|           1|           1|
    |tmp_mid2_v_fu_138_p3           |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  91|          39|          46|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_phi_fu_99_p4           |   9|          2|    4|          8|
    |c_reg_95                 |   9|          2|    4|          8|
    |indvar_flatten_reg_73    |   9|          2|    7|         14|
    |r_phi_fu_88_p4           |   9|          2|    4|          8|
    |r_reg_84                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  3|   0|    3|          0|
    |ap_done_reg                                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_200  |  1|   0|    1|          0|
    |c_mid2_reg_209                             |  4|   0|    4|          0|
    |c_reg_95                                   |  4|   0|    4|          0|
    |exitcond_flatten_reg_200                   |  1|   0|    1|          0|
    |indvar_flatten_reg_73                      |  7|   0|    7|          0|
    |r_reg_84                                   |  4|   0|    4|          0|
    |tmp_1_reg_222                              |  3|   0|    3|          0|
    |tmp_4_reg_232                              |  6|   0|    6|          0|
    |tmp_mid2_v_reg_216                         |  4|   0|    4|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 41|   0|   41|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  write_data  | return value |
|buf_r_address0     | out |    6|  ap_memory |     buf_r    |     array    |
|buf_r_ce0          | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_q0           |  in |   16|  ap_memory |     buf_r    |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_6 (3)  [1/1] 1.77ns  loc: dct.c:71
:0  br label %1


 <State 2>: 5.17ns
ST_2: indvar_flatten (5)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r (6)  [1/1] 0.00ns  loc: dct.c:74
:1  %r = phi i4 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_2: c (7)  [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_1, %.reset ]

ST_2: exitcond_flatten (8)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (9)  [1/1] 2.75ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_12 (10)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: r_1 (12)  [1/1] 2.62ns  loc: dct.c:71
.reset:0  %r_1 = add i4 1, %r

ST_2: exitcond2 (15)  [1/1] 3.10ns  loc: dct.c:73
.reset:3  %exitcond2 = icmp eq i4 %c, -8

ST_2: c_mid2 (16)  [1/1] 2.07ns  loc: dct.c:73
.reset:4  %c_mid2 = select i1 %exitcond2, i4 0, i4 %c

ST_2: tmp_mid2_v (17)  [1/1] 2.07ns  loc: dct.c:74
.reset:5  %tmp_mid2_v = select i1 %exitcond2, i4 %r_1, i4 %r

ST_2: tmp_1 (20)  [1/1] 0.00ns  loc: dct.c:74
.reset:8  %tmp_1 = trunc i4 %tmp_mid2_v to i3


 <State 3>: 6.01ns
ST_3: tmp (18)  [1/1] 0.00ns  loc: dct.c:74
.reset:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_mid2_v, i3 0)

ST_3: tmp_1_cast (19)  [1/1] 0.00ns  loc: dct.c:74
.reset:7  %tmp_1_cast = zext i7 %tmp to i8

ST_3: tmp_1_mid2 (21)  [1/1] 0.00ns  loc: dct.c:74
.reset:9  %tmp_1_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)

ST_3: c_cast6 (22)  [1/1] 0.00ns  loc: dct.c:73
.reset:10  %c_cast6 = zext i4 %c_mid2 to i6

ST_3: tmp_3_cast (26)  [1/1] 0.00ns  loc: dct.c:74
.reset:14  %tmp_3_cast = zext i4 %c_mid2 to i8

ST_3: tmp_7 (27)  [1/1] 2.75ns  loc: dct.c:74
.reset:15  %tmp_7 = add i8 %tmp_1_cast, %tmp_3_cast

ST_3: tmp_7_cast (28)  [1/1] 0.00ns  loc: dct.c:74
.reset:16  %tmp_7_cast = zext i8 %tmp_7 to i64

ST_3: buf_addr (29)  [1/1] 0.00ns  loc: dct.c:74
.reset:17  %buf_addr = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_7_cast

ST_3: buf_load (30)  [2/2] 3.25ns  loc: dct.c:74
.reset:18  %buf_load = load i16* %buf_addr, align 2

ST_3: tmp_4 (31)  [1/1] 2.71ns  loc: dct.c:74
.reset:19  %tmp_4 = add i6 %c_cast6, %tmp_1_mid2

ST_3: c_1 (36)  [1/1] 2.62ns  loc: dct.c:73
.reset:24  %c_1 = add i4 1, %c_mid2


 <State 4>: 6.51ns
ST_4: StgValue_29 (13)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_4: empty (14)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: StgValue_31 (23)  [1/1] 0.00ns  loc: dct.c:74
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

ST_4: tmp_6 (24)  [1/1] 0.00ns  loc: dct.c:74
.reset:12  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

ST_4: StgValue_33 (25)  [1/1] 0.00ns  loc: dct.c:75
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: buf_load (30)  [1/2] 3.25ns  loc: dct.c:74
.reset:18  %buf_load = load i16* %buf_addr, align 2

ST_4: tmp_5 (32)  [1/1] 0.00ns  loc: dct.c:74
.reset:20  %tmp_5 = zext i6 %tmp_4 to i64

ST_4: output_addr (33)  [1/1] 0.00ns  loc: dct.c:74
.reset:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5

ST_4: StgValue_37 (34)  [1/1] 3.25ns  loc: dct.c:74
.reset:22  store i16 %buf_load, i16* %output_addr, align 2

ST_4: empty_9 (35)  [1/1] 0.00ns  loc: dct.c:74
.reset:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_6)

ST_4: StgValue_39 (37)  [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_40 (39)  [1/1] 0.00ns  loc: dct.c:76
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6          (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
r                   (phi              ) [ 001000]
c                   (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
StgValue_12         (br               ) [ 000000]
r_1                 (add              ) [ 000000]
exitcond2           (icmp             ) [ 000000]
c_mid2              (select           ) [ 001100]
tmp_mid2_v          (select           ) [ 011110]
tmp_1               (trunc            ) [ 001100]
tmp                 (bitconcatenate   ) [ 000000]
tmp_1_cast          (zext             ) [ 000000]
tmp_1_mid2          (bitconcatenate   ) [ 000000]
c_cast6             (zext             ) [ 000000]
tmp_3_cast          (zext             ) [ 000000]
tmp_7               (add              ) [ 000000]
tmp_7_cast          (zext             ) [ 000000]
buf_addr            (getelementptr    ) [ 001010]
tmp_4               (add              ) [ 001010]
c_1                 (add              ) [ 011010]
StgValue_29         (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
StgValue_31         (specloopname     ) [ 000000]
tmp_6               (specregionbegin  ) [ 000000]
StgValue_33         (specpipeline     ) [ 000000]
buf_load            (load             ) [ 000000]
tmp_5               (zext             ) [ 000000]
output_addr         (getelementptr    ) [ 000000]
StgValue_37         (store            ) [ 000000]
empty_9             (specregionend    ) [ 000000]
StgValue_39         (br               ) [ 011110]
StgValue_40         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="buf_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="StgValue_37_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="73" class="1005" name="indvar_flatten_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="1"/>
<pin id="75" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="indvar_flatten_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="r_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="1"/>
<pin id="86" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="c_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="1"/>
<pin id="97" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="c_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="4" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="exitcond_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_next_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="c_mid2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_mid2_v_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="1"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_1_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_mid2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="1"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_mid2/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="c_cast6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast6/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_3_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_7_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_7_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="c_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="1"/>
<pin id="194" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="exitcond_flatten_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="204" class="1005" name="indvar_flatten_next_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="209" class="1005" name="c_mid2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_mid2_v_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="buf_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="1"/>
<pin id="229" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_4_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="237" class="1005" name="c_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="55" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="77" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="77" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="88" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="99" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="99" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="124" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="118" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="88" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="178"><net_src comp="157" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="189"><net_src comp="168" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="161" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="203"><net_src comp="106" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="112" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="212"><net_src comp="130" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="219"><net_src comp="138" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="225"><net_src comp="146" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="230"><net_src comp="48" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="235"><net_src comp="185" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="240"><net_src comp="191" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 }
 - Input state : 
	Port: write_data : buf_r | {3 4 }
	Port: write_data : output_r | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_12 : 2
		r_1 : 1
		exitcond2 : 1
		c_mid2 : 2
		tmp_mid2_v : 2
		tmp_1 : 3
	State 3
		tmp_1_cast : 1
		tmp_7 : 2
		tmp_7_cast : 3
		buf_addr : 4
		buf_load : 5
		tmp_4 : 1
	State 4
		output_addr : 1
		StgValue_37 : 2
		empty_9 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_112 |    0    |    15   |
|          |         r_1_fu_118         |    0    |    13   |
|    add   |        tmp_7_fu_174        |    0    |    15   |
|          |        tmp_4_fu_185        |    0    |    15   |
|          |         c_1_fu_191         |    0    |    13   |
|----------|----------------------------|---------|---------|
|  select  |        c_mid2_fu_130       |    0    |    4    |
|          |      tmp_mid2_v_fu_138     |    0    |    4    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_106  |    0    |    4    |
|          |      exitcond2_fu_124      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_1_fu_146        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_150         |    0    |    0    |
|          |      tmp_1_mid2_fu_161     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      tmp_1_cast_fu_157     |    0    |    0    |
|          |       c_cast6_fu_168       |    0    |    0    |
|   zext   |      tmp_3_cast_fu_171     |    0    |    0    |
|          |      tmp_7_cast_fu_180     |    0    |    0    |
|          |        tmp_5_fu_196        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    85   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      buf_addr_reg_227     |    6   |
|        c_1_reg_237        |    4   |
|       c_mid2_reg_209      |    4   |
|          c_reg_95         |    4   |
|  exitcond_flatten_reg_200 |    1   |
|indvar_flatten_next_reg_204|    7   |
|   indvar_flatten_reg_73   |    7   |
|          r_reg_84         |    4   |
|       tmp_1_reg_222       |    3   |
|       tmp_4_reg_232       |    6   |
|     tmp_mid2_v_reg_216    |    4   |
+---------------------------+--------+
|           Total           |   50   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   50   |   94   |
+-----------+--------+--------+--------+
