GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      48 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains   735:735:735:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in d1a59f2de6ffc29df983f1ea1c1c9d604  /benchrun/accelsim-ptx/babelstream/sm86_a4000/input-arraysize-10240-numtimes-1/CUDAStream
Extracting PTX file and ptxas options    1: CUDAStream.1.sm_30.ptx -arch=sm_30
ifferent banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 735000000.000000:735000000.000000:735000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136054421769:0.00000000136054421769:0.00000000136054421769:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/babelstream/sm86_a4000/input-arraysize-10240-numtimes-1/CUDAStream
self exe links to: /benchrun/accelsim-ptx/babelstream/sm86_a4000/input-arraysize-10240-numtimes-1/CUDAStream
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/babelstream/sm86_a4000/input-arraysize-10240-numtimes-1/CUDAStream
Running md5sum using "md5sum /benchrun/accelsim-ptx/babelstream/sm86_a4000/input-arraysize-10240-numtimes-1/CUDAStream "
self exe links to: /benchrun/accelsim-ptx/babelstream/sm86_a4000/input-arraysize-10240-numtimes-1/CUDAStream
Extracting specific PTX file named CUDAStream.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55f1ef8104f1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIfEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIfEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIfEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIfEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIfEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIdEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIdEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIdEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIdEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIdEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIdEvPT_PKS0_S3_' : regs=12, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIdEvPT_PKS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z10add_kernelIdEvPKT_S2_PS0_' : regs=10, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIdEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIfEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=4096, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIfEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIfEvPT_PKS0_S3_' : regs=8, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIfEvPT_PKS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z10add_kernelIfEvPKT_S2_PS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIfEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIdEvPKT_S2_PS0_i : hostFun 0x0x55f1ef8104bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55f1ef810491, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55f1ef810463, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIdEvPT_PKS0_ : hostFun 0x0x55f1ef81043d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIdEvPKT_S2_PS0_ : hostFun 0x0x55f1ef81040f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIdEvPKT_PS0_ : hostFun 0x0x55f1ef8103e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55f1ef81039d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIfEvPKT_S2_PS0_i : hostFun 0x0x55f1ef81036b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55f1ef81033d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55f1ef81030f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIfEvPT_PKS0_ : hostFun 0x0x55f1ef8102e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIfEvPKT_S2_PS0_ : hostFun 0x0x55f1ef8102bb, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIfEvPKT_PS0_ : hostFun 0x0x55f1ef810295, fat_cubin_handle = 1
BabelStream
Version: 4.0
Implementation: CUDA
Running kernels 1 times
Precision: double
Array size: 0.1 MB (=0.0 GB)
Total size: 0.2 MB (=0.0 GB)
Using CUDA device GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
Driver: 10010
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca4898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca4890..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f1ef8104f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 6269
gpu_sim_insn = 215040
gpu_ipc =      34.3021
gpu_tot_sim_cycle = 6269
gpu_tot_sim_insn = 215040
gpu_tot_ipc =      34.3021
gpu_tot_issued_cta = 10
gpu_occupancy = 59.9661% 
gpu_tot_occupancy = 59.9661% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2251
partiton_level_parallism_total  =       1.2251
partiton_level_parallism_util =      10.0000
partiton_level_parallism_util_total  =      10.0000
L2_BW  =      28.8138 GB/Sec
L2_BW_total  =      28.8138 GB/Sec
gpu_total_sim_rate=53760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[1]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[2]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[3]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[5]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[6]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7680
	L1D_total_cache_misses = 7680
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11220
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 11220
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 215040
gpgpu_n_tot_w_icount = 6720
gpgpu_n_stall_shd_mem = 5540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4580
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26870	W0_Idle:14220	W0_Scoreboard:2910	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6720
single_issue_nums: WS0:1680	WS1:1680	WS2:1680	WS3:1680	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 307200 {40:7680,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
maxmflatency = 365 
max_icnt2mem_latency = 174 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 300 
avg_icnt2mem_latency = 170 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2130 	5550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2130 	2150 	3400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[1]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[2]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[3]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[4]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[5]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[6]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[7]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[8]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[9]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[10]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[11]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[12]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[13]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[14]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[15]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=29848 n_nop=29848 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29848i bk1: 0a 29848i bk2: 0a 29848i bk3: 0a 29848i bk4: 0a 29848i bk5: 0a 29848i bk6: 0a 29848i bk7: 0a 29848i bk8: 0a 29848i bk9: 0a 29848i bk10: 0a 29848i bk11: 0a 29848i bk12: 0a 29848i bk13: 0a 29848i bk14: 0a 29848i bk15: 0a 29848i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29848 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29848 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29848 
n_nop = 29848 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7680
L2_total_cache_misses = 7680
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7680
icnt_total_pkts_simt_to_mem=7680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7680
Req_Network_cycles = 6269
Req_Network_injected_packets_per_cycle =       1.2251 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =      10.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0383

Reply_Network_injected_packets_num = 7680
Reply_Network_cycles = 6269
Reply_Network_injected_packets_per_cycle =        1.2251
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =      10.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0255
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 53760 (inst/sec)
gpgpu_simulation_rate = 1567 (cycle/sec)
gpgpu_silicon_slowdown = 469049x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f1ef8103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11copy_kernelIdEvPKT_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11copy_kernelIdEvPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 5978
gpu_sim_insn = 143360
gpu_ipc =      23.9813
gpu_tot_sim_cycle = 12247
gpu_tot_sim_insn = 358400
gpu_tot_ipc =      29.2643
gpu_tot_issued_cta = 20
gpu_occupancy = 60.5575% 
gpu_tot_occupancy = 60.2235% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8565
partiton_level_parallism_total  =       1.0452
partiton_level_parallism_util =      10.0000
partiton_level_parallism_util_total  =      10.0000
L2_BW  =      20.1443 GB/Sec
L2_BW_total  =      24.5820 GB/Sec
gpu_total_sim_rate=51200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[1]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[2]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[3]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[5]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[6]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[10]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[11]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[12]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[13]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[14]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[15]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[16]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[17]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[18]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[19]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12800
	L1D_total_cache_misses = 12800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18090
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.114
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3550
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14540
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 358400
gpgpu_n_tot_w_icount = 11200
gpgpu_n_stall_shd_mem = 7800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 81920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6200
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30310	W0_Idle:28630	W0_Scoreboard:19660	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11200
single_issue_nums: WS0:2800	WS1:2800	WS2:2800	WS3:2800	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102400 {40:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 365 
max_icnt2mem_latency = 174 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 297 
avg_icnt2mem_latency = 147 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3940 	8860 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3940 	4710 	4150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12800 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[1]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[2]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[3]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[4]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[5]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[6]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[7]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[8]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[9]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[10]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[11]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[12]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[13]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[14]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[15]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=58310 n_nop=58310 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58310i bk1: 0a 58310i bk2: 0a 58310i bk3: 0a 58310i bk4: 0a 58310i bk5: 0a 58310i bk6: 0a 58310i bk7: 0a 58310i bk8: 0a 58310i bk9: 0a 58310i bk10: 0a 58310i bk11: 0a 58310i bk12: 0a 58310i bk13: 0a 58310i bk14: 0a 58310i bk15: 0a 58310i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58310 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58310 
n_nop = 58310 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 400, Miss = 240, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12800
L2_total_cache_misses = 7680
L2_total_cache_miss_rate = 0.6000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12800
icnt_total_pkts_simt_to_mem=12800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12800
Req_Network_cycles = 12247
Req_Network_injected_packets_per_cycle =       1.0452 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =      10.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0327

Reply_Network_injected_packets_num = 12800
Reply_Network_cycles = 12247
Reply_Network_injected_packets_per_cycle =        1.0452
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =      10.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0218
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 51200 (inst/sec)
gpgpu_simulation_rate = 1749 (cycle/sec)
gpgpu_silicon_slowdown = 420240x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f1ef81043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10mul_kernelIdEvPT_PKS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10mul_kernelIdEvPT_PKS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 6273
gpu_sim_insn = 153600
gpu_ipc =      24.4859
gpu_tot_sim_cycle = 18520
gpu_tot_sim_insn = 512000
gpu_tot_ipc =      27.6458
gpu_tot_issued_cta = 30
gpu_occupancy = 56.0844% 
gpu_tot_occupancy = 58.7264% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8162
partiton_level_parallism_total  =       0.9676
partiton_level_parallism_util =      10.0000
partiton_level_parallism_util_total  =      10.0000
L2_BW  =      19.1969 GB/Sec
L2_BW_total  =      22.7580 GB/Sec
gpu_total_sim_rate=51200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[1]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[2]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[3]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[5]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[6]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[10]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[11]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[12]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[13]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[14]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[15]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[16]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[17]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[18]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[19]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[20]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[21]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[22]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[23]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[24]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[25]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[26]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[27]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[28]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[29]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 17920
	L1D_total_cache_misses = 17920
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 23320
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.146
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7100
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16220
ctas_completed 30, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 512000
gpgpu_n_tot_w_icount = 16000
gpgpu_n_stall_shd_mem = 9550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 12800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 51200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 102400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7310
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2240
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43800	W0_Idle:39730	W0_Scoreboard:41150	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16000
single_issue_nums: WS0:4000	WS1:4000	WS2:4000	WS3:4000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 512000 {40:12800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 204800 {40:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 102400 {8:12800,}
maxmflatency = 365 
max_icnt2mem_latency = 174 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 291 
avg_icnt2mem_latency = 106 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6710 	11210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6670 	6360 	4890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[1]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[2]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[3]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[4]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[5]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[6]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[7]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[8]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[9]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[10]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[11]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[12]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[13]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[14]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[15]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=88177 n_nop=88177 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88177i bk1: 0a 88177i bk2: 0a 88177i bk3: 0a 88177i bk4: 0a 88177i bk5: 0a 88177i bk6: 0a 88177i bk7: 0a 88177i bk8: 0a 88177i bk9: 0a 88177i bk10: 0a 88177i bk11: 0a 88177i bk12: 0a 88177i bk13: 0a 88177i bk14: 0a 88177i bk15: 0a 88177i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88177 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88177 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88177 
n_nop = 88177 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 560, Miss = 240, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17920
L2_total_cache_misses = 7680
L2_total_cache_miss_rate = 0.4286
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17920
icnt_total_pkts_simt_to_mem=17920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17920
Req_Network_cycles = 18520
Req_Network_injected_packets_per_cycle =       0.9676 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =      10.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0302

Reply_Network_injected_packets_num = 17920
Reply_Network_cycles = 18520
Reply_Network_injected_packets_per_cycle =        0.9676
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =      10.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0202
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 51200 (inst/sec)
gpgpu_simulation_rate = 1852 (cycle/sec)
gpgpu_silicon_slowdown = 396868x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca4898..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f1ef81040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 6490
gpu_sim_insn = 194560
gpu_ipc =      29.9784
gpu_tot_sim_cycle = 25010
gpu_tot_sim_insn = 706560
gpu_tot_ipc =      28.2511
gpu_tot_issued_cta = 40
gpu_occupancy = 55.4043% 
gpu_tot_occupancy = 57.7382% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1834
partiton_level_parallism_total  =       1.0236
partiton_level_parallism_util =      10.0000
partiton_level_parallism_util_total  =      10.0000
L2_BW  =      27.8326 GB/Sec
L2_BW_total  =      24.0749 GB/Sec
gpu_total_sim_rate=54350

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[1]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[2]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[3]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[5]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[6]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[10]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[11]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[12]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[13]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[14]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[15]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[16]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[17]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[18]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[19]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[20]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[21]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[22]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[23]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[24]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[25]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[26]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[27]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[28]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[29]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[30]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[31]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[32]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[33]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[34]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[35]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[36]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[37]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[38]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[39]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 25600
	L1D_total_cache_misses = 25600
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 31970
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.205
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15360

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 14730
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17240
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 706560
gpgpu_n_tot_w_icount = 22080
gpgpu_n_stall_shd_mem = 13930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 15360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 133120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10730
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62420	W0_Idle:51260	W0_Scoreboard:64480	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22080
single_issue_nums: WS0:5520	WS1:5520	WS2:5520	WS3:5520	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 614400 {40:15360,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122880 {8:15360,}
maxmflatency = 365 
max_icnt2mem_latency = 174 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 290 
avg_icnt2mem_latency = 104 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10400 	15200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	10290 	8470 	6840 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[1]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[2]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[3]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[4]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[5]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[6]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[7]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[8]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[9]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[10]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[11]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[12]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[13]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[14]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
dram[15]:        365       365       365       365       365       365       365       365         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119077 n_nop=119077 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 119077i bk1: 0a 119077i bk2: 0a 119077i bk3: 0a 119077i bk4: 0a 119077i bk5: 0a 119077i bk6: 0a 119077i bk7: 0a 119077i bk8: 0a 119077i bk9: 0a 119077i bk10: 0a 119077i bk11: 0a 119077i bk12: 0a 119077i bk13: 0a 119077i bk14: 0a 119077i bk15: 0a 119077i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 119077 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 119077 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 119077 
n_nop = 119077 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 800, Miss = 240, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 25600
L2_total_cache_misses = 7680
L2_total_cache_miss_rate = 0.3000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15360
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25600
icnt_total_pkts_simt_to_mem=25600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 25600
Req_Network_cycles = 25010
Req_Network_injected_packets_per_cycle =       1.0236 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =      10.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0320

Reply_Network_injected_packets_num = 25600
Reply_Network_cycles = 25010
Reply_Network_injected_packets_per_cycle =        1.0236
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =      10.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0213
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 54350 (inst/sec)
gpgpu_simulation_rate = 1923 (cycle/sec)
gpgpu_silicon_slowdown = 382215x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca48a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca4898..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f1ef810463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'.
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 6557
gpu_sim_insn = 194560
gpu_ipc =      29.6721
gpu_tot_sim_cycle = 31567
gpu_tot_sim_insn = 901120
gpu_tot_ipc =      28.5463
gpu_tot_issued_cta = 50
gpu_occupancy = 55.1323% 
gpu_tot_occupancy = 57.1305% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1713
partiton_level_parallism_total  =       1.0543
partiton_level_parallism_util =       6.9127
partiton_level_parallism_util_total  =       9.0656
L2_BW  =      27.5482 GB/Sec
L2_BW_total  =      24.7963 GB/Sec
gpu_total_sim_rate=56320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1936
	L1D_cache_core[1]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1960
	L1D_cache_core[2]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[3]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[5]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[6]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[10]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[11]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[12]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[13]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[14]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[15]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[16]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[17]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[18]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[19]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[20]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[21]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[22]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[23]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[24]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[25]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[26]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[27]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[28]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[29]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[30]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[31]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[32]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[33]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[34]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[35]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[36]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[37]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[38]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[39]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[40]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 808
	L1D_cache_core[41]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[42]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 766
	L1D_cache_core[43]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[44]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 811
	L1D_cache_core[45]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[46]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[47]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_total_cache_accesses = 33280
	L1D_total_cache_misses = 33280
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 40027
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.235
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17920

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22206
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17821
ctas_completed 50, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 901120
gpgpu_n_tot_w_icount = 28160
gpgpu_n_stall_shd_mem = 18342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15360
gpgpu_n_mem_write_global = 17920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 71680
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 163840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14182
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80467	W0_Idle:63129	W0_Scoreboard:89364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28160
single_issue_nums: WS0:7040	WS1:7040	WS2:7040	WS3:7040	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 122880 {8:15360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 716800 {40:17920,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 614400 {40:15360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143360 {8:17920,}
maxmflatency = 491 
max_icnt2mem_latency = 178 
maxmrqlatency = 0 
max_icnt2sh_latency = 132 
averagemflatency = 290 
avg_icnt2mem_latency = 93 
avg_icnt2sh_latency = 7 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13044 	20236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14054 	10082 	9144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27753 	754 	976 	1268 	1568 	953 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        365       365       428       430       442       439       440       440         0         0         0         0         0         0         0         0
dram[1]:        365       365       397       424       420       401       425       427         0         0         0         0         0         0         0         0
dram[2]:        365       365       406       406       415       411       414       414         0         0         0         0         0         0         0         0
dram[3]:        365       365       454       443       440       448       458       456         0         0         0         0         0         0         0         0
dram[4]:        365       365       447       441       445       450       452       451         0         0         0         0         0         0         0         0
dram[5]:        365       365       406       407       413       402       416       408         0         0         0         0         0         0         0         0
dram[6]:        365       365       485       487       491       488       483       484         0         0         0         0         0         0         0         0
dram[7]:        365       365       404       404       402       404       403       404         0         0         0         0         0         0         0         0
dram[8]:        365       365       408       409       406       408       412       414         0         0         0         0         0         0         0         0
dram[9]:        365       365       409       415       410       413       409       389         0         0         0         0         0         0         0         0
dram[10]:        365       365       439       446       448       454       453       449         0         0         0         0         0         0         0         0
dram[11]:        365       365       413       414       415       416       400       421         0         0         0         0         0         0         0         0
dram[12]:        365       365       436       431       422       427       426       434         0         0         0         0         0         0         0         0
dram[13]:        365       365       403       405       412       410       407       412         0         0         0         0         0         0         0         0
dram[14]:        365       365       455       451       448       450       444       449         0         0         0         0         0         0         0         0
dram[15]:        365       365       424       419       425       422       420       425         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=150297 n_nop=150297 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 150297i bk1: 0a 150297i bk2: 0a 150297i bk3: 0a 150297i bk4: 0a 150297i bk5: 0a 150297i bk6: 0a 150297i bk7: 0a 150297i bk8: 0a 150297i bk9: 0a 150297i bk10: 0a 150297i bk11: 0a 150297i bk12: 0a 150297i bk13: 0a 150297i bk14: 0a 150297i bk15: 0a 150297i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 150297 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 150297 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 150297 
n_nop = 150297 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1040, Miss = 240, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 33280
L2_total_cache_misses = 7680
L2_total_cache_miss_rate = 0.2308
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17920
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33280
icnt_total_pkts_simt_to_mem=33280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33280
Req_Network_cycles = 31567
Req_Network_injected_packets_per_cycle =       1.0543 
Req_Network_conflicts_per_cycle =       0.0206
Req_Network_conflicts_per_cycle_util =       0.1771
Req_Bank_Level_Parallism =       9.0656
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0035
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0329

Reply_Network_injected_packets_num = 33280
Reply_Network_cycles = 31567
Reply_Network_injected_packets_per_cycle =        1.0543
Reply_Network_conflicts_per_cycle =        0.4336
Reply_Network_conflicts_per_cycle_util =       3.6957
Reply_Bank_Level_Parallism =       8.9849
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1828
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0220
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 56320 (inst/sec)
gpgpu_simulation_rate = 1972 (cycle/sec)
gpgpu_silicon_slowdown = 372718x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca4888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca4880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4eca4878..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4eca4874..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f1ef8104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x880 (CUDAStream.1.sm_30.ptx:489) @%p1 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (CUDAStream.1.sm_30.ptx:511) shr.u32 %r24, %r2, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f0 (CUDAStream.1.sm_30.ptx:506) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (CUDAStream.1.sm_30.ptx:508) st.shared.f64 [%r5], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x910 (CUDAStream.1.sm_30.ptx:513) @%p3 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x938 (CUDAStream.1.sm_30.ptx:520) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (CUDAStream.1.sm_30.ptx:532) shr.u32 %r21, %r10, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9a0 (CUDAStream.1.sm_30.ptx:536) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9b0 (CUDAStream.1.sm_30.ptx:540) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (CUDAStream.1.sm_30.ptx:549) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 22923
gpu_sim_insn = 33424640
gpu_ipc =    1458.1268
gpu_tot_sim_cycle = 54490
gpu_tot_sim_insn = 34325760
gpu_tot_ipc =     629.9460
gpu_tot_issued_cta = 306
gpu_occupancy = 58.3683% 
gpu_tot_occupancy = 58.2722% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2345
partiton_level_parallism_total  =       0.7094
partiton_level_parallism_util =       7.3443
partiton_level_parallism_util_total  =       8.7795
L2_BW  =       5.5160 GB/Sec
L2_BW_total  =      16.6854 GB/Sec
gpu_total_sim_rate=346724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1541, Miss = 1541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1936
	L1D_cache_core[1]: Access = 1542, Miss = 1542, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1960
	L1D_cache_core[2]: Access = 1285, Miss = 1285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1861
	L1D_cache_core[3]: Access = 1285, Miss = 1285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1861
	L1D_cache_core[4]: Access = 1285, Miss = 1285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1861
	L1D_cache_core[5]: Access = 1285, Miss = 1285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1861
	L1D_cache_core[6]: Access = 1285, Miss = 1285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1861
	L1D_cache_core[7]: Access = 1285, Miss = 1285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1861
	L1D_cache_core[8]: Access = 1285, Miss = 1285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1861
	L1D_cache_core[9]: Access = 1285, Miss = 1285, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1861
	L1D_cache_core[10]: Access = 1029, Miss = 1029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1404
	L1D_cache_core[11]: Access = 1029, Miss = 1029, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1404
	L1D_cache_core[12]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[13]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[14]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[15]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[16]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[17]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[18]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[19]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[20]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[21]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[22]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[23]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[24]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[25]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[26]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[27]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[28]: Access = 518, Miss = 518, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[29]: Access = 517, Miss = 517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[30]: Access = 774, Miss = 774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[31]: Access = 774, Miss = 774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[32]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[33]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[34]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[35]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[36]: Access = 774, Miss = 774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[37]: Access = 774, Miss = 774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[38]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[39]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[40]: Access = 774, Miss = 774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 808
	L1D_cache_core[41]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 809
	L1D_cache_core[42]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 766
	L1D_cache_core[43]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[44]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 811
	L1D_cache_core[45]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 787
	L1D_cache_core[46]: Access = 773, Miss = 773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[47]: Access = 774, Miss = 774, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 793
	L1D_total_cache_accesses = 38656
	L1D_total_cache_misses = 38656
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 47373
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18176

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29552
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 17821
ctas_completed 306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1075, 810, 770, 770, 730, 730, 730, 730, 690, 690, 690, 690, 690, 690, 690, 690, 650, 650, 650, 650, 650, 650, 650, 650, 650, 650, 650, 650, 650, 650, 650, 650, 
gpgpu_n_tot_thrd_icount = 35436544
gpgpu_n_tot_w_icount = 1107392
gpgpu_n_stall_shd_mem = 54696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20480
gpgpu_n_mem_write_global = 18176
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 71936
gpgpu_n_shmem_insn = 1058304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1212416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32320
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17576
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:380346	W0_Idle:983022	W0_Scoreboard:890308	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095872
single_issue_nums: WS0:288048	WS1:274480	WS2:272432	WS3:272432	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 163840 {8:20480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 727040 {40:18176,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 819200 {40:20480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145408 {8:18176,}
maxmflatency = 491 
max_icnt2mem_latency = 178 
maxmrqlatency = 0 
max_icnt2sh_latency = 132 
averagemflatency = 292 
avg_icnt2mem_latency = 95 
avg_icnt2sh_latency = 8 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14388 	24268 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	15865 	11619 	11172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29154 	2011 	2303 	2000 	2125 	1055 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        404       406       428       430       442       439       440       440         0         0         0         0         0         0         0         0
dram[1]:        413       424       423       426       436       427       425       427         0         0         0         0         0         0         0         0
dram[2]:        421       423       421       419       420       412       414       414         0         0         0         0         0         0         0         0
dram[3]:        436       442       460       449       449       466       458       456         0         0         0         0         0         0         0         0
dram[4]:        383       385       447       441       445       450       452       451         0         0         0         0         0         0         0         0
dram[5]:        413       418       406       411       413       408       416       408         0         0         0         0         0         0         0         0
dram[6]:        375       375       485       487       491       488       483       484         0         0         0         0         0         0         0         0
dram[7]:        398       404       404       404       402       404       403       404         0         0         0         0         0         0         0         0
dram[8]:        380       380       408       409       406       408       412       414         0         0         0         0         0         0         0         0
dram[9]:        415       406       415       415       410       413       409       389         0         0         0         0         0         0         0         0
dram[10]:        382       386       439       446       448       454       453       449         0         0         0         0         0         0         0         0
dram[11]:        400       408       413       414       415       416       400       421         0         0         0         0         0         0         0         0
dram[12]:        398       385       436       431       422       427       426       434         0         0         0         0         0         0         0         0
dram[13]:        434       437       434       437       424       424       407       412         0         0         0         0         0         0         0         0
dram[14]:        374       376       455       451       448       450       444       449         0         0         0         0         0         0         0         0
dram[15]:        413       419       424       419       425       422       420       425         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=259450 n_nop=259450 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 259450i bk1: 0a 259450i bk2: 0a 259450i bk3: 0a 259450i bk4: 0a 259450i bk5: 0a 259450i bk6: 0a 259450i bk7: 0a 259450i bk8: 0a 259450i bk9: 0a 259450i bk10: 0a 259450i bk11: 0a 259450i bk12: 0a 259450i bk13: 0a 259450i bk14: 0a 259450i bk15: 0a 259450i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 259450 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 259450 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 259450 
n_nop = 259450 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1216, Miss = 244, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1200, Miss = 240, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 38656
L2_total_cache_misses = 7744
L2_total_cache_miss_rate = 0.2003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18176
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=38656
icnt_total_pkts_simt_to_mem=38656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 38656
Req_Network_cycles = 54490
Req_Network_injected_packets_per_cycle =       0.7094 
Req_Network_conflicts_per_cycle =       0.0181
Req_Network_conflicts_per_cycle_util =       0.2235
Req_Bank_Level_Parallism =       8.7795
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0222

Reply_Network_injected_packets_num = 38656
Reply_Network_cycles = 54490
Reply_Network_injected_packets_per_cycle =        0.7094
Reply_Network_conflicts_per_cycle =        0.4177
Reply_Network_conflicts_per_cycle_util =       5.0890
Reply_Bank_Level_Parallism =       8.6421
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1417
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0148
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 39 sec (99 sec)
gpgpu_simulation_rate = 346724 (inst/sec)
gpgpu_simulation_rate = 550 (cycle/sec)
gpgpu_silicon_slowdown = 1336363x
Function    MBytes/sec  Min (sec)   Max         Average     
Copy        0.063       2.60561     2.60561     2.60561     
Mul         0.053       3.10618     3.10618     3.10618     
Add         0.077       3.20561     3.20561     3.20561     
Triad       0.079       3.10571     3.10571     3.10571     
Dot         0.002       82.87461    82.87461    82.87461    
GPGPU-Sim: *** exit detected ***
