Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun 19 23:03:34 2020
| Host         : mo-B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_writeBinary_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_writeBinary_0_0 (xilinx.com:hls:writeBinary:1.0) from (Rev. 2006192111) to (Rev. 2006192302)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun 19 21:13:47 2020
| Host         : mo-B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_writeBinary_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_writeBinary_0_0 (xilinx.com:hls:writeBinary:1.0) from (Rev. 2006191907) to (Rev. 2006192111)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_writeBinary_0_0'. These changes may impact your design.


-Upgraded port 's_axi_S_AXI_BUNDLE_ARADDR' width 6 differs from original width 5

-Upgraded port 's_axi_S_AXI_BUNDLE_AWADDR' width 6 differs from original width 5


