Time resolution is 1 ps
$finish called at time : 650 ns : File "/home/ramdas/Vidyaleap/SystemVerilog/Basic_sv/Basic_sv.srcs/sim_1/new/tb_full_adder.sv" Line 18
