// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// s_axilite
// 0x000 : reserved
// 0x004 : reserved
// 0x008 : reserved
// 0x00c : reserved
// 0x010 : Data signal of SocketTable_0_theirIP_V
//         bit 31~0 - SocketTable_0_theirIP_V[31:0] (Read/Write)
// 0x014 : reserved
// 0x018 : Data signal of SocketTable_1_theirIP_V
//         bit 31~0 - SocketTable_1_theirIP_V[31:0] (Read/Write)
// 0x01c : reserved
// 0x020 : Data signal of SocketTable_2_theirIP_V
//         bit 31~0 - SocketTable_2_theirIP_V[31:0] (Read/Write)
// 0x024 : reserved
// 0x028 : Data signal of SocketTable_3_theirIP_V
//         bit 31~0 - SocketTable_3_theirIP_V[31:0] (Read/Write)
// 0x02c : reserved
// 0x030 : Data signal of SocketTable_4_theirIP_V
//         bit 31~0 - SocketTable_4_theirIP_V[31:0] (Read/Write)
// 0x034 : reserved
// 0x038 : Data signal of SocketTable_5_theirIP_V
//         bit 31~0 - SocketTable_5_theirIP_V[31:0] (Read/Write)
// 0x03c : reserved
// 0x040 : Data signal of SocketTable_6_theirIP_V
//         bit 31~0 - SocketTable_6_theirIP_V[31:0] (Read/Write)
// 0x044 : reserved
// 0x048 : Data signal of SocketTable_7_theirIP_V
//         bit 31~0 - SocketTable_7_theirIP_V[31:0] (Read/Write)
// 0x04c : reserved
// 0x050 : Data signal of SocketTable_8_theirIP_V
//         bit 31~0 - SocketTable_8_theirIP_V[31:0] (Read/Write)
// 0x054 : reserved
// 0x058 : Data signal of SocketTable_9_theirIP_V
//         bit 31~0 - SocketTable_9_theirIP_V[31:0] (Read/Write)
// 0x05c : reserved
// 0x060 : Data signal of SocketTable_10_theirIP_V
//         bit 31~0 - SocketTable_10_theirIP_V[31:0] (Read/Write)
// 0x064 : reserved
// 0x068 : Data signal of SocketTable_11_theirIP_V
//         bit 31~0 - SocketTable_11_theirIP_V[31:0] (Read/Write)
// 0x06c : reserved
// 0x070 : Data signal of SocketTable_12_theirIP_V
//         bit 31~0 - SocketTable_12_theirIP_V[31:0] (Read/Write)
// 0x074 : reserved
// 0x078 : Data signal of SocketTable_13_theirIP_V
//         bit 31~0 - SocketTable_13_theirIP_V[31:0] (Read/Write)
// 0x07c : reserved
// 0x080 : Data signal of SocketTable_14_theirIP_V
//         bit 31~0 - SocketTable_14_theirIP_V[31:0] (Read/Write)
// 0x084 : reserved
// 0x088 : Data signal of SocketTable_15_theirIP_V
//         bit 31~0 - SocketTable_15_theirIP_V[31:0] (Read/Write)
// 0x08c : reserved
// 0x090 : Data signal of SocketTable_0_theirPort_V
//         bit 15~0 - SocketTable_0_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x094 : reserved
// 0x098 : Data signal of SocketTable_1_theirPort_V
//         bit 15~0 - SocketTable_1_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x09c : reserved
// 0x0a0 : Data signal of SocketTable_2_theirPort_V
//         bit 15~0 - SocketTable_2_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0a4 : reserved
// 0x0a8 : Data signal of SocketTable_3_theirPort_V
//         bit 15~0 - SocketTable_3_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0ac : reserved
// 0x0b0 : Data signal of SocketTable_4_theirPort_V
//         bit 15~0 - SocketTable_4_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0b4 : reserved
// 0x0b8 : Data signal of SocketTable_5_theirPort_V
//         bit 15~0 - SocketTable_5_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0bc : reserved
// 0x0c0 : Data signal of SocketTable_6_theirPort_V
//         bit 15~0 - SocketTable_6_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0c4 : reserved
// 0x0c8 : Data signal of SocketTable_7_theirPort_V
//         bit 15~0 - SocketTable_7_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0cc : reserved
// 0x0d0 : Data signal of SocketTable_8_theirPort_V
//         bit 15~0 - SocketTable_8_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0d4 : reserved
// 0x0d8 : Data signal of SocketTable_9_theirPort_V
//         bit 15~0 - SocketTable_9_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0dc : reserved
// 0x0e0 : Data signal of SocketTable_10_theirPort_V
//         bit 15~0 - SocketTable_10_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0e4 : reserved
// 0x0e8 : Data signal of SocketTable_11_theirPort_V
//         bit 15~0 - SocketTable_11_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0ec : reserved
// 0x0f0 : Data signal of SocketTable_12_theirPort_V
//         bit 15~0 - SocketTable_12_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0f4 : reserved
// 0x0f8 : Data signal of SocketTable_13_theirPort_V
//         bit 15~0 - SocketTable_13_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x0fc : reserved
// 0x100 : Data signal of SocketTable_14_theirPort_V
//         bit 15~0 - SocketTable_14_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x104 : reserved
// 0x108 : Data signal of SocketTable_15_theirPort_V
//         bit 15~0 - SocketTable_15_theirPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x10c : reserved
// 0x110 : Data signal of SocketTable_0_myPort_V
//         bit 15~0 - SocketTable_0_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x114 : reserved
// 0x118 : Data signal of SocketTable_1_myPort_V
//         bit 15~0 - SocketTable_1_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x11c : reserved
// 0x120 : Data signal of SocketTable_2_myPort_V
//         bit 15~0 - SocketTable_2_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x124 : reserved
// 0x128 : Data signal of SocketTable_3_myPort_V
//         bit 15~0 - SocketTable_3_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x12c : reserved
// 0x130 : Data signal of SocketTable_4_myPort_V
//         bit 15~0 - SocketTable_4_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x134 : reserved
// 0x138 : Data signal of SocketTable_5_myPort_V
//         bit 15~0 - SocketTable_5_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x13c : reserved
// 0x140 : Data signal of SocketTable_6_myPort_V
//         bit 15~0 - SocketTable_6_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x144 : reserved
// 0x148 : Data signal of SocketTable_7_myPort_V
//         bit 15~0 - SocketTable_7_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x14c : reserved
// 0x150 : Data signal of SocketTable_8_myPort_V
//         bit 15~0 - SocketTable_8_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x154 : reserved
// 0x158 : Data signal of SocketTable_9_myPort_V
//         bit 15~0 - SocketTable_9_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x15c : reserved
// 0x160 : Data signal of SocketTable_10_myPort_V
//         bit 15~0 - SocketTable_10_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x164 : reserved
// 0x168 : Data signal of SocketTable_11_myPort_V
//         bit 15~0 - SocketTable_11_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x16c : reserved
// 0x170 : Data signal of SocketTable_12_myPort_V
//         bit 15~0 - SocketTable_12_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x174 : reserved
// 0x178 : Data signal of SocketTable_13_myPort_V
//         bit 15~0 - SocketTable_13_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x17c : reserved
// 0x180 : Data signal of SocketTable_14_myPort_V
//         bit 15~0 - SocketTable_14_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x184 : reserved
// 0x188 : Data signal of SocketTable_15_myPort_V
//         bit 15~0 - SocketTable_15_myPort_V[15:0] (Read/Write)
//         others   - reserved
// 0x18c : reserved
// 0x190 : Data signal of SocketTable_0_valid_V
//         bit 0  - SocketTable_0_valid_V[0] (Read/Write)
//         others - reserved
// 0x194 : reserved
// 0x198 : Data signal of SocketTable_1_valid_V
//         bit 0  - SocketTable_1_valid_V[0] (Read/Write)
//         others - reserved
// 0x19c : reserved
// 0x1a0 : Data signal of SocketTable_2_valid_V
//         bit 0  - SocketTable_2_valid_V[0] (Read/Write)
//         others - reserved
// 0x1a4 : reserved
// 0x1a8 : Data signal of SocketTable_3_valid_V
//         bit 0  - SocketTable_3_valid_V[0] (Read/Write)
//         others - reserved
// 0x1ac : reserved
// 0x1b0 : Data signal of SocketTable_4_valid_V
//         bit 0  - SocketTable_4_valid_V[0] (Read/Write)
//         others - reserved
// 0x1b4 : reserved
// 0x1b8 : Data signal of SocketTable_5_valid_V
//         bit 0  - SocketTable_5_valid_V[0] (Read/Write)
//         others - reserved
// 0x1bc : reserved
// 0x1c0 : Data signal of SocketTable_6_valid_V
//         bit 0  - SocketTable_6_valid_V[0] (Read/Write)
//         others - reserved
// 0x1c4 : reserved
// 0x1c8 : Data signal of SocketTable_7_valid_V
//         bit 0  - SocketTable_7_valid_V[0] (Read/Write)
//         others - reserved
// 0x1cc : reserved
// 0x1d0 : Data signal of SocketTable_8_valid_V
//         bit 0  - SocketTable_8_valid_V[0] (Read/Write)
//         others - reserved
// 0x1d4 : reserved
// 0x1d8 : Data signal of SocketTable_9_valid_V
//         bit 0  - SocketTable_9_valid_V[0] (Read/Write)
//         others - reserved
// 0x1dc : reserved
// 0x1e0 : Data signal of SocketTable_10_valid_V
//         bit 0  - SocketTable_10_valid_V[0] (Read/Write)
//         others - reserved
// 0x1e4 : reserved
// 0x1e8 : Data signal of SocketTable_11_valid_V
//         bit 0  - SocketTable_11_valid_V[0] (Read/Write)
//         others - reserved
// 0x1ec : reserved
// 0x1f0 : Data signal of SocketTable_12_valid_V
//         bit 0  - SocketTable_12_valid_V[0] (Read/Write)
//         others - reserved
// 0x1f4 : reserved
// 0x1f8 : Data signal of SocketTable_13_valid_V
//         bit 0  - SocketTable_13_valid_V[0] (Read/Write)
//         others - reserved
// 0x1fc : reserved
// 0x200 : Data signal of SocketTable_14_valid_V
//         bit 0  - SocketTable_14_valid_V[0] (Read/Write)
//         others - reserved
// 0x204 : reserved
// 0x208 : Data signal of SocketTable_15_valid_V
//         bit 0  - SocketTable_15_valid_V[0] (Read/Write)
//         others - reserved
// 0x20c : reserved
// 0x210 : Data signal of numberSockets_V
//         bit 15~0 - numberSockets_V[15:0] (Read)
//         others   - reserved
// 0x214 : Control signal of numberSockets_V
//         bit 0  - numberSockets_V_ap_vld (Read/COR)
//         others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_0_THEIRIP_V_DATA    0x010
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_0_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_1_THEIRIP_V_DATA    0x018
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_1_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_2_THEIRIP_V_DATA    0x020
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_2_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_3_THEIRIP_V_DATA    0x028
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_3_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_4_THEIRIP_V_DATA    0x030
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_4_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_5_THEIRIP_V_DATA    0x038
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_5_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_6_THEIRIP_V_DATA    0x040
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_6_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_7_THEIRIP_V_DATA    0x048
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_7_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_8_THEIRIP_V_DATA    0x050
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_8_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_9_THEIRIP_V_DATA    0x058
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_9_THEIRIP_V_DATA    32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_10_THEIRIP_V_DATA   0x060
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_10_THEIRIP_V_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_11_THEIRIP_V_DATA   0x068
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_11_THEIRIP_V_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_12_THEIRIP_V_DATA   0x070
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_12_THEIRIP_V_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_13_THEIRIP_V_DATA   0x078
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_13_THEIRIP_V_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_14_THEIRIP_V_DATA   0x080
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_14_THEIRIP_V_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_15_THEIRIP_V_DATA   0x088
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_15_THEIRIP_V_DATA   32
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_0_THEIRPORT_V_DATA  0x090
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_0_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_1_THEIRPORT_V_DATA  0x098
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_1_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_2_THEIRPORT_V_DATA  0x0a0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_2_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_3_THEIRPORT_V_DATA  0x0a8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_3_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_4_THEIRPORT_V_DATA  0x0b0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_4_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_5_THEIRPORT_V_DATA  0x0b8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_5_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_6_THEIRPORT_V_DATA  0x0c0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_6_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_7_THEIRPORT_V_DATA  0x0c8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_7_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_8_THEIRPORT_V_DATA  0x0d0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_8_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_9_THEIRPORT_V_DATA  0x0d8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_9_THEIRPORT_V_DATA  16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_10_THEIRPORT_V_DATA 0x0e0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_10_THEIRPORT_V_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_11_THEIRPORT_V_DATA 0x0e8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_11_THEIRPORT_V_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_12_THEIRPORT_V_DATA 0x0f0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_12_THEIRPORT_V_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_13_THEIRPORT_V_DATA 0x0f8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_13_THEIRPORT_V_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_14_THEIRPORT_V_DATA 0x100
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_14_THEIRPORT_V_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_15_THEIRPORT_V_DATA 0x108
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_15_THEIRPORT_V_DATA 16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_0_MYPORT_V_DATA     0x110
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_0_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_1_MYPORT_V_DATA     0x118
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_1_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_2_MYPORT_V_DATA     0x120
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_2_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_3_MYPORT_V_DATA     0x128
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_3_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_4_MYPORT_V_DATA     0x130
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_4_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_5_MYPORT_V_DATA     0x138
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_5_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_6_MYPORT_V_DATA     0x140
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_6_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_7_MYPORT_V_DATA     0x148
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_7_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_8_MYPORT_V_DATA     0x150
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_8_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_9_MYPORT_V_DATA     0x158
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_9_MYPORT_V_DATA     16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_10_MYPORT_V_DATA    0x160
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_10_MYPORT_V_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_11_MYPORT_V_DATA    0x168
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_11_MYPORT_V_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_12_MYPORT_V_DATA    0x170
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_12_MYPORT_V_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_13_MYPORT_V_DATA    0x178
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_13_MYPORT_V_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_14_MYPORT_V_DATA    0x180
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_14_MYPORT_V_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_15_MYPORT_V_DATA    0x188
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_15_MYPORT_V_DATA    16
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_0_VALID_V_DATA      0x190
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_0_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_1_VALID_V_DATA      0x198
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_1_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_2_VALID_V_DATA      0x1a0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_2_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_3_VALID_V_DATA      0x1a8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_3_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_4_VALID_V_DATA      0x1b0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_4_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_5_VALID_V_DATA      0x1b8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_5_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_6_VALID_V_DATA      0x1c0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_6_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_7_VALID_V_DATA      0x1c8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_7_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_8_VALID_V_DATA      0x1d0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_8_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_9_VALID_V_DATA      0x1d8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_9_VALID_V_DATA      1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_10_VALID_V_DATA     0x1e0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_10_VALID_V_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_11_VALID_V_DATA     0x1e8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_11_VALID_V_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_12_VALID_V_DATA     0x1f0
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_12_VALID_V_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_13_VALID_V_DATA     0x1f8
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_13_VALID_V_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_14_VALID_V_DATA     0x200
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_14_VALID_V_DATA     1
#define XUDP_S_AXILITE_ADDR_SOCKETTABLE_15_VALID_V_DATA     0x208
#define XUDP_S_AXILITE_BITS_SOCKETTABLE_15_VALID_V_DATA     1
#define XUDP_S_AXILITE_ADDR_NUMBERSOCKETS_V_DATA            0x210
#define XUDP_S_AXILITE_BITS_NUMBERSOCKETS_V_DATA            16
#define XUDP_S_AXILITE_ADDR_NUMBERSOCKETS_V_CTRL            0x214

