
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /workspace/peripheral-example/ip/CF_SRAM_1024x32/hdl/gl/CF_SRAM_1024x32_wb_wrapper.v
Parsing SystemVerilog input from `/workspace/peripheral-example/ip/CF_SRAM_1024x32/hdl/gl/CF_SRAM_1024x32_wb_wrapper.v' to AST representation.
Generating RTLIL representation for module `\CF_SRAM_1024x32_wb_wrapper'.
Successfully finished Verilog frontend.
[INFO] Using SDC file '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

3. Executing Verilog-2005 frontend: /nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v
Parsing SystemVerilog input from `/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v' to AST representation.
Storing AST representation for module `$abstract\cf_util_sync'.
Storing AST representation for module `$abstract\cf_util_ped'.
Storing AST representation for module `$abstract\cf_util_ned'.
Storing AST representation for module `$abstract\cf_util_ticker'.
Storing AST representation for module `$abstract\cf_util_glitch_filter'.
Storing AST representation for module `$abstract\cf_util_fifo'.
Storing AST representation for module `$abstract\cf_util_clkmux_2x1'.
Storing AST representation for module `$abstract\cf_util_clkmux_4x1'.
Storing AST representation for module `$abstract\cf_util_gating_cell'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v
Parsing SystemVerilog input from `/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v' to AST representation.
Storing AST representation for module `$abstract\CF_TMR32'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v
Parsing SystemVerilog input from `/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v' to AST representation.
Storing AST representation for module `$abstract\CF_TMR32_WB'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v
Parsing SystemVerilog input from `/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v' to AST representation.
Storing AST representation for module `$abstract\CF_UART'.
Storing AST representation for module `$abstract\BAUDGEN'.
Storing AST representation for module `$abstract\UART_RX'.
Storing AST representation for module `$abstract\UART_TX'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v
Parsing SystemVerilog input from `/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v' to AST representation.
Storing AST representation for module `$abstract\CF_UART_WB'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /workspace/peripheral-example/verilog/rtl/user_project.v
Parsing SystemVerilog input from `/workspace/peripheral-example/verilog/rtl/user_project.v' to AST representation.
Storing AST representation for module `$abstract\user_project'.
Successfully finished Verilog frontend.

9. Executing HIERARCHY pass (managing design hierarchy).

10. Executing AST frontend in derive mode using pre-parsed AST for module `\user_project'.
Generating RTLIL representation for module `\user_project'.

10.1. Analyzing design hierarchy..
Top module:  \user_project
Parameter \SC = 8
Parameter \MDW = 9
Parameter \GFLEN = 8
Parameter \FAW = 4

10.2. Executing AST frontend in derive mode using pre-parsed AST for module `\CF_UART_WB'.
Parameter \SC = 8
Parameter \MDW = 9
Parameter \GFLEN = 8
Parameter \FAW = 4
Generating RTLIL representation for module `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB'.
Parameter \PRW = 16

10.3. Executing AST frontend in derive mode using pre-parsed AST for module `\CF_TMR32_WB'.
Parameter \PRW = 16
Generating RTLIL representation for module `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000'.
Reprocessing module user_project because instantiated module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB has become available.
Generating RTLIL representation for module `\user_project'.

10.4. Analyzing design hierarchy..
Top module:  \user_project
Parameter \SC = 8
Parameter \MDW = 9
Parameter \GFLEN = 8
Parameter \FAW = 4
Found cached RTLIL representation for module `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB'.
Parameter \PRW = 16
Found cached RTLIL representation for module `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000'.

10.5. Analyzing design hierarchy..
Top module:  \user_project
Used module:     $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB
Used module:     $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000
Parameter \PRW = 16

10.6. Executing AST frontend in derive mode using pre-parsed AST for module `\CF_TMR32'.
Parameter \PRW = 16
Generating RTLIL representation for module `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000'.

10.7. Executing AST frontend in derive mode using pre-parsed AST for module `\cf_util_gating_cell'.
Generating RTLIL representation for module `\cf_util_gating_cell'.
Parameter \MDW = 9
Parameter \FAW = 4
Parameter \SC = 8
Parameter \GFLEN = 8

10.8. Executing AST frontend in derive mode using pre-parsed AST for module `\CF_UART'.
Parameter \MDW = 9
Parameter \FAW = 4
Parameter \SC = 8
Parameter \GFLEN = 8
Generating RTLIL representation for module `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART'.

10.9. Analyzing design hierarchy..
Top module:  \user_project
Used module:     $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB
Used module:         $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART
Used module:         \cf_util_gating_cell
Used module:     $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000
Used module:         $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000
Parameter \NUM_SAMPLES = 8
Parameter \MDW = 9

10.10. Executing AST frontend in derive mode using pre-parsed AST for module `\UART_RX'.
Parameter \NUM_SAMPLES = 8
Parameter \MDW = 9
Generating RTLIL representation for module `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX'.
Parameter \DW = 9
Parameter \AW = 4

10.11. Executing AST frontend in derive mode using pre-parsed AST for module `\cf_util_fifo'.
Parameter \DW = 9
Parameter \AW = 4
Generating RTLIL representation for module `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo'.
Parameter \NUM_SAMPLES = 8
Parameter \MDW = 9

10.12. Executing AST frontend in derive mode using pre-parsed AST for module `\UART_TX'.
Parameter \NUM_SAMPLES = 8
Parameter \MDW = 9
Generating RTLIL representation for module `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX'.
Parameter \DW = 9
Parameter \AW = 4
Found cached RTLIL representation for module `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo'.

10.13. Executing AST frontend in derive mode using pre-parsed AST for module `\BAUDGEN'.
Generating RTLIL representation for module `\BAUDGEN'.
Parameter \N = 8

10.14. Executing AST frontend in derive mode using pre-parsed AST for module `\cf_util_glitch_filter'.
Parameter \N = 8
Generating RTLIL representation for module `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000'.

10.15. Executing AST frontend in derive mode using pre-parsed AST for module `\cf_util_sync'.
Generating RTLIL representation for module `\cf_util_sync'.

10.16. Executing AST frontend in derive mode using pre-parsed AST for module `\cf_util_ped'.
Generating RTLIL representation for module `\cf_util_ped'.

10.17. Analyzing design hierarchy..
Top module:  \user_project
Used module:     $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB
Used module:         $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX
Used module:             $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX
Used module:             \BAUDGEN
Used module:             $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000
Used module:             \cf_util_sync
Used module:         \cf_util_gating_cell
Used module:     $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000
Used module:         $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000
Used module:             \cf_util_ped

10.18. Executing AST frontend in derive mode using pre-parsed AST for module `\cf_util_ticker'.
Generating RTLIL representation for module `\cf_util_ticker'.

10.19. Analyzing design hierarchy..
Top module:  \user_project
Used module:     $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB
Used module:         $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX
Used module:             $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX
Used module:             \BAUDGEN
Used module:             $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000
Used module:                 \cf_util_ticker
Used module:             \cf_util_sync
Used module:         \cf_util_gating_cell
Used module:     $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000
Used module:         $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000
Used module:             \cf_util_ped

10.20. Analyzing design hierarchy..
Top module:  \user_project
Used module:     $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB
Used module:         $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX
Used module:             $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX
Used module:             \BAUDGEN
Used module:             $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000
Used module:                 \cf_util_ticker
Used module:             \cf_util_sync
Used module:         \cf_util_gating_cell
Used module:     $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000
Used module:         $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000
Used module:             \cf_util_ped
Removing unused module `$abstract\user_project'.
Removing unused module `$abstract\CF_UART_WB'.
Removing unused module `$abstract\UART_TX'.
Removing unused module `$abstract\UART_RX'.
Removing unused module `$abstract\BAUDGEN'.
Removing unused module `$abstract\CF_UART'.
Removing unused module `$abstract\CF_TMR32_WB'.
Removing unused module `$abstract\CF_TMR32'.
Removing unused module `$abstract\cf_util_gating_cell'.
Removing unused module `$abstract\cf_util_clkmux_4x1'.
Removing unused module `$abstract\cf_util_clkmux_2x1'.
Removing unused module `$abstract\cf_util_fifo'.
Removing unused module `$abstract\cf_util_glitch_filter'.
Removing unused module `$abstract\cf_util_ticker'.
Removing unused module `$abstract\cf_util_ned'.
Removing unused module `$abstract\cf_util_ped'.
Removing unused module `$abstract\cf_util_sync'.
Removed 17 unused modules.
Renaming module user_project to user_project.

11. Generating Graphviz representation of design.
Writing dot description to `/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/06-yosys-synthesis/hierarchy.dot'.
Dumping module user_project to page 1.

12. Executing TRIBUF pass.

13. Executing HIERARCHY pass (managing design hierarchy).

13.1. Analyzing design hierarchy..
Top module:  \user_project
Used module:     $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB
Used module:         $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX
Used module:             $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX
Used module:             \BAUDGEN
Used module:             $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000
Used module:                 \cf_util_ticker
Used module:             \cf_util_sync
Used module:         \cf_util_gating_cell
Used module:     $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000
Used module:         $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000
Used module:             \cf_util_ped

13.2. Analyzing design hierarchy..
Top module:  \user_project
Used module:     $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB
Used module:         $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX
Used module:             $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo
Used module:             $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX
Used module:             \BAUDGEN
Used module:             $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000
Used module:                 \cf_util_ticker
Used module:             \cf_util_sync
Used module:         \cf_util_gating_cell
Used module:     $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000
Used module:         $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000
Used module:             \cf_util_ped
Removed 0 unused modules.

14. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

15. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/verilog/rtl/user_project.v:44$266 in module user_project.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:232$571 in module BAUDGEN.
Marked 16 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553 in module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551 in module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.
Marked 5 switch rules as full_case in process $proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539 in module $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.
Marked 2 switch rules as full_case in process $proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537 in module $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.
Marked 1 switch rules as full_case in process $proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:193$527 in module $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:398$515 in module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.
Marked 22 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490 in module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.
Marked 3 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486 in module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.
Marked 4 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:194$474 in module $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:269$456 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:262$452 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:255$446 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:250$442 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:242$439 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:233$435 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:220$432 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:211$429 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Removed 6 dead cases from process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 7 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Removed 6 dead cases from process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 7 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 7 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:152$322 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 3 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:138$319 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 10 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:110$302 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 3 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:95$291 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 3 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:78$281 in module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Marked 2 switch rules as full_case in process $proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:144$583 in module $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:135$578 in module $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:327$134 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 11 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:217$77 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:200$74 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:197$71 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:188$67 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:182$63 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:175$60 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:165$56 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:158$53 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:149$50 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:143$47 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:134$44 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:124$41 in module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:263$235 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 4 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:196$189 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 2 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:186$186 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:183$183 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:174$179 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:169$176 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:163$173 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:157$170 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:151$167 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:145$164 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:139$161 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:127$158 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:121$155 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:115$152 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 1 switch rules as full_case in process $proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:109$149 in module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Marked 2 switch rules as full_case in process $proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:101$595 in module cf_util_ticker.
Marked 2 switch rules as full_case in process $proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:90$590 in module cf_util_ticker.
Removed a total of 12 dead cases.

16. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 24 redundant assignments.
Promoted 70 assignments to connections.

17. Executing PROC_INIT pass (extract init attributes).

18. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\BAUDGEN.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:232$571'.
Found async reset \resetn in `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551'.
Found async reset \rst_n in `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
Found async reset \resetn in `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:398$515'.
Found async reset \resetn in `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
Found async reset \rst_n in `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:194$474'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:269$456'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:262$452'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:255$446'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:250$442'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:242$439'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:233$435'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:220$432'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:211$429'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:152$322'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:138$319'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:95$291'.
Found async reset \rst_n in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:78$281'.
Found async reset \rst_n in `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:144$583'.
Found async reset \rst_n in `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:135$578'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:327$134'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:217$77'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:200$74'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:197$71'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:188$67'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:182$63'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:175$60'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:165$56'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:158$53'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:149$50'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:143$47'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:134$44'.
Found async reset \rst_i in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:124$41'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:263$235'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:196$189'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:186$186'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:183$183'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:174$179'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:169$176'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:163$173'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:157$170'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:151$167'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:145$164'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:139$161'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:127$158'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:121$155'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:115$152'.
Found async reset \rst_i in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:109$149'.
Found async reset \rst_n in `\cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:101$595'.
Found async reset \rst_n in `\cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:90$590'.

19. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~170 debug messages>

20. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:0$267'.
Creating decoders for process `\user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:44$266'.
     1/1: $1\mux_dat_o[31:0]
Creating decoders for process `\BAUDGEN.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:232$571'.
     1/1: $0\count_reg[15:0]
Creating decoders for process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
     1/45: $6\tx_done[0:0]
     2/45: $15\next_state[2:0]
     3/45: $12\b_next[3:0]
     4/45: $11\b_next[3:0]
     5/45: $14\next_state[2:0]
     6/45: $5\tx_done[0:0]
     7/45: $13\next_state[2:0]
     8/45: $4\tx_done[0:0]
     9/45: $12\next_state[2:0]
    10/45: $3\tx_done[0:0]
    11/45: $10\b_next[3:0]
    12/45: $9\b_next[3:0]
    13/45: $11\next_state[2:0]
    14/45: $2\tx_done[0:0]
    15/45: $10\next_state[2:0]
    16/45: $8\b_next[3:0]
    17/45: $7\b_next[3:0]
    18/45: $9\next_state[2:0]
    19/45: $2\tx_next[0:0]
    20/45: $8\next_state[2:0]
    21/45: $7\next_state[2:0]
    22/45: $6\count_next[3:0]
    23/45: $5\count_next[3:0]
    24/45: $6\next_state[2:0]
    25/45: $4\data_next[8:0]
    26/45: $6\b_next[3:0]
    27/45: $3\data_next[8:0]
    28/45: $4\count_next[3:0]
    29/45: $5\b_next[3:0]
    30/45: $5\next_state[2:0]
    31/45: $3\count_next[3:0]
    32/45: $4\b_next[3:0]
    33/45: $4\next_state[2:0]
    34/45: $2\count_next[3:0]
    35/45: $3\b_next[3:0]
    36/45: $3\next_state[2:0]
    37/45: $2\data_next[8:0]
    38/45: $2\b_next[3:0]
    39/45: $2\next_state[2:0]
    40/45: $1\data_next[8:0]
    41/45: $1\b_next[3:0]
    42/45: $1\next_state[2:0]
    43/45: $1\tx_next[0:0]
    44/45: $1\count_next[3:0]
    45/45: $1\tx_done[0:0]
Creating decoders for process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551'.
     1/5: $0\tx_reg[0:0]
     2/5: $0\data_reg[8:0]
     3/5: $0\count_reg[3:0]
     4/5: $0\b_reg[3:0]
     5/5: $0\current_state[2:0]
Creating decoders for process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
     1/15: $4\full_next[0:0]
     2/15: $3\full_next[0:0]
     3/15: $3\level_next[3:0]
     4/15: $4\empty_next[0:0]
     5/15: $2\w_ptr_next[3:0]
     6/15: $3\empty_next[0:0]
     7/15: $2\empty_next[0:0]
     8/15: $2\level_next[3:0]
     9/15: $2\full_next[0:0]
    10/15: $2\r_ptr_next[3:0]
    11/15: $1\empty_next[0:0]
    12/15: $1\full_next[0:0]
    13/15: $1\level_next[3:0]
    14/15: $1\r_ptr_next[3:0]
    15/15: $1\w_ptr_next[3:0]
Creating decoders for process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
     1/5: $0\level_reg[3:0]
     2/5: $0\empty_reg[0:0]
     3/5: $0\full_reg[0:0]
     4/5: $0\r_ptr_reg[3:0]
     5/5: $0\w_ptr_reg[3:0]
Creating decoders for process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:193$527'.
     1/3: $1$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$533
     2/3: $1$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_DATA[8:0]$532
     3/3: $1$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_ADDR[3:0]$531
Creating decoders for process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:398$515'.
     1/1: $0\brk[11:0]
Creating decoders for process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
     1/57: $7\f_error_next[0:0]
     2/57: $6\f_error_next[0:0]
     3/57: $6\rx_done[0:0]
     4/57: $15\next_state[2:0]
     5/57: $12\b_next[3:0]
     6/57: $5\f_error_next[0:0]
     7/57: $11\b_next[3:0]
     8/57: $14\next_state[2:0]
     9/57: $5\rx_done[0:0]
    10/57: $13\next_state[2:0]
    11/57: $4\rx_done[0:0]
    12/57: $4\f_error_next[0:0]
    13/57: $12\next_state[2:0]
    14/57: $3\rx_done[0:0]
    15/57: $3\f_error_next[0:0]
    16/57: $10\b_next[3:0]
    17/57: $2\f_error_next[0:0]
    18/57: $9\b_next[3:0]
    19/57: $11\next_state[2:0]
    20/57: $2\rx_done[0:0]
    21/57: $8\p_error_next[0:0]
    22/57: $7\p_error_next[0:0]
    23/57: $6\p_error_next[0:0]
    24/57: $5\p_error_next[0:0]
    25/57: $4\p_error_next[0:0]
    26/57: $3\p_error_next[0:0]
    27/57: $10\next_state[2:0]
    28/57: $8\b_next[3:0]
    29/57: $2\p_error_next[0:0]
    30/57: $7\b_next[3:0]
    31/57: $9\next_state[2:0]
    32/57: $8\next_state[2:0]
    33/57: $7\next_state[2:0]
    34/57: $6\count_next[3:0]
    35/57: $5\count_next[3:0]
    36/57: $6\next_state[2:0]
    37/57: $3\data_next[8:0]
    38/57: $6\b_next[3:0]
    39/57: $2\data_next[8:0]
    40/57: $4\count_next[3:0]
    41/57: $5\b_next[3:0]
    42/57: $5\next_state[2:0]
    43/57: $3\count_next[3:0]
    44/57: $4\b_next[3:0]
    45/57: $4\next_state[2:0]
    46/57: $2\count_next[3:0]
    47/57: $3\b_next[3:0]
    48/57: $3\next_state[2:0]
    49/57: $2\b_next[3:0]
    50/57: $2\next_state[2:0]
    51/57: $1\b_next[3:0]
    52/57: $1\next_state[2:0]
    53/57: $1\f_error_next[0:0]
    54/57: $1\p_error_next[0:0]
    55/57: $1\data_next[8:0]
    56/57: $1\count_next[3:0]
    57/57: $1\rx_done[0:0]
Creating decoders for process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
     1/6: $0\data_reg[8:0]
     2/6: $0\count_reg[3:0]
     3/6: $0\b_reg[3:0]
     4/6: $0\current_state[2:0]
     5/6: $0\f_error_reg[0:0]
     6/6: $0\p_error_reg[0:0]
Creating decoders for process `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:194$474'.
     1/2: $0\samples_count[4:0]
     2/2: $0\bits_count[5:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:269$456'.
     1/1: $0\fault_reg[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:262$452'.
     1/1: $0\fault_clr_reg[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:255$446'.
     1/1: $0\pwm1_w_dt[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:250$442'.
     1/1: $0\pwm0_w_dt[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:242$439'.
     1/1: $0\pwm0_delayed[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:233$435'.
     1/1: $0\dly_cntr[7:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:220$432'.
     1/1: $0\pwm1_reg[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:211$429'.
     1/1: $0\pwm0_reg[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
     1/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:206$279.$result[0:0]$427
     2/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:205$278.$result[0:0]$425
     3/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:204$277.$result[0:0]$423
     4/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:203$276.$result[0:0]$421
     5/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:202$275.$result[0:0]$419
     6/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:201$274.$result[0:0]$417
     7/25: $1\pwm1_reg_next[0:0]
     8/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:201$274.$result[0:0]$399
     9/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:201$274.sig[0:0]$401
    10/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:201$274.action[1:0]$400
    11/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:206$279.sig[0:0]$416
    12/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:206$279.action[1:0]$415
    13/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:206$279.$result[0:0]$414
    14/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:205$278.sig[0:0]$413
    15/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:205$278.action[1:0]$412
    16/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:205$278.$result[0:0]$411
    17/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:204$277.sig[0:0]$410
    18/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:204$277.action[1:0]$409
    19/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:204$277.$result[0:0]$408
    20/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:203$276.sig[0:0]$407
    21/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:203$276.action[1:0]$406
    22/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:203$276.$result[0:0]$405
    23/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:202$275.sig[0:0]$404
    24/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:202$275.action[1:0]$403
    25/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:202$275.$result[0:0]$402
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
     1/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:194$273.$result[0:0]$378
     2/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:193$272.$result[0:0]$376
     3/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:192$271.$result[0:0]$374
     4/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:191$270.$result[0:0]$372
     5/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:190$269.$result[0:0]$370
     6/25: $2\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:189$268.$result[0:0]$368
     7/25: $1\pwm0_reg_next[0:0]
     8/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:189$268.$result[0:0]$359
     9/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:189$268.sig[0:0]$357
    10/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:189$268.action[1:0]$358
    11/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:194$273.sig[0:0]$367
    12/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:194$273.action[1:0]$366
    13/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:194$273.$result[0:0]$365
    14/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:193$272.sig[0:0]$364
    15/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:193$272.action[1:0]$363
    16/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:192$271.sig[0:0]$362
    17/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:192$271.action[1:0]$361
    18/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:193$272.$result[0:0]$360
    19/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:190$269.$result[0:0]$356
    20/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:190$269.action[1:0]$355
    21/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:190$269.sig[0:0]$354
    22/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:191$270.$result[0:0]$353
    23/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:191$270.action[1:0]$352
    24/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:191$270.sig[0:0]$351
    25/25: $1\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:192$271.$result[0:0]$350
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:152$322'.
     1/1: $0\tmr_dir[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:138$319'.
     1/1: $0\tmr_reg[31:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:110$302'.
     1/10: $10\tmr_reg_next[31:0]
     2/10: $9\tmr_reg_next[31:0]
     3/10: $8\tmr_reg_next[31:0]
     4/10: $7\tmr_reg_next[31:0]
     5/10: $6\tmr_reg_next[31:0]
     6/10: $5\tmr_reg_next[31:0]
     7/10: $4\tmr_reg_next[31:0]
     8/10: $3\tmr_reg_next[31:0]
     9/10: $2\tmr_reg_next[31:0]
    10/10: $1\tmr_reg_next[31:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:95$291'.
     1/1: $0\tmr_run[0:0]
Creating decoders for process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:78$281'.
     1/1: $0\pr_reg[15:0]
Creating decoders for process `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:144$583'.
     1/1: $0\out[0:0]
Creating decoders for process `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:135$578'.
     1/1: $0\shifter[7:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:327$134'.
     1/1: $0\ack_o[0:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:217$77'.
     1/11: $0\RIS_REG[9:0] [9]
     2/11: $0\RIS_REG[9:0] [8]
     3/11: $0\RIS_REG[9:0] [7]
     4/11: $0\RIS_REG[9:0] [6]
     5/11: $0\RIS_REG[9:0] [5]
     6/11: $0\RIS_REG[9:0] [4]
     7/11: $0\RIS_REG[9:0] [3]
     8/11: $0\RIS_REG[9:0] [2]
     9/11: $0\RIS_REG[9:0] [1]
    10/11: $0\RIS_REG[9:0] [0]
    11/11: $1\_i_[31:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:200$74'.
     1/1: $0\IC_REG[9:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:197$71'.
     1/1: $0\IM_REG[9:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:188$67'.
     1/1: $0\GCLK_REG[0:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:182$63'.
     1/1: $0\TX_FIFO_FLUSH_REG[0:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:175$60'.
     1/1: $0\TX_FIFO_THRESHOLD_REG[3:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:165$56'.
     1/1: $0\RX_FIFO_FLUSH_REG[0:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:158$53'.
     1/1: $0\RX_FIFO_THRESHOLD_REG[3:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:149$50'.
     1/1: $0\MATCH_REG[8:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:143$47'.
     1/1: $0\CFG_REG[13:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:134$44'.
     1/1: $0\CTRL_REG[4:0]
Creating decoders for process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:124$41'.
     1/1: $0\PR_REG[15:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:263$235'.
     1/1: $0\ack_o[0:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:196$189'.
     1/4: $0\RIS_REG[2:0] [2]
     2/4: $0\RIS_REG[2:0] [1]
     3/4: $0\RIS_REG[2:0] [0]
     4/4: $1\_i_[31:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:186$186'.
     1/1: $0\IC_REG[2:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:183$183'.
     1/1: $0\IM_REG[2:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:174$179'.
     1/1: $0\GCLK_REG[0:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:169$176'.
     1/1: $0\PWMFC_REG[15:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:163$173'.
     1/1: $0\PWMDT_REG[7:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:157$170'.
     1/1: $0\PWM1CFG_REG[15:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:151$167'.
     1/1: $0\PWM0CFG_REG[11:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:145$164'.
     1/1: $0\CFG_REG[2:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:139$161'.
     1/1: $0\CTRL_REG[6:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:127$158'.
     1/1: $0\CMPY_REG[31:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:121$155'.
     1/1: $0\CMPX_REG[31:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:115$152'.
     1/1: $0\PR_REG[15:0]
Creating decoders for process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:109$149'.
     1/1: $0\RELOAD_REG[31:0]
Creating decoders for process `\cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:101$595'.
     1/1: $0\tick_reg[0:0]
Creating decoders for process `\cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:90$590'.
     1/1: $0\counter[7:0]
Creating decoders for process `\cf_util_ped.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:55$586'.
Creating decoders for process `\cf_util_sync.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:39$585'.

21. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\user_project.\dat_o[0]' from process `\user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:0$267'.
No latch inferred for signal `\user_project.\dat_o[1]' from process `\user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:0$267'.
No latch inferred for signal `\user_project.\dat_o[2]' from process `\user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:0$267'.
No latch inferred for signal `\user_project.\mux_dat_o' from process `\user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:44$266'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\tx_done' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\next_state' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\b_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\count_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\data_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\tx_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
No latch inferred for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\w_ptr_next' from process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
No latch inferred for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\w_ptr_succ' from process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
No latch inferred for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\r_ptr_next' from process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
No latch inferred for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\r_ptr_succ' from process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
No latch inferred for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\level_next' from process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
No latch inferred for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\full_next' from process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
No latch inferred for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\empty_next' from process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\rx_done' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\next_state' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\b_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\count_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\data_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\p_error_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
No latch inferred for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\f_error_next' from process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm1_reg_next' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:201$274.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:201$274.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:201$274.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:202$275.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:202$275.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:202$275.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:203$276.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:203$276.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:203$276.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:204$277.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:204$277.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:204$277.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:205$278.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:205$278.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:205$278.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:206$279.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:206$279.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:206$279.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm0_reg_next' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:192$271.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:191$270.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:191$270.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:191$270.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:190$269.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:190$269.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:190$269.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:189$268.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:189$268.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:189$268.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:193$272.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:192$271.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:192$271.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:193$272.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:193$272.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:194$273.$result' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:194$273.action' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm_action$func$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:194$273.sig' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
No latch inferred for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\tmr_reg_next' from process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:110$302'.

22. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\BAUDGEN.\count_reg' using process `\BAUDGEN.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:232$571'.
  created $adff cell `$procdff$2512' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\current_state' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551'.
  created $adff cell `$procdff$2517' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\b_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551'.
  created $adff cell `$procdff$2522' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\count_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551'.
  created $adff cell `$procdff$2527' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\data_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551'.
  created $adff cell `$procdff$2532' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.\tx_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551'.
  created $adff cell `$procdff$2537' with positive edge clock and positive level reset.
Creating register for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\w_ptr_reg' using process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
  created $adff cell `$procdff$2542' with positive edge clock and positive level reset.
Creating register for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\r_ptr_reg' using process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
  created $adff cell `$procdff$2547' with positive edge clock and positive level reset.
Creating register for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\level_reg' using process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
  created $adff cell `$procdff$2552' with positive edge clock and positive level reset.
Creating register for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\full_reg' using process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
  created $adff cell `$procdff$2557' with positive edge clock and positive level reset.
Creating register for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.\empty_reg' using process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
  created $adff cell `$procdff$2562' with positive edge clock and positive level reset.
Creating register for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_ADDR' using process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:193$527'.
  created $dff cell `$procdff$2563' with positive edge clock.
Creating register for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_DATA' using process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:193$527'.
  created $dff cell `$procdff$2564' with positive edge clock.
Creating register for signal `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN' using process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:193$527'.
  created $dff cell `$procdff$2565' with positive edge clock.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\brk' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:398$515'.
  created $adff cell `$procdff$2570' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\current_state' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
  created $adff cell `$procdff$2575' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\b_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
  created $adff cell `$procdff$2580' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\count_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
  created $adff cell `$procdff$2585' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\data_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
  created $adff cell `$procdff$2590' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\p_error_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
  created $adff cell `$procdff$2595' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.\f_error_reg' using process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
  created $dff cell `$procdff$2602' with positive edge clock.
Creating register for signal `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.\bits_count' using process `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:194$474'.
  created $adff cell `$procdff$2607' with positive edge clock and positive level reset.
Creating register for signal `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.\samples_count' using process `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:194$474'.
  created $adff cell `$procdff$2612' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\fault_reg' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:269$456'.
  created $adff cell `$procdff$2617' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\fault_clr_reg' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:262$452'.
  created $adff cell `$procdff$2622' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm1_w_dt' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:255$446'.
  created $adff cell `$procdff$2627' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm0_w_dt' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:250$442'.
  created $adff cell `$procdff$2632' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm0_delayed' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:242$439'.
  created $adff cell `$procdff$2637' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\dly_cntr' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:233$435'.
  created $adff cell `$procdff$2642' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm1_reg' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:220$432'.
  created $adff cell `$procdff$2647' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pwm0_reg' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:211$429'.
  created $adff cell `$procdff$2652' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\tmr_dir' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:152$322'.
  created $adff cell `$procdff$2657' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\tmr_reg' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:138$319'.
  created $adff cell `$procdff$2662' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\tmr_run' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:95$291'.
  created $adff cell `$procdff$2667' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.\pr_reg' using process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:78$281'.
  created $adff cell `$procdff$2672' with positive edge clock and positive level reset.
Creating register for signal `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.\out' using process `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:144$583'.
  created $adff cell `$procdff$2677' with positive edge clock and positive level reset.
Creating register for signal `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.\shifter' using process `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:135$578'.
  created $adff cell `$procdff$2682' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\ack_o' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:327$134'.
  created $adff cell `$procdff$2685' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\RIS_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:217$77'.
  created $adff cell `$procdff$2688' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\_i_' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:217$77'.
  created $dff cell `$procdff$2693' with positive edge clock.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\IC_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:200$74'.
  created $adff cell `$procdff$2696' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\IM_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:197$71'.
  created $adff cell `$procdff$2699' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\GCLK_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:188$67'.
  created $adff cell `$procdff$2702' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\TX_FIFO_FLUSH_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:182$63'.
  created $adff cell `$procdff$2705' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\TX_FIFO_THRESHOLD_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:175$60'.
  created $adff cell `$procdff$2708' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\RX_FIFO_FLUSH_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:165$56'.
  created $adff cell `$procdff$2711' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\RX_FIFO_THRESHOLD_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:158$53'.
  created $adff cell `$procdff$2714' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\MATCH_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:149$50'.
  created $adff cell `$procdff$2717' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\CFG_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:143$47'.
  created $adff cell `$procdff$2720' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\CTRL_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:134$44'.
  created $adff cell `$procdff$2723' with positive edge clock and positive level reset.
Creating register for signal `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.\PR_REG' using process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:124$41'.
  created $adff cell `$procdff$2726' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\ack_o' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:263$235'.
  created $adff cell `$procdff$2729' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\RIS_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:196$189'.
  created $adff cell `$procdff$2732' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\_i_' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:196$189'.
  created $dff cell `$procdff$2737' with positive edge clock.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\IC_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:186$186'.
  created $adff cell `$procdff$2740' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\IM_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:183$183'.
  created $adff cell `$procdff$2743' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\GCLK_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:174$179'.
  created $adff cell `$procdff$2746' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\PWMFC_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:169$176'.
  created $adff cell `$procdff$2749' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\PWMDT_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:163$173'.
  created $adff cell `$procdff$2752' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\PWM1CFG_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:157$170'.
  created $adff cell `$procdff$2755' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\PWM0CFG_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:151$167'.
  created $adff cell `$procdff$2758' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\CFG_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:145$164'.
  created $adff cell `$procdff$2761' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\CTRL_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:139$161'.
  created $adff cell `$procdff$2764' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\CMPY_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:127$158'.
  created $adff cell `$procdff$2767' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\CMPX_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:121$155'.
  created $adff cell `$procdff$2770' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\PR_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:115$152'.
  created $adff cell `$procdff$2773' with positive edge clock and positive level reset.
Creating register for signal `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.\RELOAD_REG' using process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:109$149'.
  created $adff cell `$procdff$2776' with positive edge clock and positive level reset.
Creating register for signal `\cf_util_ticker.\tick_reg' using process `\cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:101$595'.
  created $adff cell `$procdff$2781' with positive edge clock and positive level reset.
Creating register for signal `\cf_util_ticker.\counter' using process `\cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:90$590'.
  created $adff cell `$procdff$2786' with positive edge clock and positive level reset.
Creating register for signal `\cf_util_ped.\last_in' using process `\cf_util_ped.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:55$586'.
  created $dff cell `$procdff$2787' with positive edge clock.
Creating register for signal `\cf_util_sync.\sync' using process `\cf_util_sync.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:39$585'.
  created $dff cell `$procdff$2788' with positive edge clock.

23. Executing PROC_MEMWR pass (convert process memory writes to cells).

24. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:0$267'.
Found and cleaned up 1 empty switch in `\user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:44$266'.
Removing empty process `user_project.$proc$/workspace/peripheral-example/verilog/rtl/user_project.v:44$266'.
Found and cleaned up 1 empty switch in `\BAUDGEN.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:232$571'.
Removing empty process `BAUDGEN.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:232$571'.
Found and cleaned up 16 empty switches in `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
Removing empty process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:483$553'.
Removing empty process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:466$551'.
Found and cleaned up 5 empty switches in `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
Removing empty process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:230$539'.
Found and cleaned up 1 empty switch in `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
Removing empty process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:202$537'.
Found and cleaned up 1 empty switch in `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:193$527'.
Removing empty process `$paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:193$527'.
Found and cleaned up 3 empty switches in `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:398$515'.
Removing empty process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:398$515'.
Found and cleaned up 22 empty switches in `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
Removing empty process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:313$490'.
Found and cleaned up 4 empty switches in `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
Removing empty process `$paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:287$486'.
Found and cleaned up 4 empty switches in `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:194$474'.
Removing empty process `$paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:194$474'.
Found and cleaned up 2 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:269$456'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:269$456'.
Found and cleaned up 2 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:262$452'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:262$452'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:255$446'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:250$442'.
Found and cleaned up 2 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:242$439'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:242$439'.
Found and cleaned up 2 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:233$435'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:233$435'.
Found and cleaned up 2 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:220$432'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:220$432'.
Found and cleaned up 2 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:211$429'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:211$429'.
Found and cleaned up 7 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:199$380'.
Found and cleaned up 7 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:187$331'.
Found and cleaned up 8 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:152$322'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:152$322'.
Found and cleaned up 4 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:138$319'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:138$319'.
Found and cleaned up 10 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:110$302'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:110$302'.
Found and cleaned up 4 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:95$291'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:95$291'.
Found and cleaned up 2 empty switches in `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:78$281'.
Removing empty process `$paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:78$281'.
Found and cleaned up 2 empty switches in `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:144$583'.
Removing empty process `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:144$583'.
Found and cleaned up 1 empty switch in `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:135$578'.
Removing empty process `$paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:135$578'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:327$134'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:327$134'.
Found and cleaned up 20 empty switches in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:217$77'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:217$77'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:200$74'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:200$74'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:197$71'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:197$71'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:188$67'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:188$67'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:182$63'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:182$63'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:175$60'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:175$60'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:165$56'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:165$56'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:158$53'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:158$53'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:149$50'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:149$50'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:143$47'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:143$47'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:134$44'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:134$44'.
Found and cleaned up 1 empty switch in `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:124$41'.
Removing empty process `$paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.$proc$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:124$41'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:263$235'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:263$235'.
Found and cleaned up 6 empty switches in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:196$189'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:196$189'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:186$186'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:186$186'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:183$183'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:183$183'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:174$179'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:174$179'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:169$176'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:169$176'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:163$173'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:163$173'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:157$170'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:157$170'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:151$167'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:151$167'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:145$164'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:145$164'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:139$161'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:139$161'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:127$158'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:127$158'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:121$155'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:121$155'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:115$152'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:115$152'.
Found and cleaned up 1 empty switch in `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:109$149'.
Removing empty process `$paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.$proc$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:109$149'.
Found and cleaned up 1 empty switch in `\cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:101$595'.
Removing empty process `cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:101$595'.
Found and cleaned up 2 empty switches in `\cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:90$590'.
Removing empty process `cf_util_ticker.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:90$590'.
Removing empty process `cf_util_ped.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:55$586'.
Removing empty process `cf_util_sync.$proc$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:39$585'.
Cleaned up 170 empty switches.

25. Executing CHECK pass (checking for obvious problems).
Checking module user_project...
Checking module BAUDGEN...
Checking module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX...
Checking module $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo...
Checking module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX...
Checking module $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART...
Checking module cf_util_gating_cell...
Checking module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000...
Checking module $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000...
Checking module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB...
Checking module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000...
Checking module cf_util_ticker...
Checking module cf_util_ped...
Checking module cf_util_sync...
Found and reported 0 problems.

26. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~3 debug messages>
Optimizing module BAUDGEN.
<suppressed ~2 debug messages>
Optimizing module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.
<suppressed ~19 debug messages>
Optimizing module $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.
<suppressed ~20 debug messages>
Optimizing module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.
<suppressed ~28 debug messages>
Optimizing module $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.
<suppressed ~4 debug messages>
Optimizing module cf_util_gating_cell.
Optimizing module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
<suppressed ~51 debug messages>
Optimizing module $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.
<suppressed ~5 debug messages>
Optimizing module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
<suppressed ~28 debug messages>
Optimizing module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
<suppressed ~20 debug messages>
Optimizing module cf_util_ticker.
<suppressed ~6 debug messages>
Optimizing module cf_util_ped.
Optimizing module cf_util_sync.

27. Executing FLATTEN pass (flatten design).
Deleting now unused module BAUDGEN.
Deleting now unused module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_TX.
Deleting now unused module $paramod$0c8e12aec8bade0d4c7e5b2f6ebf181d63aab499\cf_util_fifo.
Deleting now unused module $paramod$b4c45ad6b7a50c506f0a9649f786147095b9aae3\UART_RX.
Deleting now unused module $paramod$e9cdd1478d980710c2839daafb26d490f06a2359\CF_UART.
Deleting now unused module cf_util_gating_cell.
Deleting now unused module $paramod\CF_TMR32\PRW=s32'00000000000000000000000000010000.
Deleting now unused module $paramod\cf_util_glitch_filter\N=s32'00000000000000000000000000001000.
Deleting now unused module $paramod$2939a96310b3883a3b22e8294a994c8dd7e53df7\CF_UART_WB.
Deleting now unused module $paramod\CF_TMR32_WB\PRW=s32'00000000000000000000000000010000.
Deleting now unused module cf_util_ticker.
Deleting now unused module cf_util_ped.
Deleting now unused module cf_util_sync.
<suppressed ~15 debug messages>

28. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~113 debug messages>

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 173 unused cells and 1176 unused wires.
<suppressed ~218 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~732 debug messages>
Removed a total of 244 cells.

32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1103: \uart_inst.instance_to_wrap.fifo_rx.empty_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1093: \uart_inst.instance_to_wrap.fifo_rx.empty_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1063: \uart_inst.instance_to_wrap.fifo_rx.full_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1054: \uart_inst.instance_to_wrap.fifo_rx.full_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1103: \uart_inst.instance_to_wrap.fifo_tx.empty_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1093: \uart_inst.instance_to_wrap.fifo_tx.empty_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1063: \uart_inst.instance_to_wrap.fifo_tx.full_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1054: \uart_inst.instance_to_wrap.fifo_tx.full_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1777: \uart_inst.instance_to_wrap.uart_rx.f_error_next -> 1'1
      Replacing known input bits on port B of cell $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1782: \uart_inst.instance_to_wrap.uart_rx.p_error_next -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2256.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2259.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2262.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2265.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2268.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2271.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2277.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2280.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2283.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2286.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2289.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2295.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2298.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2301.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2304.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2307.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2313.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2316.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2319.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2322.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2328.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2331.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2334.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2340.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2343.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2349.
    dead port 1/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1056.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1058.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1065.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1072.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1079.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1086.
    dead port 1/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1095.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1097.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1105.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1113.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1121.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1129.
    dead port 1/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1056.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1058.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1065.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1072.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1079.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1086.
    dead port 1/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1095.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1097.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1105.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1113.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1121.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1129.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1191.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1193.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1195.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1202.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1204.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1211.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1213.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1220.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1222.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1229.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1231.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1237.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1243.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1249.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1255.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1264.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1266.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1268.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1277.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1279.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1281.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1290.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1292.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1294.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1302.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1304.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1312.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1314.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1322.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1324.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1332.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1334.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1341.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1348.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1355.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1362.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1373.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1375.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1377.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1379.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1391.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1393.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1395.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1397.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1410.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1412.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1414.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1416.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1430.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1432.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1434.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1436.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1449.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1451.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1453.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1462.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1464.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1473.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1475.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1484.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1486.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1494.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1502.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1510.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1522.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1524.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1526.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1528.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1539.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1541.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1543.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1554.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1556.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1558.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1568.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1570.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1580.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1582.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1592.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1594.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1604.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1606.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1615.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1624.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1633.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1642.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1653.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1655.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1666.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1668.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1679.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1681.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1691.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1701.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1711.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1722.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1733.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2011.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1006.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2020.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2030.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2041.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$609.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$611.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$618.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$620.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$627.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$629.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2053.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$635.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$641.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$647.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$656.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$658.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$660.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$669.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$671.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$673.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$681.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$683.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$691.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$693.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2066.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$701.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$703.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$710.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$717.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$724.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$733.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$735.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$744.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$746.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$754.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$762.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$772.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$784.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$786.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$788.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$790.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$801.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$803.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$805.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$816.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$818.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$820.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$830.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$832.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$842.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$844.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$854.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$856.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$866.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$868.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$877.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$886.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$895.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2211.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$904.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2214.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$915.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$917.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2217.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$928.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$930.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2220.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$941.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$943.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2223.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$953.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2226.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$963.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2229.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$973.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$984.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2235.
    dead port 2/2 on $mux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$995.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2238.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2241.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2244.
    dead port 1/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2247.
    dead port 2/2 on $mux $flatten\pwm_inst.\instance_to_wrap.$procmux$2250.
Removed 231 multiplexer ports.
<suppressed ~90 debug messages>

33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1170:
      Old ports: A=9'000000000, B=9'111111111, Y=$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530
      New ports: A=1'0, B=1'1, Y=$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0]
      New connections: $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [8:1] = { $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1170:
      Old ports: A=9'000000000, B=9'111111111, Y=$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530
      New ports: A=1'0, B=1'1, Y=$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0]
      New connections: $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [8:1] = { $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0$memwr$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:195$526_EN[8:0]$530 [0] }
    New ctrl vector for $pmux cell $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1032: { $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1021_CMP $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1013_CMP $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1019_CMP $auto$opt_reduce.cc:134:opt_pmux$2806 }
  Optimizing cells in module \user_project.
Performed a total of 3 changes.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

35. Executing OPT_DFF pass (perform DFF optimizations).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 0 unused cells and 509 unused wires.
<suppressed ~15 debug messages>

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

38. Rerunning OPT passes. (Maybe there is more to doâ€¦)

39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
    New ctrl vector for $pmux cell $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1736: { $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:299$488_Y $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1656_CMP $auto$opt_reduce.cc:134:opt_pmux$2808 }
    New ctrl vector for $pmux cell $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1752: $auto$opt_reduce.cc:134:opt_pmux$2810
    New ctrl vector for $pmux cell $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1016: { $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1007_CMP $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1021_CMP $auto$opt_reduce.cc:134:opt_pmux$2812 }
  Optimizing cells in module \user_project.
Performed a total of 3 changes.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

42. Executing OPT_DFF pass (perform DFF optimizations).

43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

44. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

45. Rerunning OPT passes. (Maybe there is more to doâ€¦)

46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
Performed a total of 0 changes.

48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

49. Executing OPT_DFF pass (perform DFF optimizations).

50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

51. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

52. Executing FSM pass (extract and optimize FSM).

52.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register user_project.uart_inst.instance_to_wrap.uart_rx.current_state.
Found FSM state register user_project.uart_inst.instance_to_wrap.uart_tx.current_state.

52.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\uart_inst.instance_to_wrap.uart_rx.current_state' from module `\user_project'.
  found $adff cell for state register: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procdff$2575
  root of input selection tree: \uart_inst.instance_to_wrap.uart_rx.next_state
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1196_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1269_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1380_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1529_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1656_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:299$488_Y
  found ctrl input: \uart_inst.instance_to_wrap.uart_rx.b_tick
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:341$495_Y
  found ctrl input: \uart_inst.CFG_REG [4]
  found state code: 3'101
  found state code: 3'100
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:344$497_Y
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:345$498_Y
  found state code: 3'011
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:332$493_Y
  found state code: 3'010
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$and$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:324$492_Y
  found state code: 3'001
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1656_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1529_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1380_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1269_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1196_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:299$488_Y
  ctrl inputs: { \uart_inst.CFG_REG [4] \uart_inst.instance_to_wrap.uart_rx.b_tick $flatten\uart_inst.\instance_to_wrap.\uart_rx.$and$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:324$492_Y $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:332$493_Y $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:341$495_Y $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:344$497_Y $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:345$498_Y }
  ctrl outputs: { \uart_inst.instance_to_wrap.uart_rx.next_state $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:299$488_Y $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1196_CMP $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1269_CMP $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1380_CMP $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1529_CMP $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1656_CMP }
  transition:      3'000 7'--0---- ->      3'000 9'000100000
  transition:      3'000 7'--1---- ->      3'001 9'001100000
  transition:      3'100 7'-0----- ->      3'100 9'100001000
  transition:      3'100 7'-1--0-- ->      3'100 9'100001000
  transition:      3'100 7'01--1-- ->      3'000 9'000001000
  transition:      3'100 7'11--1-- ->      3'101 9'101001000
  transition:      3'010 7'-0----- ->      3'010 9'010000010
  transition:      3'010 7'-1--0-- ->      3'010 9'010000010
  transition:      3'010 7'-1--10- ->      3'010 9'010000010
  transition:      3'010 7'-1--110 ->      3'011 9'011000010
  transition:      3'010 7'-1--111 ->      3'100 9'100000010
  transition:      3'001 7'-0----- ->      3'001 9'001000001
  transition:      3'001 7'-1-0--- ->      3'001 9'001000001
  transition:      3'001 7'-1-1--- ->      3'010 9'010000001
  transition:      3'101 7'-0----- ->      3'101 9'101010000
  transition:      3'101 7'-1--0-- ->      3'101 9'101010000
  transition:      3'101 7'-1--1-- ->      3'000 9'000010000
  transition:      3'011 7'-0----- ->      3'011 9'011000100
  transition:      3'011 7'-1--0-- ->      3'011 9'011000100
  transition:      3'011 7'-1--1-- ->      3'100 9'100000100
Extracting FSM `\uart_inst.instance_to_wrap.uart_tx.current_state' from module `\user_project'.
  found $adff cell for state register: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procdff$2517
  root of input selection tree: \uart_inst.instance_to_wrap.uart_tx.next_state
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1017_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1018_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1019_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1013_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1021_CMP
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1007_CMP
  found ctrl input: \uart_inst.instance_to_wrap.uart_tx.b_tick
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:516$556_Y
  found ctrl input: \uart_inst.CFG_REG [4]
  found state code: 3'101
  found state code: 3'100
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:519$559_Y
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:345$498_Y
  found state code: 3'011
  found ctrl input: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:504$554_Y
  found state code: 3'010
  found ctrl input: \uart_inst.instance_to_wrap.fifo_tx.empty_reg
  found state code: 3'001
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1021_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1019_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1018_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1017_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1013_CMP
  found ctrl output: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1007_CMP
  ctrl inputs: { \uart_inst.CFG_REG [4] $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:345$498_Y \uart_inst.instance_to_wrap.uart_tx.b_tick $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:504$554_Y $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:516$556_Y $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:519$559_Y \uart_inst.instance_to_wrap.fifo_tx.empty_reg }
  ctrl outputs: { \uart_inst.instance_to_wrap.uart_tx.next_state $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1007_CMP $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1013_CMP $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1017_CMP $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1018_CMP $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1019_CMP $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1021_CMP }
  transition:      3'000 7'------0 ->      3'001 9'001100000
  transition:      3'000 7'------1 ->      3'000 9'000100000
  transition:      3'100 7'--0---- ->      3'100 9'100000100
  transition:      3'100 7'--1-0-- ->      3'100 9'100000100
  transition:      3'100 7'0-1-1-- ->      3'000 9'000000100
  transition:      3'100 7'1-1-1-- ->      3'101 9'101000100
  transition:      3'010 7'--0---- ->      3'010 9'010010000
  transition:      3'010 7'--1-0-- ->      3'010 9'010010000
  transition:      3'010 7'--1-10- ->      3'010 9'010010000
  transition:      3'010 7'-01-11- ->      3'011 9'011010000
  transition:      3'010 7'-11-11- ->      3'100 9'100010000
  transition:      3'001 7'--0---- ->      3'001 9'001000001
  transition:      3'001 7'--10--- ->      3'001 9'001000001
  transition:      3'001 7'--11--- ->      3'010 9'010000001
  transition:      3'101 7'--0---- ->      3'101 9'101001000
  transition:      3'101 7'--1-0-- ->      3'101 9'101001000
  transition:      3'101 7'--1-1-- ->      3'000 9'000001000
  transition:      3'011 7'--0---- ->      3'011 9'011000010
  transition:      3'011 7'--1-0-- ->      3'011 9'011000010
  transition:      3'011 7'--1-1-- ->      3'100 9'100000010

52.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\uart_inst.instance_to_wrap.uart_tx.current_state$2821' from module `\user_project'.
Optimizing FSM `$fsm$\uart_inst.instance_to_wrap.uart_rx.current_state$2813' from module `\user_project'.

52.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 42 unused cells and 42 unused wires.
<suppressed ~43 debug messages>

52.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\uart_inst.instance_to_wrap.uart_rx.current_state$2813' from module `\user_project'.
  Removing unused output signal \uart_inst.instance_to_wrap.uart_rx.next_state [0].
  Removing unused output signal \uart_inst.instance_to_wrap.uart_rx.next_state [1].
  Removing unused output signal \uart_inst.instance_to_wrap.uart_rx.next_state [2].
Optimizing FSM `$fsm$\uart_inst.instance_to_wrap.uart_tx.current_state$2821' from module `\user_project'.
  Removing unused output signal \uart_inst.instance_to_wrap.uart_tx.next_state [0].
  Removing unused output signal \uart_inst.instance_to_wrap.uart_tx.next_state [1].
  Removing unused output signal \uart_inst.instance_to_wrap.uart_tx.next_state [2].

52.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\uart_inst.instance_to_wrap.uart_rx.current_state$2813' from module `\user_project' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----
Recoding FSM `$fsm$\uart_inst.instance_to_wrap.uart_tx.current_state$2821' from module `\user_project' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

52.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\uart_inst.instance_to_wrap.uart_rx.current_state$2813' from module `user_project':
-------------------------------------

  Information on FSM $fsm$\uart_inst.instance_to_wrap.uart_rx.current_state$2813 (\uart_inst.instance_to_wrap.uart_rx.current_state):

  Number of input signals:    7
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:345$498_Y
    1: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:344$497_Y
    2: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:341$495_Y
    3: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:332$493_Y
    4: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$and$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:324$492_Y
    5: \uart_inst.instance_to_wrap.uart_rx.b_tick
    6: \uart_inst.CFG_REG [4]

  Output signals:
    0: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1656_CMP
    1: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1529_CMP
    2: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1380_CMP
    3: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1269_CMP
    4: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1196_CMP
    5: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:299$488_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'--0----   ->     0 6'100000
      1:     0 7'--1----   ->     3 6'100000
      2:     1 7'01--1--   ->     0 6'001000
      3:     1 7'-1--0--   ->     1 6'001000
      4:     1 7'-0-----   ->     1 6'001000
      5:     1 7'11--1--   ->     4 6'001000
      6:     2 7'-1--111   ->     1 6'000010
      7:     2 7'-1--10-   ->     2 6'000010
      8:     2 7'-1--0--   ->     2 6'000010
      9:     2 7'-0-----   ->     2 6'000010
     10:     2 7'-1--110   ->     5 6'000010
     11:     3 7'-1-1---   ->     2 6'000001
     12:     3 7'-1-0---   ->     3 6'000001
     13:     3 7'-0-----   ->     3 6'000001
     14:     4 7'-1--1--   ->     0 6'010000
     15:     4 7'-1--0--   ->     4 6'010000
     16:     4 7'-0-----   ->     4 6'010000
     17:     5 7'-1--1--   ->     1 6'000100
     18:     5 7'-1--0--   ->     5 6'000100
     19:     5 7'-0-----   ->     5 6'000100

-------------------------------------

FSM `$fsm$\uart_inst.instance_to_wrap.uart_tx.current_state$2821' from module `user_project':
-------------------------------------

  Information on FSM $fsm$\uart_inst.instance_to_wrap.uart_tx.current_state$2821 (\uart_inst.instance_to_wrap.uart_tx.current_state):

  Number of input signals:    7
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \uart_inst.instance_to_wrap.fifo_tx.empty_reg
    1: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:519$559_Y
    2: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:516$556_Y
    3: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:504$554_Y
    4: \uart_inst.instance_to_wrap.uart_tx.b_tick
    5: $flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:345$498_Y
    6: \uart_inst.CFG_REG [4]

  Output signals:
    0: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1021_CMP
    1: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1019_CMP
    2: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1018_CMP
    3: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1017_CMP
    4: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1013_CMP
    5: $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1007_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'------1   ->     0 6'100000
      1:     0 7'------0   ->     3 6'100000
      2:     1 7'0-1-1--   ->     0 6'000100
      3:     1 7'--1-0--   ->     1 6'000100
      4:     1 7'--0----   ->     1 6'000100
      5:     1 7'1-1-1--   ->     4 6'000100
      6:     2 7'-11-11-   ->     1 6'010000
      7:     2 7'--1-10-   ->     2 6'010000
      8:     2 7'--1-0--   ->     2 6'010000
      9:     2 7'--0----   ->     2 6'010000
     10:     2 7'-01-11-   ->     5 6'010000
     11:     3 7'--11---   ->     2 6'000001
     12:     3 7'--10---   ->     3 6'000001
     13:     3 7'--0----   ->     3 6'000001
     14:     4 7'--1-1--   ->     0 6'001000
     15:     4 7'--1-0--   ->     4 6'001000
     16:     4 7'--0----   ->     4 6'001000
     17:     5 7'--1-1--   ->     1 6'000010
     18:     5 7'--1-0--   ->     5 6'000010
     19:     5 7'--0----   ->     5 6'000010

-------------------------------------

52.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\uart_inst.instance_to_wrap.uart_rx.current_state$2813' from module `\user_project'.
Mapping FSM `$fsm$\uart_inst.instance_to_wrap.uart_tx.current_state$2821' from module `\user_project'.

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~14 debug messages>

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procdff$2537 ($adff) from module user_project (D = \uart_inst.instance_to_wrap.uart_tx.tx_next, Q = \uart_inst.instance_to_wrap.uart_tx.tx_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procdff$2532 ($adff) from module user_project (D = \uart_inst.instance_to_wrap.uart_tx.data_next, Q = \uart_inst.instance_to_wrap.uart_tx.data_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procdff$2527 ($adff) from module user_project (D = \uart_inst.instance_to_wrap.uart_tx.count_next, Q = \uart_inst.instance_to_wrap.uart_tx.count_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procdff$2522 ($adff) from module user_project (D = \uart_inst.instance_to_wrap.uart_tx.b_next, Q = \uart_inst.instance_to_wrap.uart_tx.b_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procdff$2602 ($dff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\uart_rx.$0\f_error_reg[0:0], Q = \uart_inst.instance_to_wrap.uart_rx.f_error_reg).
Adding SRST signal on $auto$ff.cc:266:slice$3049 ($dffe) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1777_Y, Q = \uart_inst.instance_to_wrap.uart_rx.f_error_reg, rval = 1'0).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procdff$2595 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\uart_rx.$0\p_error_reg[0:0], Q = \uart_inst.instance_to_wrap.uart_rx.p_error_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procdff$2590 ($adff) from module user_project (D = { \uart_inst.instance_to_wrap.uart_rx.rx \uart_inst.instance_to_wrap.uart_rx.data_reg [8:1] }, Q = \uart_inst.instance_to_wrap.uart_rx.data_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procdff$2585 ($adff) from module user_project (D = \uart_inst.instance_to_wrap.uart_rx.count_next, Q = \uart_inst.instance_to_wrap.uart_rx.count_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procdff$2580 ($adff) from module user_project (D = \uart_inst.instance_to_wrap.uart_rx.b_next, Q = \uart_inst.instance_to_wrap.uart_rx.b_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procdff$2570 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1179_Y, Q = \uart_inst.instance_to_wrap.uart_rx.brk).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.\ticker.$procdff$2786 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.\ticker.$procmux$2504_Y, Q = \uart_inst.instance_to_wrap.rx_glitch_filter.ticker.counter).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.$procdff$2682 ($adff) from module user_project (D = { \uart_inst.instance_to_wrap.rx_glitch_filter.shifter [6:0] \uart_inst.instance_to_wrap.rx_sync.sync [1] }, Q = \uart_inst.instance_to_wrap.rx_glitch_filter.shifter).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.$procdff$2677 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.$0\out[0:0], Q = \uart_inst.instance_to_wrap.rx_glitch_filter.out).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procdff$2562 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0\empty_reg[0:0], Q = \uart_inst.instance_to_wrap.fifo_tx.empty_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procdff$2557 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0\full_reg[0:0], Q = \uart_inst.instance_to_wrap.fifo_tx.full_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procdff$2552 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0\level_reg[3:0], Q = \uart_inst.instance_to_wrap.fifo_tx.level_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procdff$2547 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0\r_ptr_reg[3:0], Q = \uart_inst.instance_to_wrap.fifo_tx.r_ptr_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procdff$2542 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$0\w_ptr_reg[3:0], Q = \uart_inst.instance_to_wrap.fifo_tx.w_ptr_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procdff$2562 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0\empty_reg[0:0], Q = \uart_inst.instance_to_wrap.fifo_rx.empty_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procdff$2557 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0\full_reg[0:0], Q = \uart_inst.instance_to_wrap.fifo_rx.full_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procdff$2552 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0\level_reg[3:0], Q = \uart_inst.instance_to_wrap.fifo_rx.level_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procdff$2547 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0\r_ptr_reg[3:0], Q = \uart_inst.instance_to_wrap.fifo_rx.r_ptr_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procdff$2542 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$0\w_ptr_reg[3:0], Q = \uart_inst.instance_to_wrap.fifo_rx.w_ptr_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.\buad_gen.$procdff$2512 ($adff) from module user_project (D = \uart_inst.instance_to_wrap.buad_gen.count_next, Q = \uart_inst.instance_to_wrap.buad_gen.count_reg).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.$procdff$2612 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.$procmux$1788_Y, Q = \uart_inst.instance_to_wrap.samples_count).
Adding EN signal on $flatten\uart_inst.\instance_to_wrap.$procdff$2607 ($adff) from module user_project (D = $flatten\uart_inst.\instance_to_wrap.$procmux$1802_Y, Q = \uart_inst.instance_to_wrap.bits_count).
Adding EN signal on $flatten\uart_inst.$procdff$2726 ($adff) from module user_project (D = \wbs_dat_i [15:0], Q = \uart_inst.PR_REG).
Adding EN signal on $flatten\uart_inst.$procdff$2723 ($adff) from module user_project (D = \wbs_dat_i [4:0], Q = \uart_inst.CTRL_REG).
Adding EN signal on $flatten\uart_inst.$procdff$2720 ($adff) from module user_project (D = \wbs_dat_i [13:0], Q = \uart_inst.CFG_REG).
Adding EN signal on $flatten\uart_inst.$procdff$2717 ($adff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.MATCH_REG).
Adding EN signal on $flatten\uart_inst.$procdff$2714 ($adff) from module user_project (D = \wbs_dat_i [3:0], Q = \uart_inst.RX_FIFO_THRESHOLD_REG).
Adding EN signal on $flatten\uart_inst.$procdff$2708 ($adff) from module user_project (D = \wbs_dat_i [3:0], Q = \uart_inst.TX_FIFO_THRESHOLD_REG).
Adding EN signal on $flatten\uart_inst.$procdff$2699 ($adff) from module user_project (D = \wbs_dat_i [9:0], Q = \uart_inst.IM_REG).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [0], Q = \uart_inst.RIS_REG [0]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [1], Q = \uart_inst.RIS_REG [1]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [9], Q = \uart_inst.RIS_REG [9]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [8], Q = \uart_inst.RIS_REG [8]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [7], Q = \uart_inst.RIS_REG [7]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [6], Q = \uart_inst.RIS_REG [6]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [5], Q = \uart_inst.RIS_REG [5]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [4], Q = \uart_inst.RIS_REG [4]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [3], Q = \uart_inst.RIS_REG [3]).
Adding EN signal on $flatten\uart_inst.$procdff$2688 ($adff) from module user_project (D = $flatten\uart_inst.$0\RIS_REG[9:0] [2], Q = \uart_inst.RIS_REG [2]).
Adding EN signal on $flatten\pwm_inst.\instance_to_wrap.$procdff$2667 ($adff) from module user_project (D = $flatten\pwm_inst.\instance_to_wrap.$0\tmr_run[0:0], Q = \pwm_inst.instance_to_wrap.tmr_run).
Adding EN signal on $flatten\pwm_inst.\instance_to_wrap.$procdff$2662 ($adff) from module user_project (D = $flatten\pwm_inst.\instance_to_wrap.$procmux$2203_Y, Q = \pwm_inst.instance_to_wrap.tmr_reg).
Adding EN signal on $flatten\pwm_inst.\instance_to_wrap.$procdff$2657 ($adff) from module user_project (D = $flatten\pwm_inst.\instance_to_wrap.$0\tmr_dir[0:0], Q = \pwm_inst.instance_to_wrap.tmr_dir).
Adding EN signal on $flatten\pwm_inst.\instance_to_wrap.$procdff$2652 ($adff) from module user_project (D = \pwm_inst.instance_to_wrap.pwm0_reg_next, Q = \pwm_inst.instance_to_wrap.pwm0_reg).
Adding EN signal on $flatten\pwm_inst.\instance_to_wrap.$procdff$2642 ($adff) from module user_project (D = $flatten\pwm_inst.\instance_to_wrap.$procmux$1821_Y, Q = \pwm_inst.instance_to_wrap.dly_cntr).
Adding EN signal on $flatten\pwm_inst.\instance_to_wrap.$procdff$2637 ($adff) from module user_project (D = \pwm_inst.instance_to_wrap.pwm0_reg, Q = \pwm_inst.instance_to_wrap.pwm0_delayed).
Adding EN signal on $flatten\pwm_inst.\instance_to_wrap.$procdff$2622 ($adff) from module user_project (D = $flatten\pwm_inst.\instance_to_wrap.$0\fault_clr_reg[0:0], Q = \pwm_inst.instance_to_wrap.fault_clr_reg).
Adding EN signal on $flatten\pwm_inst.\instance_to_wrap.$procdff$2617 ($adff) from module user_project (D = 1'0, Q = \pwm_inst.instance_to_wrap.fault_reg).
Adding EN signal on $flatten\pwm_inst.$procdff$2776 ($adff) from module user_project (D = \wbs_dat_i, Q = \pwm_inst.RELOAD_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2773 ($adff) from module user_project (D = \wbs_dat_i [15:0], Q = \pwm_inst.PR_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2770 ($adff) from module user_project (D = \wbs_dat_i, Q = \pwm_inst.CMPX_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2767 ($adff) from module user_project (D = \wbs_dat_i, Q = \pwm_inst.CMPY_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2764 ($adff) from module user_project (D = \wbs_dat_i [6:0], Q = \pwm_inst.CTRL_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2761 ($adff) from module user_project (D = \wbs_dat_i [2:0], Q = \pwm_inst.CFG_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2758 ($adff) from module user_project (D = \wbs_dat_i [11:0], Q = \pwm_inst.PWM0CFG_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2755 ($adff) from module user_project (D = \wbs_dat_i [15:0], Q = \pwm_inst.PWM1CFG_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2752 ($adff) from module user_project (D = \wbs_dat_i [7:0], Q = \pwm_inst.PWMDT_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2749 ($adff) from module user_project (D = \wbs_dat_i [15:0], Q = \pwm_inst.PWMFC_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2743 ($adff) from module user_project (D = \wbs_dat_i [2:0], Q = \pwm_inst.IM_REG).
Adding EN signal on $flatten\pwm_inst.$procdff$2732 ($adff) from module user_project (D = $flatten\pwm_inst.$0\RIS_REG[2:0] [1], Q = \pwm_inst.RIS_REG [1]).
Adding EN signal on $flatten\pwm_inst.$procdff$2732 ($adff) from module user_project (D = $flatten\pwm_inst.$0\RIS_REG[2:0] [2], Q = \pwm_inst.RIS_REG [2]).
Adding EN signal on $flatten\pwm_inst.$procdff$2732 ($adff) from module user_project (D = $flatten\pwm_inst.$0\RIS_REG[2:0] [0], Q = \pwm_inst.RIS_REG [0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3270 ($adffe) from module user_project.

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 44 unused cells and 80 unused wires.
<suppressed ~49 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~38 debug messages>

61. Rerunning OPT passes. (Maybe there is more to doâ€¦)

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
    New ctrl vector for $pmux cell $flatten\pwm_inst.\instance_to_wrap.$procmux$2006: { $flatten\pwm_inst.\instance_to_wrap.$procmux$2009_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2008_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2007_CMP }
    New ctrl vector for $pmux cell $flatten\pwm_inst.\instance_to_wrap.$procmux$2015: { $flatten\pwm_inst.\instance_to_wrap.$procmux$2018_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2017_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2016_CMP }
    New ctrl vector for $pmux cell $flatten\pwm_inst.\instance_to_wrap.$procmux$2025: { $flatten\pwm_inst.\instance_to_wrap.$procmux$2028_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2027_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2026_CMP }
    New ctrl vector for $pmux cell $flatten\pwm_inst.\instance_to_wrap.$procmux$2036: { $flatten\pwm_inst.\instance_to_wrap.$procmux$2039_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2038_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2037_CMP }
    New ctrl vector for $pmux cell $flatten\pwm_inst.\instance_to_wrap.$procmux$2048: { $flatten\pwm_inst.\instance_to_wrap.$procmux$2051_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2050_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2049_CMP }
    New ctrl vector for $pmux cell $flatten\pwm_inst.\instance_to_wrap.$procmux$2061: { $flatten\pwm_inst.\instance_to_wrap.$procmux$2064_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2063_CMP $flatten\pwm_inst.\instance_to_wrap.$procmux$2062_CMP }
  Optimizing cells in module \user_project.
Performed a total of 6 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

68. Rerunning OPT passes. (Maybe there is more to doâ€¦)

69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
Performed a total of 0 changes.

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

72. Executing OPT_DFF pass (perform DFF optimizations).

73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

74. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

75. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell user_project.$eq$/workspace/peripheral-example/verilog/rtl/user_project.v:37$252 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project.$eq$/workspace/peripheral-example/verilog/rtl/user_project.v:38$254 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project.$ne$/workspace/peripheral-example/verilog/rtl/user_project.v:40$257 ($ne).
Removed top 2 bits (of 4) from port B of cell user_project.$ne$/workspace/peripheral-example/verilog/rtl/user_project.v:41$259 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project.$auto$fsm_map.cc:77:implement_pattern_cache$2928 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3020 ($ne).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:83$283 ($sub).
Removed top 16 bits (of 32) from port Y of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:83$283 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:90$286 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:91$288 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:114$304 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:122$311 ($add).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:124$312 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:240$438 ($sub).
Removed top 24 bits (of 32) from port Y of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:240$438 ($sub).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2009_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2012_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2018_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2021_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2028_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2031_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2039_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2051_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\pwm_inst.\instance_to_wrap.$procmux$2064_CMP0 ($eq).
Removed top 10 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:171$177 ($eq).
Removed top 10 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:165$174 ($eq).
Removed top 10 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:159$171 ($eq).
Removed top 11 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:153$168 ($eq).
Removed top 11 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:147$165 ($eq).
Removed top 11 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:141$162 ($eq).
Removed top 11 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:129$159 ($eq).
Removed top 12 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:123$156 ($eq).
Removed top 12 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:117$153 ($eq).
Removed top 13 bits (of 16) from port B of cell user_project.$flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:111$150 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3096 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3086 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3082 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3075 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3071 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project.$auto$fsm_map.cc:77:implement_pattern_cache$2834 ($eq).
Removed top 1 bits (of 2) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3042 ($ne).
Removed top 1 bits (of 2) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3035 ($ne).
Removed top 3 bits (of 5) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3243 ($ne).
Removed top 7 bits (of 9) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3236 ($ne).
Removed top 2 bits (of 3) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3234 ($ne).
Removed top 7 bits (of 11) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3230 ($ne).
Removed top 6 bits (of 10) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3228 ($ne).
Removed top 3 bits (of 4) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3223 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3145 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3138 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3108 ($ne).
Removed top 1 bits (of 3) from port B of cell user_project.$auto$opt_dff.cc:195:make_patterns_logic$3101 ($ne).
Removed top 1 bits (of 4) from port B of cell user_project.$auto$fsm_map.cc:77:implement_pattern_cache$2997 ($eq).
Removed top 2 bits (of 5) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:201$476 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:206$477 ($add).
Removed top 26 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:206$477 ($add).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.\ticker.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:97$592 ($sub).
Removed top 24 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.\ticker.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:97$592 ($sub).
Removed top 16 bits (of 32) from mux cell user_project.$flatten\uart_inst.\instance_to_wrap.\buad_gen.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:239$575 ($mux).
Removed top 16 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\buad_gen.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:239$574 ($add).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1098_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546 ($add).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543 ($sub).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541 ($add).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540 ($add).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:525$561 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:525$561 ($add).
Removed top 1 bits (of 4) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_tx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:516$556 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:510$555 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:510$555 ($add).
Removed top 1 bits (of 2) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1098_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546 ($add).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543 ($sub).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541 ($add).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540 ($add).
Removed top 2 bits (of 3) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1431_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1411_CMP0 ($eq).
Removed top 28 bits (of 32) from port A of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:410$519 ($sub).
Removed top 27 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:410$519 ($sub).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:352$500 ($add).
Removed top 28 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:352$500 ($add).
Removed top 31 bits (of 32) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:344$496 ($sub).
Removed top 27 bits (of 32) from port Y of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:344$496 ($sub).
Removed top 1 bits (of 4) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:341$495 ($eq).
Removed top 2 bits (of 4) from port B of cell user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$eq$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:332$493 ($eq).
Removed top 24 bits (of 32) from wire user_project.$flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:240$438_Y.
Removed top 16 bits (of 32) from wire user_project.$flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:83$283_Y.
Removed top 26 bits (of 32) from wire user_project.$flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:206$477_Y.
Removed top 16 bits (of 32) from wire user_project.$flatten\uart_inst.\instance_to_wrap.\buad_gen.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:239$574_Y.
Removed top 28 bits (of 32) from wire user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546_Y.
Removed top 28 bits (of 32) from wire user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_rx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543_Y.
Removed top 28 bits (of 32) from wire user_project.$flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546_Y.
Removed top 28 bits (of 32) from wire user_project.$flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:352$500_Y.
Removed top 28 bits (of 32) from wire user_project.$flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:510$555_Y.
Removed top 28 bits (of 32) from wire user_project.$flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:525$561_Y.

76. Executing PEEPOPT pass (run peephole optimizers).

77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

78. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_project:
  creating $macc model for $flatten\pwm_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:122$311 ($add).
  creating $macc model for $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:124$312 ($sub).
  creating $macc model for $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:240$438 ($sub).
  creating $macc model for $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:83$283 ($sub).
  creating $macc model for $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:90$286 ($sub).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:206$477 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:208$478 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\buad_gen.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:239$574 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543 ($sub).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543 ($sub).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.\ticker.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:97$592 ($sub).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:337$494 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:350$499 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:352$500 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:344$496 ($sub).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:410$519 ($sub).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:510$555 ($add).
  creating $macc model for $flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:525$561 ($add).
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:525$561.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:510$555.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:410$519.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:344$496.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:352$500.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:350$499.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:337$494.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.\ticker.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:97$592.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.\buad_gen.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:239$574.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:208$478.
  creating $alu model for $macc $flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:206$477.
  creating $alu model for $macc $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:90$286.
  creating $alu model for $macc $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:83$283.
  creating $alu model for $macc $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:240$438.
  creating $alu model for $macc $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:124$312.
  creating $alu model for $macc $flatten\pwm_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:122$311.
  creating $alu model for $flatten\uart_inst.\instance_to_wrap.$gt$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:212$482 ($gt): new $alu
  creating $alu model for $flatten\uart_inst.\instance_to_wrap.$lt$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:211$479 ($lt): new $alu
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.$lt$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:211$479: $auto$alumacc.cc:485:replace_alu$3303
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.$gt$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:212$482: $auto$alumacc.cc:485:replace_alu$3314
  creating $alu cell for $flatten\pwm_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:122$311: $auto$alumacc.cc:485:replace_alu$3319
  creating $alu cell for $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:124$312: $auto$alumacc.cc:485:replace_alu$3322
  creating $alu cell for $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:240$438: $auto$alumacc.cc:485:replace_alu$3325
  creating $alu cell for $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:83$283: $auto$alumacc.cc:485:replace_alu$3328
  creating $alu cell for $flatten\pwm_inst.\instance_to_wrap.$sub$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/CF_TMR32.v:90$286: $auto$alumacc.cc:485:replace_alu$3331
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:206$477: $auto$alumacc.cc:485:replace_alu$3334
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:208$478: $auto$alumacc.cc:485:replace_alu$3337
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\buad_gen.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:239$574: $auto$alumacc.cc:485:replace_alu$3340
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540: $auto$alumacc.cc:485:replace_alu$3343
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541: $auto$alumacc.cc:485:replace_alu$3346
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546: $auto$alumacc.cc:485:replace_alu$3349
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543: $auto$alumacc.cc:485:replace_alu$3352
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:231$540: $auto$alumacc.cc:485:replace_alu$3355
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:232$541: $auto$alumacc.cc:485:replace_alu$3358
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$add$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:254$546: $auto$alumacc.cc:485:replace_alu$3361
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:245$543: $auto$alumacc.cc:485:replace_alu$3364
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\rx_glitch_filter.\ticker.$sub$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:97$592: $auto$alumacc.cc:485:replace_alu$3367
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:350$499: $auto$alumacc.cc:485:replace_alu$3370
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:337$494: $auto$alumacc.cc:485:replace_alu$3373
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:352$500: $auto$alumacc.cc:485:replace_alu$3376
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:344$496: $auto$alumacc.cc:485:replace_alu$3379
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\uart_rx.$sub$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:410$519: $auto$alumacc.cc:485:replace_alu$3382
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:510$555: $auto$alumacc.cc:485:replace_alu$3385
  creating $alu cell for $flatten\uart_inst.\instance_to_wrap.\uart_tx.$add$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:525$561: $auto$alumacc.cc:485:replace_alu$3388
  created 26 $alu and 0 $macc cells.

79. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module user_project that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\uart_inst.\instance_to_wrap.\uart_tx.$shl$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:463$548 ($shl):
    Found 2 activation_patterns using ctrl signal { $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1411_CMP $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1431_CMP \uart_inst.instance_to_wrap.uart_tx.current_state [5] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$memrd$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:198$534 ($memrd):
    Found 3 activation_patterns using ctrl signal { $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1411_CMP $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1431_CMP \uart_inst.instance_to_wrap.fifo_tx.empty_reg \uart_inst.instance_to_wrap.uart_tx.current_state [5] \uart_inst.instance_to_wrap.uart_tx.current_state [0] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$memrd$\array_reg$/nc/ip/CF_IP_UTIL/v1.0.0/hdl/cf_util_lib.v:198$534 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\pwm_inst.$eq$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:246$194_Y $eq$/workspace/peripheral-example/verilog/rtl/user_project.v:37$252_Y }.
    No candidates found.

80. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~5 debug messages>
Removed a total of 1 cells.

82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

83. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
Performed a total of 0 changes.

84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

85. Executing OPT_DFF pass (perform DFF optimizations).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

87. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

88. Rerunning OPT passes. (Maybe there is more to doâ€¦)

89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

90. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
Performed a total of 0 changes.

91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

92. Executing OPT_DFF pass (perform DFF optimizations).

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

94. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

95. Executing MEMORY pass.

95.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

95.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

95.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing user_project.uart_inst.instance_to_wrap.fifo_rx.array_reg write port 0.
  Analyzing user_project.uart_inst.instance_to_wrap.fifo_tx.array_reg write port 0.

95.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

95.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\uart_inst.instance_to_wrap.fifo_rx.array_reg'[0] in module `\user_project': no output FF found.
Checking read port `\uart_inst.instance_to_wrap.fifo_tx.array_reg'[0] in module `\user_project': no output FF found.
Checking read port address `\uart_inst.instance_to_wrap.fifo_rx.array_reg'[0] in module `\user_project': address FF has async set and/or reset, not supported.
Checking read port address `\uart_inst.instance_to_wrap.fifo_tx.array_reg'[0] in module `\user_project': address FF has async set and/or reset, not supported.

95.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

95.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

95.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

95.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

95.10. Executing MEMORY_COLLECT pass (generating $mem cells).

96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

97. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~135 debug messages>

98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

99. Executing OPT_DFF pass (perform DFF optimizations).

100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 6 unused cells and 84 unused wires.
<suppressed ~7 debug messages>

101. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \uart_inst.instance_to_wrap.fifo_rx.array_reg in module \user_project:
  created 16 $dff cells and 0 static cells of width 9.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \uart_inst.instance_to_wrap.fifo_tx.array_reg in module \user_project:
  created 16 $dff cells and 0 static cells of width 9.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.

102. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~33 debug messages>

103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210:
      Old ports: A=32'11011110101011011011111011101111, B={ 29'00000000000000000000000000000 \pwm_inst.IC_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y
      New ports: A=4'1111, B={ 1'0 \pwm_inst.IC_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [31:4] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105:
      Old ports: A=32'11011110101011011011111011101111, B={ 22'0000000000000000000000 \uart_inst.IC_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y
      New ports: A=11'11011101111, B={ 1'0 \uart_inst.IC_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y, B={ 29'00000000000000000000000000000 \pwm_inst.RIS_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y
      New ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:260$210_Y [3:0], B={ 1'0 \pwm_inst.RIS_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [31:4] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y, B={ 22'0000000000000000000000 \uart_inst.RIS_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:324$105_Y [10:0], B={ 1'0 \uart_inst.RIS_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y, B={ 29'00000000000000000000000000000 \pwm_inst.MIS_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y
      New ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:259$212_Y [3:0], B={ 1'0 \pwm_inst.MIS_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [31:4] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y, B={ 22'0000000000000000000000 \uart_inst.MIS_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:323$107_Y [10:0], B={ 1'0 \uart_inst.MIS_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y, B={ 29'00000000000000000000000000000 \pwm_inst.IM_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y
      New ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:258$214_Y [3:0], B={ 1'0 \pwm_inst.IM_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [31:4] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y, B={ 22'0000000000000000000000 \uart_inst.IM_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:322$109_Y [10:0], B={ 1'0 \uart_inst.IM_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y, B={ 16'0000000000000000 \pwm_inst.PWMFC_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y
      New ports: A={ $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:257$216_Y [3:0] }, B={ 1'0 \pwm_inst.PWMFC_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [31:17] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y, B={ 31'0000000000000000000000000000000 \uart_inst.TX_FIFO_FLUSH_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:321$111_Y [10:0], B={ 10'0000000000 \uart_inst.TX_FIFO_FLUSH_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y, B={ 24'000000000000000000000000 \pwm_inst.PWMDT_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y
      New ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:256$218_Y [16:0], B={ 9'000000000 \pwm_inst.PWMDT_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [31:17] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y, B={ 28'0000000000000000000000000000 \uart_inst.TX_FIFO_THRESHOLD_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:320$113_Y [10:0], B={ 7'0000000 \uart_inst.TX_FIFO_THRESHOLD_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y, B={ 16'0000000000000000 \pwm_inst.PWM1CFG_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y
      New ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:255$220_Y [16:0], B={ 1'0 \pwm_inst.PWM1CFG_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [31:17] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y, B={ 28'0000000000000000000000000000 \uart_inst.instance_to_wrap.fifo_tx.level_reg }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:319$115_Y [10:0], B={ 7'0000000 \uart_inst.instance_to_wrap.fifo_tx.level_reg }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y, B={ 20'00000000000000000000 \pwm_inst.PWM0CFG_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y
      New ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:254$222_Y [16:0], B={ 5'00000 \pwm_inst.PWM0CFG_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [31:17] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y, B={ 31'0000000000000000000000000000000 \uart_inst.RX_FIFO_FLUSH_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:318$117_Y [10:0], B={ 10'0000000000 \uart_inst.RX_FIFO_FLUSH_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y, B={ 29'00000000000000000000000000000 \pwm_inst.CFG_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y
      New ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:253$224_Y [16:0], B={ 14'00000000000000 \pwm_inst.CFG_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [31:17] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y, B={ 28'0000000000000000000000000000 \uart_inst.RX_FIFO_THRESHOLD_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:317$119_Y [10:0], B={ 7'0000000 \uart_inst.RX_FIFO_THRESHOLD_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228:
      Old ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y, B={ 25'0000000000000000000000000 \pwm_inst.CTRL_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y
      New ports: A=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:252$226_Y [16:0], B={ 10'0000000000 \pwm_inst.CTRL_REG }, Y=$flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16:0]
      New connections: $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [31:17] = { $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] 1'0 $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] $flatten\pwm_inst.$ternary$/workspace/peripheral-example/ip/CF_TMR32/hdl/rtl/bus_wrappers/CF_TMR32_WB.v:251$228_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y, B={ 28'0000000000000000000000000000 \uart_inst.instance_to_wrap.fifo_rx.level_reg }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:316$121_Y [10:0], B={ 7'0000000 \uart_inst.instance_to_wrap.fifo_rx.level_reg }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y, B={ 23'00000000000000000000000 \uart_inst.MATCH_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:315$123_Y [10:0], B={ 2'00 \uart_inst.MATCH_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [31:11] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y, B={ 18'000000000000000000 \uart_inst.CFG_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y
      New ports: A={ $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:314$125_Y [10:0] }, B={ 1'0 \uart_inst.CFG_REG }, Y={ $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [13:0] }
      New connections: { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [31:16] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [14] } = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] 1'0 }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y, B={ 27'000000000000000000000000000 \uart_inst.CTRL_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y
      New ports: A={ $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:313$127_Y [13:0] }, B={ 10'0000000000 \uart_inst.CTRL_REG }, Y={ $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [13:0] }
      New connections: { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [31:16] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [14] } = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] 1'0 }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y, B={ 16'0000000000000000 \uart_inst.PR_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y
      New ports: A={ $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [15] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:312$129_Y [13:0] }, B={ 1'0 \uart_inst.PR_REG }, Y=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16:0]
      New connections: $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [31:17] = { $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] 1'0 $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16] 1'0 }
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:310$133:
      Old ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y, B={ 23'00000000000000000000000 \uart_inst.RXDATA_WIRE }, Y=\dat_o[1]
      New ports: A=$flatten\uart_inst.$ternary$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/bus_wrappers/CF_UART_WB.v:311$131_Y [16:0], B={ 8'00000000 \uart_inst.RXDATA_WIRE }, Y=\dat_o[1] [16:0]
      New connections: \dat_o[1] [31:17] = { \dat_o[1] [16] \dat_o[1] [16] 1'0 \dat_o[1] [16] \dat_o[1] [16] \dat_o[1] [16] \dat_o[1] [16] 1'0 \dat_o[1] [16] 1'0 \dat_o[1] [16] 1'0 \dat_o[1] [16] \dat_o[1] [16] 1'0 }
  Optimizing cells in module \user_project.
Performed a total of 25 changes.

106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

107. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\uart_inst.\instance_to_wrap.\fifo_rx.$procmux$1143 in front of them:
        $auto$alumacc.cc:485:replace_alu$3349
        $auto$alumacc.cc:485:replace_alu$3352

    Found cells that share an operand and can be merged by moving the $mux $flatten\uart_inst.\instance_to_wrap.\fifo_tx.$procmux$1143 in front of them:
        $auto$alumacc.cc:485:replace_alu$3361
        $auto$alumacc.cc:485:replace_alu$3364

    Found cells that share an operand and can be merged by moving the $pmux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1444 in front of them:
        $flatten\uart_inst.\instance_to_wrap.\uart_rx.$ne$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:363$505
        $flatten\uart_inst.\instance_to_wrap.\uart_rx.$ne$/workspace/peripheral-example/ip/CF_UART/hdl/rtl/CF_UART.v:361$503

    Found cells that share an operand and can be merged by moving the $pmux $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1774 in front of them:
        $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1253
        $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1360

    Found cells that share an operand and can be merged by moving the $pmux $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1047 in front of them:
        $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$645
        $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$722

108. Executing OPT_DFF pass (perform DFF optimizations).

109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 0 unused cells and 90 unused wires.
<suppressed ~1 debug messages>

110. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~7 debug messages>

111. Rerunning OPT passes. (Maybe there is more to doâ€¦)

112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$3810:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2628:Mux$3811
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2628:Mux$3811 [1]
      New connections: { $auto$rtlil.cc:2628:Mux$3811 [3:2] $auto$rtlil.cc:2628:Mux$3811 [0] } = { $auto$rtlil.cc:2628:Mux$3811 [1] $auto$rtlil.cc:2628:Mux$3811 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$3817:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2628:Mux$3818
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2628:Mux$3818 [1]
      New connections: { $auto$rtlil.cc:2628:Mux$3818 [3:2] $auto$rtlil.cc:2628:Mux$3818 [0] } = { $auto$rtlil.cc:2628:Mux$3818 [1] $auto$rtlil.cc:2628:Mux$3818 [1] 1'1 }
    New ctrl vector for $pmux cell $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1444: { $auto$opt_reduce.cc:134:opt_pmux$3831 $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1392_CMP $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1374_CMP }
    New ctrl vector for $pmux cell $flatten\uart_inst.\instance_to_wrap.\uart_rx.$procmux$1774: $auto$opt_reduce.cc:134:opt_pmux$3833
    New ctrl vector for $pmux cell $flatten\uart_inst.\instance_to_wrap.\uart_tx.$procmux$1047: $auto$opt_reduce.cc:134:opt_pmux$3835
  Optimizing cells in module \user_project.
Performed a total of 5 changes.

114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

115. Executing OPT_SHARE pass.

116. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[9]$3620 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[9]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[8]$3618 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[8]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[7]$3616 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[7]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[6]$3614 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[6]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[5]$3612 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[5]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[4]$3610 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[4]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[3]$3608 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[3]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[2]$3606 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[2]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[1]$3604 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[1]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[15]$3632 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[15]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[14]$3630 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[14]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[13]$3628 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[13]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[12]$3626 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[12]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[11]$3624 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[11]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[10]$3622 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[10]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_tx.array_reg[0]$3602 ($dff) from module user_project (D = \wbs_dat_i [8:0], Q = \uart_inst.instance_to_wrap.fifo_tx.array_reg[0]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[9]$3415 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[9]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[8]$3413 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[8]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[7]$3411 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[7]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[6]$3409 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[6]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[5]$3407 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[5]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[4]$3405 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[4]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[3]$3403 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[3]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[2]$3401 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[2]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[1]$3399 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[1]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[15]$3427 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[15]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[14]$3425 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[14]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[13]$3423 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[13]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[12]$3421 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[12]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[11]$3419 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[11]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[10]$3417 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[10]).
Adding EN signal on $memory\uart_inst.instance_to_wrap.fifo_rx.array_reg[0]$3397 ($dff) from module user_project (D = \uart_inst.instance_to_wrap.fifo_rx.wdata, Q = \uart_inst.instance_to_wrap.fifo_rx.array_reg[0]).

117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 32 unused cells and 37 unused wires.
<suppressed ~33 debug messages>

118. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~4 debug messages>

119. Rerunning OPT passes. (Maybe there is more to doâ€¦)

120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
Performed a total of 0 changes.

122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

123. Executing OPT_SHARE pass.

124. Executing OPT_DFF pass (perform DFF optimizations).

125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

126. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

127. Executing TECHMAP pass (map to technology primitives).

127.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

127.2. Continuing TECHMAP pass.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_90_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:cd41ed3ac81a9b5aa80502208d490dea78fb867f$paramod$4d3a4ebf1d5edb3a0c51886225481b7d254521a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$0563fff2c395e9892f21c131fa33d5e0ad144e72\_90_alu for cells of type $alu.
Using template $paramod$constmap:58ff13196a0cd50486a76b0d0417e97d84c2bc16$paramod$cf3062c96a298198b82a5a375067c8edd2ccb70a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
No more expansions possible.
<suppressed ~3352 debug messages>

128. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~2429 debug messages>

129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~1746 debug messages>
Removed a total of 582 cells.

130. Executing OPT_DFF pass (perform DFF optimizations).

131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 149 unused cells and 1892 unused wires.
<suppressed ~150 debug messages>

132. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~1 debug messages>

133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

134. Executing OPT_DFF pass (perform DFF optimizations).

135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

136. Executing ABC pass (technology mapping using ABC).

136.1. Extracting gate netlist of module `\user_project' to `<abc-temp-dir>/input.blif'..
Extracted 3632 gates and 4454 wires to a netlist network with 820 inputs and 348 outputs.

136.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

136.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:      471
ABC RESULTS:               MUX cells:      854
ABC RESULTS:               NOR cells:      150
ABC RESULTS:             ORNOT cells:       95
ABC RESULTS:              XNOR cells:       46
ABC RESULTS:               XOR cells:      346
ABC RESULTS:                OR cells:      716
ABC RESULTS:              NAND cells:      113
ABC RESULTS:               AND cells:       75
ABC RESULTS:            ANDNOT cells:      766
ABC RESULTS:        internal signals:     3286
ABC RESULTS:           input signals:      820
ABC RESULTS:          output signals:      348
Removing temp directory.

137. Executing OPT pass (performing simple optimizations).

137.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.
<suppressed ~301 debug messages>

137.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

137.3. Executing OPT_DFF pass (perform DFF optimizations).

137.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 2 unused cells and 2330 unused wires.
<suppressed ~97 debug messages>

137.5. Finished fast OPT passes.

138. Executing HIERARCHY pass (managing design hierarchy).

138.1. Analyzing design hierarchy..
Top module:  \user_project

138.2. Analyzing design hierarchy..
Top module:  \user_project
Removed 0 unused modules.

139. Executing CHECK pass (checking for obvious problems).
Checking module user_project...
Found and reported 0 problems.

140. Printing statistics.

=== user_project ===

   Number of wires:               3813
   Number of wire bits:           5469
   Number of public wires:         325
   Number of public wire bits:    1981
   Number of ports:                 14
   Number of port bits:            112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4353
     $_ANDNOT_                     763
     $_AND_                         74
     $_DFFE_PP0P_                  393
     $_DFFE_PP1P_                   23
     $_DFFE_PP_                    288
     $_DFF_PP0_                     44
     $_DFF_PP1_                      3
     $_DFF_P_                        3
     $_MUX_                        854
     $_NAND_                       113
     $_NOR_                        120
     $_NOT_                        469
     $_ORNOT_                       95
     $_OR_                         703
     $_SDFFCE_PP0P_                  1
     $_XNOR_                        45
     $_XOR_                        346
     $scopeinfo                     15
     CF_SRAM_1024x32_wb_wrapper      1

141. Generating Graphviz representation of design.
Writing dot description to `/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module user_project to page 1.

142. Executing OPT pass (performing simple optimizations).

142.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

142.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

142.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_project..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

142.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_project.
Performed a total of 0 changes.

142.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_project'.
Removed a total of 0 cells.

142.6. Executing OPT_DFF pass (perform DFF optimizations).

142.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..

142.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_project.

142.9. Finished OPT passes. (There is nothing left to do.)

143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 15 unused cells and 183 unused wires.
<suppressed ~198 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/tmp/316a7f028779413b9b62224e3e9ce436.lib ",
   "modules": {
      "\\user_project": {
         "num_wires":         3630,
         "num_wire_bits":     4454,
         "num_pub_wires":     142,
         "num_pub_wire_bits": 966,
         "num_ports":         14,
         "num_port_bits":     112,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         4338,
         "num_cells_by_type": {
            "$_ANDNOT_": 763,
            "$_AND_": 74,
            "$_DFFE_PP0P_": 393,
            "$_DFFE_PP1P_": 23,
            "$_DFFE_PP_": 288,
            "$_DFF_PP0_": 44,
            "$_DFF_PP1_": 3,
            "$_DFF_P_": 3,
            "$_MUX_": 854,
            "$_NAND_": 113,
            "$_NOR_": 120,
            "$_NOT_": 469,
            "$_ORNOT_": 95,
            "$_OR_": 703,
            "$_SDFFCE_PP0P_": 1,
            "$_XNOR_": 45,
            "$_XOR_": 346,
            "CF_SRAM_1024x32_wb_wrapper": 1
         }
      }
   },
      "design": {
         "num_wires":         3630,
         "num_wire_bits":     4454,
         "num_pub_wires":     142,
         "num_pub_wire_bits": 966,
         "num_ports":         14,
         "num_port_bits":     112,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         4338,
         "num_cells_by_type": {
            "$_ANDNOT_": 763,
            "$_AND_": 74,
            "$_DFFE_PP0P_": 393,
            "$_DFFE_PP1P_": 23,
            "$_DFFE_PP_": 288,
            "$_DFF_PP0_": 44,
            "$_DFF_PP1_": 3,
            "$_DFF_P_": 3,
            "$_MUX_": 854,
            "$_NAND_": 113,
            "$_NOR_": 120,
            "$_NOT_": 469,
            "$_ORNOT_": 95,
            "$_OR_": 703,
            "$_SDFFCE_PP0P_": 1,
            "$_XNOR_": 45,
            "$_XOR_": 346,
            "CF_SRAM_1024x32_wb_wrapper": 1
         }
      }
}

144. Printing statistics.

=== user_project ===

   Number of wires:               3630
   Number of wire bits:           4454
   Number of public wires:         142
   Number of public wire bits:     966
   Number of ports:                 14
   Number of port bits:            112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4338
     $_ANDNOT_                     763
     $_AND_                         74
     $_DFFE_PP0P_                  393
     $_DFFE_PP1P_                   23
     $_DFFE_PP_                    288
     $_DFF_PP0_                     44
     $_DFF_PP1_                      3
     $_DFF_P_                        3
     $_MUX_                        854
     $_NAND_                       113
     $_NOR_                        120
     $_NOT_                        469
     $_ORNOT_                       95
     $_OR_                         703
     $_SDFFCE_PP0P_                  1
     $_XNOR_                        45
     $_XOR_                        346
     CF_SRAM_1024x32_wb_wrapper      1

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_DFF_PP0_ is unknown!
   Area for cell type $_DFF_PP1_ is unknown!
   Area for cell type $_DFFE_PP0P_ is unknown!
   Area for cell type $_DFFE_PP1P_ is unknown!
   Area for cell type $_SDFFCE_PP0P_ is unknown!
   Area for cell type \CF_SRAM_1024x32_wb_wrapper is unknown!

[INFO] Applying tri-state buffer mapping from '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

145. Executing TECHMAP pass (map to technology primitives).

145.1. Executing Verilog-2005 frontend: /nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

145.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

146. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â€¦

147. Executing TECHMAP pass (map to technology primitives).

147.1. Executing Verilog-2005 frontend: /nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

147.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

148. Executing SIMPLEMAP pass (map simple cells to gate primitives).

149. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

149.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_project':
  mapped 437 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 26 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 292 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/tmp/316a7f028779413b9b62224e3e9ce436.lib ",
   "modules": {
      "\\user_project": {
         "num_wires":         4799,
         "num_wire_bits":     5623,
         "num_pub_wires":     142,
         "num_pub_wire_bits": 966,
         "num_ports":         14,
         "num_port_bits":     112,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5507,
         "area":              18376.374400,
         "num_cells_by_type": {
            "$_ANDNOT_": 763,
            "$_AND_": 74,
            "$_MUX_": 1560,
            "$_NAND_": 113,
            "$_NOR_": 120,
            "$_NOT_": 932,
            "$_ORNOT_": 95,
            "$_OR_": 703,
            "$_XNOR_": 45,
            "$_XOR_": 346,
            "CF_SRAM_1024x32_wb_wrapper": 1,
            "sky130_fd_sc_hd__dfrtp_2": 437,
            "sky130_fd_sc_hd__dfstp_2": 26,
            "sky130_fd_sc_hd__dfxtp_2": 292
         }
      }
   },
      "design": {
         "num_wires":         4799,
         "num_wire_bits":     5623,
         "num_pub_wires":     142,
         "num_pub_wire_bits": 966,
         "num_ports":         14,
         "num_port_bits":     112,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5507,
         "area":              18376.374400,
         "num_cells_by_type": {
            "$_ANDNOT_": 763,
            "$_AND_": 74,
            "$_MUX_": 1560,
            "$_NAND_": 113,
            "$_NOR_": 120,
            "$_NOT_": 932,
            "$_ORNOT_": 95,
            "$_OR_": 703,
            "$_XNOR_": 45,
            "$_XOR_": 346,
            "CF_SRAM_1024x32_wb_wrapper": 1,
            "sky130_fd_sc_hd__dfrtp_2": 437,
            "sky130_fd_sc_hd__dfstp_2": 26,
            "sky130_fd_sc_hd__dfxtp_2": 292
         }
      }
}

150. Printing statistics.

=== user_project ===

   Number of wires:               4799
   Number of wire bits:           5623
   Number of public wires:         142
   Number of public wire bits:     966
   Number of ports:                 14
   Number of port bits:            112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5507
     $_ANDNOT_                     763
     $_AND_                         74
     $_MUX_                       1560
     $_NAND_                       113
     $_NOR_                        120
     $_NOT_                        932
     $_ORNOT_                       95
     $_OR_                         703
     $_XNOR_                        45
     $_XOR_                        346
     CF_SRAM_1024x32_wb_wrapper      1
     sky130_fd_sc_hd__dfrtp_2      437
     sky130_fd_sc_hd__dfstp_2       26
     sky130_fd_sc_hd__dfxtp_2      292

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type \CF_SRAM_1024x32_wb_wrapper is unknown!

   Chip area for module '\user_project': 18376.374400
     of which used for sequential elements: 18376.374400 (100.00%)

[INFO] Using generated ABC script '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/06-yosys-synthesis/AREA_0.abc'â€¦

151. Executing ABC pass (technology mapping using ABC).

151.1. Extracting gate netlist of module `\user_project' to `/tmp/yosys-abc-4yT1kg/input.blif'..
Extracted 4751 gates and 5596 wires to a netlist network with 843 inputs and 1255 outputs.

151.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-4yT1kg/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-4yT1kg/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-4yT1kg/input.blif 
ABC: + read_lib -w /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/tmp/316a7f028779413b9b62224e3e9ce436.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/tmp/316a7f028779413b9b62224e3e9ce436.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.04 sec
ABC: Memory =    9.54 MB. Time =     0.04 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =   3087 ( 18.0 %)   Cap = 16.8 ff (  8.2 %)   Area =    27375.01 ( 58.7 %)   Delay =  7335.64 ps  (  1.2 %)               
ABC: Path  0 --     440 : 0    6 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  18.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    2205 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df = 725.8 -584.1 ps  S = 153.4 ps  Cin =  1.5 ff  Cout =  17.7 ff  Cmax = 310.4 ff  G = 1119  
ABC: Path  2 --    2207 : 4    3 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1346.6-1050.9 ps  S = 137.1 ps  Cin =  1.5 ff  Cout =  12.0 ff  Cmax = 310.4 ff  G =  762  
ABC: Path  3 --    2210 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1970.3-1525.8 ps  S = 142.8 ps  Cin =  1.5 ff  Cout =  13.4 ff  Cmax = 310.4 ff  G =  854  
ABC: Path  4 --    2213 : 4    5 sky130_fd_sc_hd__or4_2   A =   8.76  Df =2616.1-2002.2 ps  S = 156.0 ps  Cin =  1.5 ff  Cout =  18.7 ff  Cmax = 310.4 ff  G = 1183  
ABC: Path  5 --    2215 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =3246.4-2471.6 ps  S = 142.8 ps  Cin =  1.5 ff  Cout =  13.4 ff  Cmax = 310.4 ff  G =  854  
ABC: Path  6 --    2218 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =3888.2-2947.4 ps  S = 153.4 ps  Cin =  1.5 ff  Cout =  17.7 ff  Cmax = 310.4 ff  G = 1119  
ABC: Path  7 --    2220 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =4534.4-3419.2 ps  S = 153.8 ps  Cin =  1.5 ff  Cout =  17.9 ff  Cmax = 310.4 ff  G = 1130  
ABC: Path  8 --    2223 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =5228.9-3952.8 ps  S = 140.0 ps  Cin =  1.5 ff  Cout =  13.1 ff  Cmax = 310.4 ff  G =  823  
ABC: Path  9 --    2290 : 4    1 sky130_fd_sc_hd__o211a_2 A =  10.01  Df =5489.7-4058.5 ps  S =  36.1 ps  Cin =  2.4 ff  Cout =   1.5 ff  Cmax = 268.3 ff  G =   59  
ABC: Path 10 --    2296 : 2    1 sky130_fd_sc_hd__or2_2   A =   6.26  Df =5760.9 -247.5 ps  S =  59.6 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 299.4 ff  G =  298  
ABC: Path 11 --    2309 : 5    2 sky130_fd_sc_hd__o41ai_2 A =  16.27  Df =6043.7 -467.3 ps  S = 244.3 ps  Cin =  4.3 ff  Cout =   3.9 ff  Cmax =  62.3 ff  G =   87  
ABC: Path 12 --    2340 : 4    1 sky130_fd_sc_hd__or4b_2  A =  10.01  Df =6653.0 -879.5 ps  S = 102.6 ps  Cin =  1.5 ff  Cout =   3.5 ff  Cmax = 265.5 ff  G =  231  
ABC: Path 13 --    2343 : 3    1 sky130_fd_sc_hd__mux2_1  A =  11.26  Df =6964.9-1015.7 ps  S =  48.1 ps  Cin =  2.3 ff  Cout =   1.5 ff  Cmax = 173.0 ff  G =   61  
ABC: Path 14 --    2344 : 2    1 sky130_fd_sc_hd__or2_2   A =   6.26  Df =7335.6-1185.7 ps  S = 178.8 ps  Cin =  1.5 ff  Cout =  33.4 ff  Cmax = 299.4 ff  G = 2305  
ABC: Start-point = pi439 (\pwm_inst.RELOAD_REG [3]).  End-point = po5 ($auto$rtlil.cc:2739:MuxGate$18919).
ABC: netlist                       : i/o =  843/ 1255  lat =    0  nd =  3087  edge =   8477  area =27375.72  delay =14.00  lev = 14
ABC: + write_blif /tmp/yosys-abc-4yT1kg/output.blif 

151.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      108
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       88
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      142
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      138
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      695
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      557
ABC RESULTS:        internal signals:     3498
ABC RESULTS:           input signals:      843
ABC RESULTS:          output signals:     1255
Removing temp directory.

152. Executing SETUNDEF pass (replace undef values with defined constants).

153. Executing HILOMAP pass (mapping to constant drivers).

154. Executing SPLITNETS pass (splitting up multi-bit signals).

155. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project..
Removed 0 unused cells and 5602 unused wires.
<suppressed ~62 debug messages>

156. Executing INSBUF pass (insert buffer cells for connected wires).
Add user_project/$auto$insbuf.cc:97:execute$22032: \pwm_inst.IRQ -> \user_irq [0]
Add user_project/$auto$insbuf.cc:97:execute$22033: \uart_inst.IRQ -> \user_irq [1]

157. Executing CHECK pass (checking for obvious problems).
Checking module user_project...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/tmp/316a7f028779413b9b62224e3e9ce436.lib ",
   "modules": {
      "\\user_project": {
         "num_wires":         3854,
         "num_wire_bits":     3952,
         "num_pub_wires":     807,
         "num_pub_wire_bits": 905,
         "num_ports":         14,
         "num_port_bits":     112,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3846,
         "area":              45765.142400,
         "num_cells_by_type": {
            "CF_SRAM_1024x32_wb_wrapper": 1,
            "sky130_fd_sc_hd__a2111o_2": 6,
            "sky130_fd_sc_hd__a211o_2": 58,
            "sky130_fd_sc_hd__a211oi_2": 4,
            "sky130_fd_sc_hd__a21bo_2": 13,
            "sky130_fd_sc_hd__a21boi_2": 5,
            "sky130_fd_sc_hd__a21o_2": 52,
            "sky130_fd_sc_hd__a21oi_2": 57,
            "sky130_fd_sc_hd__a221o_2": 71,
            "sky130_fd_sc_hd__a22o_2": 88,
            "sky130_fd_sc_hd__a22oi_2": 5,
            "sky130_fd_sc_hd__a2bb2o_2": 21,
            "sky130_fd_sc_hd__a311o_2": 3,
            "sky130_fd_sc_hd__a31o_2": 34,
            "sky130_fd_sc_hd__a31oi_2": 2,
            "sky130_fd_sc_hd__a32o_2": 45,
            "sky130_fd_sc_hd__a41o_2": 3,
            "sky130_fd_sc_hd__and2_2": 52,
            "sky130_fd_sc_hd__and2b_2": 20,
            "sky130_fd_sc_hd__and3_2": 52,
            "sky130_fd_sc_hd__and3b_2": 15,
            "sky130_fd_sc_hd__and4_2": 18,
            "sky130_fd_sc_hd__and4b_2": 8,
            "sky130_fd_sc_hd__and4bb_2": 4,
            "sky130_fd_sc_hd__buf_2": 2,
            "sky130_fd_sc_hd__conb_1": 1,
            "sky130_fd_sc_hd__dfrtp_2": 437,
            "sky130_fd_sc_hd__dfstp_2": 26,
            "sky130_fd_sc_hd__dfxtp_2": 292,
            "sky130_fd_sc_hd__inv_2": 557,
            "sky130_fd_sc_hd__mux2_1": 695,
            "sky130_fd_sc_hd__mux4_2": 9,
            "sky130_fd_sc_hd__nand2_2": 142,
            "sky130_fd_sc_hd__nand2b_2": 13,
            "sky130_fd_sc_hd__nand3_2": 5,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nand4_2": 2,
            "sky130_fd_sc_hd__nor2_2": 138,
            "sky130_fd_sc_hd__nor3_2": 4,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__nor4_2": 3,
            "sky130_fd_sc_hd__nor4b_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 62,
            "sky130_fd_sc_hd__o211ai_2": 4,
            "sky130_fd_sc_hd__o21a_2": 54,
            "sky130_fd_sc_hd__o21ai_2": 69,
            "sky130_fd_sc_hd__o21ba_2": 14,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o221a_2": 108,
            "sky130_fd_sc_hd__o221ai_2": 6,
            "sky130_fd_sc_hd__o22a_2": 54,
            "sky130_fd_sc_hd__o22ai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 15,
            "sky130_fd_sc_hd__o311a_2": 4,
            "sky130_fd_sc_hd__o31a_2": 24,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__o41ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 160,
            "sky130_fd_sc_hd__or3_2": 41,
            "sky130_fd_sc_hd__or3b_2": 23,
            "sky130_fd_sc_hd__or4_2": 64,
            "sky130_fd_sc_hd__or4b_2": 11,
            "sky130_fd_sc_hd__or4bb_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 82,
            "sky130_fd_sc_hd__xor2_2": 75
         }
      }
   },
      "design": {
         "num_wires":         3854,
         "num_wire_bits":     3952,
         "num_pub_wires":     807,
         "num_pub_wire_bits": 905,
         "num_ports":         14,
         "num_port_bits":     112,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3846,
         "area":              45765.142400,
         "num_cells_by_type": {
            "CF_SRAM_1024x32_wb_wrapper": 1,
            "sky130_fd_sc_hd__a2111o_2": 6,
            "sky130_fd_sc_hd__a211o_2": 58,
            "sky130_fd_sc_hd__a211oi_2": 4,
            "sky130_fd_sc_hd__a21bo_2": 13,
            "sky130_fd_sc_hd__a21boi_2": 5,
            "sky130_fd_sc_hd__a21o_2": 52,
            "sky130_fd_sc_hd__a21oi_2": 57,
            "sky130_fd_sc_hd__a221o_2": 71,
            "sky130_fd_sc_hd__a22o_2": 88,
            "sky130_fd_sc_hd__a22oi_2": 5,
            "sky130_fd_sc_hd__a2bb2o_2": 21,
            "sky130_fd_sc_hd__a311o_2": 3,
            "sky130_fd_sc_hd__a31o_2": 34,
            "sky130_fd_sc_hd__a31oi_2": 2,
            "sky130_fd_sc_hd__a32o_2": 45,
            "sky130_fd_sc_hd__a41o_2": 3,
            "sky130_fd_sc_hd__and2_2": 52,
            "sky130_fd_sc_hd__and2b_2": 20,
            "sky130_fd_sc_hd__and3_2": 52,
            "sky130_fd_sc_hd__and3b_2": 15,
            "sky130_fd_sc_hd__and4_2": 18,
            "sky130_fd_sc_hd__and4b_2": 8,
            "sky130_fd_sc_hd__and4bb_2": 4,
            "sky130_fd_sc_hd__buf_2": 2,
            "sky130_fd_sc_hd__conb_1": 1,
            "sky130_fd_sc_hd__dfrtp_2": 437,
            "sky130_fd_sc_hd__dfstp_2": 26,
            "sky130_fd_sc_hd__dfxtp_2": 292,
            "sky130_fd_sc_hd__inv_2": 557,
            "sky130_fd_sc_hd__mux2_1": 695,
            "sky130_fd_sc_hd__mux4_2": 9,
            "sky130_fd_sc_hd__nand2_2": 142,
            "sky130_fd_sc_hd__nand2b_2": 13,
            "sky130_fd_sc_hd__nand3_2": 5,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nand4_2": 2,
            "sky130_fd_sc_hd__nor2_2": 138,
            "sky130_fd_sc_hd__nor3_2": 4,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__nor4_2": 3,
            "sky130_fd_sc_hd__nor4b_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 62,
            "sky130_fd_sc_hd__o211ai_2": 4,
            "sky130_fd_sc_hd__o21a_2": 54,
            "sky130_fd_sc_hd__o21ai_2": 69,
            "sky130_fd_sc_hd__o21ba_2": 14,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o221a_2": 108,
            "sky130_fd_sc_hd__o221ai_2": 6,
            "sky130_fd_sc_hd__o22a_2": 54,
            "sky130_fd_sc_hd__o22ai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 15,
            "sky130_fd_sc_hd__o311a_2": 4,
            "sky130_fd_sc_hd__o31a_2": 24,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__o41ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 160,
            "sky130_fd_sc_hd__or3_2": 41,
            "sky130_fd_sc_hd__or3b_2": 23,
            "sky130_fd_sc_hd__or4_2": 64,
            "sky130_fd_sc_hd__or4b_2": 11,
            "sky130_fd_sc_hd__or4bb_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 82,
            "sky130_fd_sc_hd__xor2_2": 75
         }
      }
}

158. Printing statistics.

=== user_project ===

   Number of wires:               3854
   Number of wire bits:           3952
   Number of public wires:         807
   Number of public wire bits:     905
   Number of ports:                 14
   Number of port bits:            112
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3846
     CF_SRAM_1024x32_wb_wrapper      1
     sky130_fd_sc_hd__a2111o_2       6
     sky130_fd_sc_hd__a211o_2       58
     sky130_fd_sc_hd__a211oi_2       4
     sky130_fd_sc_hd__a21bo_2       13
     sky130_fd_sc_hd__a21boi_2       5
     sky130_fd_sc_hd__a21o_2        52
     sky130_fd_sc_hd__a21oi_2       57
     sky130_fd_sc_hd__a221o_2       71
     sky130_fd_sc_hd__a22o_2        88
     sky130_fd_sc_hd__a22oi_2        5
     sky130_fd_sc_hd__a2bb2o_2      21
     sky130_fd_sc_hd__a311o_2        3
     sky130_fd_sc_hd__a31o_2        34
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a32o_2        45
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__and2_2        52
     sky130_fd_sc_hd__and2b_2       20
     sky130_fd_sc_hd__and3_2        52
     sky130_fd_sc_hd__and3b_2       15
     sky130_fd_sc_hd__and4_2        18
     sky130_fd_sc_hd__and4b_2        8
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_2          2
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__dfrtp_2      437
     sky130_fd_sc_hd__dfstp_2       26
     sky130_fd_sc_hd__dfxtp_2      292
     sky130_fd_sc_hd__inv_2        557
     sky130_fd_sc_hd__mux2_1       695
     sky130_fd_sc_hd__mux4_2         9
     sky130_fd_sc_hd__nand2_2      142
     sky130_fd_sc_hd__nand2b_2      13
     sky130_fd_sc_hd__nand3_2        5
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nor2_2       138
     sky130_fd_sc_hd__nor3_2         4
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         3
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2       62
     sky130_fd_sc_hd__o211ai_2       4
     sky130_fd_sc_hd__o21a_2        54
     sky130_fd_sc_hd__o21ai_2       69
     sky130_fd_sc_hd__o21ba_2       14
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2      108
     sky130_fd_sc_hd__o221ai_2       6
     sky130_fd_sc_hd__o22a_2        54
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2      15
     sky130_fd_sc_hd__o311a_2        4
     sky130_fd_sc_hd__o31a_2        24
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2        160
     sky130_fd_sc_hd__or3_2         41
     sky130_fd_sc_hd__or3b_2        23
     sky130_fd_sc_hd__or4_2         64
     sky130_fd_sc_hd__or4b_2        11
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2       82
     sky130_fd_sc_hd__xor2_2        75

   Area for cell type \CF_SRAM_1024x32_wb_wrapper is unknown!

   Chip area for module '\user_project': 45765.142400
     of which used for sequential elements: 18376.374400 (40.15%)

159. Executing Verilog backend.
Dumping module `\user_project'.

160. Executing JSON backend.
