// Seed: 2681318151
module module_0 #(
    parameter id_1 = 32'd19,
    parameter id_3 = 32'd43
) (
    _id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output logic [7:0] id_2;
  inout wire _id_1;
  assign id_2[id_1 : id_3] = 1 - id_1;
  always @*;
  wire id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd43,
    parameter id_35 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    _id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52
);
  output wire id_52;
  inout wire id_51;
  input wire id_50;
  input wire id_49;
  inout wire id_48;
  inout wire id_47;
  inout wire id_46;
  input wire id_45;
  inout wire id_44;
  output wire id_43;
  output wire id_42;
  output wire id_41;
  inout wire id_40;
  output wire id_39;
  input wire id_38;
  output wire id_37;
  output wire id_36;
  input wire _id_35;
  inout wire id_34;
  inout wire id_33;
  output wire id_32;
  input wire id_31;
  inout logic [7:0] id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout uwire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire _id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_53;
  wire id_54;
  wire id_55;
  assign #id_56 id_30[{id_35{!id_10}}] = id_30[-1'h0];
  assign id_18 = id_10;
  wire id_57;
  module_0 modCall_1 (
      id_56,
      id_30,
      id_56
  );
  wire id_58;
endmodule
