<profile>

<section name = "Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3'" level="0">
<item name = "Date">Wed Jul 27 16:07:27 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">Testing</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.41 ns, 7.591 ns, 2.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">230, 230, 2.394 us, 2.394 us, 230, 230, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_306_2_VITIS_LOOP_307_3">228, 228, 6, 1, 1, 224, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 237, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">6, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 275, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="firstDense_f_V_U">master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_firstDense_f_V, 6, 0, 0, 0, 3584, 21, 1, 75264</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln306_1_fu_172_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln306_fu_184_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln307_fu_212_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln308_fu_273_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln309_1_fu_262_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln309_fu_236_p2">+, 0, 0, 15, 8, 8</column>
<column name="num_V_fu_363_p2">+, 0, 0, 43, 36, 36</column>
<column name="ret_V_fu_311_p2">+, 0, 0, 62, 55, 55</column>
<column name="and_ln412_fu_353_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln306_fu_166_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln307_fu_190_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="r_fu_342_p2">icmp, 0, 0, 13, 18, 1</column>
<column name="or_ln412_fu_347_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln306_1_fu_204_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln306_fu_196_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_h_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_i_2_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten17_load">9, 2, 8, 16</column>
<column name="h_fu_78">9, 2, 5, 10</column>
<column name="i_2_fu_82">9, 2, 4, 8</column>
<column name="indvar_flatten17_fu_86">9, 2, 8, 16</column>
<column name="lhs_fu_74">9, 2, 36, 72</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="aux1_V_reg_438">35, 0, 35, 0</column>
<column name="aux2_V_reg_443">21, 0, 21, 0</column>
<column name="h_fu_78">5, 0, 5, 0</column>
<column name="i_2_fu_82">4, 0, 4, 0</column>
<column name="icmp_ln306_reg_412">1, 0, 1, 0</column>
<column name="indvar_flatten17_fu_86">8, 0, 8, 0</column>
<column name="lhs_fu_74">36, 0, 36, 0</column>
<column name="r_V_reg_458">55, 0, 55, 0</column>
<column name="select_ln306_1_reg_422">4, 0, 4, 0</column>
<column name="select_ln306_reg_416">5, 0, 5, 0</column>
<column name="trunc_ln309_reg_407">8, 0, 8, 0</column>
<column name="trunc_ln727_reg_463">18, 0, 18, 0</column>
<column name="icmp_ln306_reg_412">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="grp_fu_1114_p_din0">out, 21, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="grp_fu_1114_p_din1">out, 35, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="grp_fu_1114_p_dout0">in, 55, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="grp_fu_1114_p_ce">out, 1, ap_ctrl_hs, master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3, return value</column>
<column name="sext_ln300">in, 21, ap_none, sext_ln300, scalar</column>
<column name="sub_ln309">in, 10, ap_none, sub_ln309, scalar</column>
<column name="max2_V_0_address0">out, 8, ap_memory, max2_V_0, array</column>
<column name="max2_V_0_ce0">out, 1, ap_memory, max2_V_0, array</column>
<column name="max2_V_0_q0">in, 35, ap_memory, max2_V_0, array</column>
<column name="num_V_7_out">out, 36, ap_vld, num_V_7_out, pointer</column>
<column name="num_V_7_out_ap_vld">out, 1, ap_vld, num_V_7_out, pointer</column>
</table>
</item>
</section>
</profile>
