# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3.srcs/sources_1/new/reset_bridge.vhd" \
"../../../../../../lang-vhdl-2021.1-rev1-xlnx_lab_files/training/processes/completed/KCU105/reset_bridge_tb.vhd" \

# Do not sort compile order
nosort
