{"name":"unique_selector_counter","file_lists":[{"name":"top_gate.v","path":"F:\\FUDAN\\s6\\workspace\\asic\\project\\experiments\\unique_selector_counter\\dc\\exp4\\result\\top_gate.v","type":"verilog"},{"name":"unique_selector_counter_cons.xml","path":"F:\\FUDAN\\s6\\workspace\\asic\\project\\experiments\\unique_selector_counter\\ufde\\unique_selector_counter_cons.xml","type":"constraint"}],"target_device":"FDP3P7","settings":{"route":{"mode":"Timing Driven"},"place":{"mode":"Timing Driven"}}}