Timing Analyzer report for AP9
Fri May 16 17:24:26 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Slow 1100mV 85C Model Metastability Summary
 13. Slow 1100mV 0C Model Fmax Summary
 14. Slow 1100mV 0C Model Setup Summary
 15. Slow 1100mV 0C Model Hold Summary
 16. Slow 1100mV 0C Model Recovery Summary
 17. Slow 1100mV 0C Model Removal Summary
 18. Slow 1100mV 0C Model Minimum Pulse Width Summary
 19. Slow 1100mV 0C Model Metastability Summary
 20. Fast 1100mV 85C Model Setup Summary
 21. Fast 1100mV 85C Model Hold Summary
 22. Fast 1100mV 85C Model Recovery Summary
 23. Fast 1100mV 85C Model Removal Summary
 24. Fast 1100mV 85C Model Minimum Pulse Width Summary
 25. Fast 1100mV 85C Model Metastability Summary
 26. Fast 1100mV 0C Model Setup Summary
 27. Fast 1100mV 0C Model Hold Summary
 28. Fast 1100mV 0C Model Recovery Summary
 29. Fast 1100mV 0C Model Removal Summary
 30. Fast 1100mV 0C Model Minimum Pulse Width Summary
 31. Fast 1100mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1100mv 0c Model)
 36. Signal Integrity Metrics (Slow 1100mv 85c Model)
 37. Signal Integrity Metrics (Fast 1100mv 0c Model)
 38. Signal Integrity Metrics (Fast 1100mv 85c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths Summary
 46. Clock Status Summary
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Unconstrained Input Ports
 50. Unconstrained Output Ports
 51. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; AP9                                                     ;
; Device Family         ; Cyclone V                                               ;
; Device Name           ; 5CEBA4F23C7                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.53        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.2%      ;
;     Processor 3            ;  24.8%      ;
;     Processor 4            ;  24.5%      ;
;     Processor 5            ;  19.6%      ;
;     Processor 6            ;  19.6%      ;
;     Processor 7            ;  19.6%      ;
;     Processor 8            ;  19.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; Clock Name                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                            ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; clk_div:inst25|clock_1KHz                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1KHz }                      ;
; clk_div:inst25|clock_1Khz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Khz_int }                  ;
; clk_div:inst25|clock_1Mhz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Mhz_int }                  ;
; clk_div:inst25|clock_10Hz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Hz_int }                  ;
; clk_div:inst25|clock_10Khz_int                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Khz_int }                 ;
; clk_div:inst25|clock_100hz_int                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100hz_int }                 ;
; clk_div:inst25|clock_100KHz                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100KHz }                    ;
; clk_div:inst25|clock_100Khz_int                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100Khz_int }                ;
; CLOCK_50                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                       ;
; cpu:inst12|OP[4]                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cpu:inst12|OP[4] }                               ;
; dec_keyboard:inst11|f3                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dec_keyboard:inst11|f3 }                         ;
; keyboard:inst14|ready_set                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyboard:inst14|ready_set }                      ;
; keyboard:inst14|scan_ready                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyboard:inst14|scan_ready }                     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } ;
; PS2_CLK                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                        ;
; SW[8]                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[8] }                                          ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 25.23 MHz  ; 25.23 MHz       ; SW[8]                                          ;      ;
; 66.49 MHz  ; 66.49 MHz       ; CLOCK_50                                       ;      ;
; 114.52 MHz ; 114.52 MHz      ; cpu:inst12|OP[4]                               ;      ;
; 116.52 MHz ; 116.52 MHz      ; PS2_CLK                                        ;      ;
; 139.04 MHz ; 139.04 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;      ;
; 297.62 MHz ; 297.62 MHz      ; clk_div:inst25|clock_100hz_int                 ;      ;
; 317.86 MHz ; 317.86 MHz      ; clk_div:inst25|clock_1KHz                      ;      ;
; 336.7 MHz  ; 336.7 MHz       ; clk_div:inst25|clock_100Khz_int                ;      ;
; 344.95 MHz ; 344.95 MHz      ; dec_keyboard:inst11|f3                         ;      ;
; 346.86 MHz ; 346.86 MHz      ; clk_div:inst25|clock_1Khz_int                  ;      ;
; 351.0 MHz  ; 351.0 MHz       ; clk_div:inst25|clock_1Mhz_int                  ;      ;
; 367.38 MHz ; 367.38 MHz      ; clk_div:inst25|clock_10Khz_int                 ;      ;
; 394.94 MHz ; 394.94 MHz      ; clk_div:inst25|clock_10Hz_int                  ;      ;
; 459.56 MHz ; 459.56 MHz      ; clk_div:inst25|clock_100KHz                    ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; cpu:inst12|OP[4]                               ; -44.096 ; -690.278      ;
; SW[8]                                          ; -38.630 ; -5458.026     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -21.224 ; -1311.451     ;
; dec_keyboard:inst11|f3                         ; -9.788  ; -89.306       ;
; PS2_CLK                                        ; -7.582  ; -56.227       ;
; CLOCK_50                                       ; -7.020  ; -15273.036    ;
; clk_div:inst25|clock_1KHz                      ; -2.445  ; -6.835        ;
; clk_div:inst25|clock_100hz_int                 ; -2.360  ; -8.193        ;
; clk_div:inst25|clock_100Khz_int                ; -1.970  ; -8.356        ;
; clk_div:inst25|clock_1Khz_int                  ; -1.883  ; -8.256        ;
; clk_div:inst25|clock_1Mhz_int                  ; -1.849  ; -8.418        ;
; clk_div:inst25|clock_10Khz_int                 ; -1.722  ; -8.821        ;
; clk_div:inst25|clock_10Hz_int                  ; -1.532  ; -10.222       ;
; clk_div:inst25|clock_100KHz                    ; -1.176  ; -5.089        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -1.131 ; -1.255        ;
; CLOCK_50                                       ; -0.707 ; -0.707        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.175  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.447  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.456  ; 0.000         ;
; PS2_CLK                                        ; 0.460  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                 ; 0.469  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.576  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.670  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.773  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.791  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.815  ; 0.000         ;
; cpu:inst12|OP[4]                               ; 0.830  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.891  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -1.773 ; -1.773        ;
; keyboard:inst14|scan_ready ; -1.029 ; -1.029        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary              ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; keyboard:inst14|scan_ready ; 0.307 ; 0.000         ;
; keyboard:inst14|ready_set  ; 0.459 ; 0.000         ;
+----------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.636 ; -15234.508    ;
; SW[8]                                          ; -1.112 ; -599.573      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.689 ; -161.133      ;
; PS2_CLK                                        ; -0.556 ; -21.746       ;
; dec_keyboard:inst11|f3                         ; -0.538 ; -8.252        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.538 ; -5.382        ;
; clk_div:inst25|clock_100KHz                    ; -0.538 ; -4.997        ;
; clk_div:inst25|clock_100Khz_int                ; -0.538 ; -4.970        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.538 ; -4.726        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.538 ; -4.618        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.538 ; -4.614        ;
; clk_div:inst25|clock_100hz_int                 ; -0.538 ; -4.082        ;
; clk_div:inst25|clock_1KHz                      ; -0.538 ; -2.885        ;
; keyboard:inst14|scan_ready                     ; -0.538 ; -0.980        ;
; keyboard:inst14|ready_set                      ; -0.538 ; -0.812        ;
; cpu:inst12|OP[4]                               ; 0.160  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 24.28 MHz  ; 24.28 MHz       ; SW[8]                                          ;      ;
; 69.53 MHz  ; 69.53 MHz       ; CLOCK_50                                       ;      ;
; 116.75 MHz ; 116.75 MHz      ; PS2_CLK                                        ;      ;
; 117.95 MHz ; 117.95 MHz      ; cpu:inst12|OP[4]                               ;      ;
; 137.55 MHz ; 137.55 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;      ;
; 294.81 MHz ; 294.81 MHz      ; clk_div:inst25|clock_100hz_int                 ;      ;
; 314.96 MHz ; 314.96 MHz      ; clk_div:inst25|clock_1KHz                      ;      ;
; 336.25 MHz ; 336.25 MHz      ; clk_div:inst25|clock_100Khz_int                ;      ;
; 340.48 MHz ; 340.48 MHz      ; clk_div:inst25|clock_1Khz_int                  ;      ;
; 342.58 MHz ; 342.58 MHz      ; clk_div:inst25|clock_1Mhz_int                  ;      ;
; 344.71 MHz ; 344.71 MHz      ; dec_keyboard:inst11|f3                         ;      ;
; 359.07 MHz ; 359.07 MHz      ; clk_div:inst25|clock_10Khz_int                 ;      ;
; 388.65 MHz ; 388.65 MHz      ; clk_div:inst25|clock_10Hz_int                  ;      ;
; 450.65 MHz ; 450.65 MHz      ; clk_div:inst25|clock_100KHz                    ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; cpu:inst12|OP[4]                               ; -45.519 ; -713.583      ;
; SW[8]                                          ; -40.181 ; -5449.388     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -21.726 ; -1336.554     ;
; dec_keyboard:inst11|f3                         ; -9.782  ; -89.858       ;
; PS2_CLK                                        ; -7.565  ; -54.879       ;
; CLOCK_50                                       ; -6.691  ; -13990.626    ;
; clk_div:inst25|clock_1KHz                      ; -2.489  ; -6.581        ;
; clk_div:inst25|clock_100hz_int                 ; -2.392  ; -8.363        ;
; clk_div:inst25|clock_100Khz_int                ; -1.974  ; -8.350        ;
; clk_div:inst25|clock_1Khz_int                  ; -1.937  ; -8.324        ;
; clk_div:inst25|clock_1Mhz_int                  ; -1.919  ; -8.689        ;
; clk_div:inst25|clock_10Khz_int                 ; -1.785  ; -9.147        ;
; clk_div:inst25|clock_10Hz_int                  ; -1.573  ; -10.605       ;
; clk_div:inst25|clock_100KHz                    ; -1.219  ; -5.242        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; SW[8]                                          ; -1.107 ; -1.295        ;
; CLOCK_50                                       ; -0.820 ; -1.001        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.122  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.485  ; 0.000         ;
; PS2_CLK                                        ; 0.486  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                 ; 0.570  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.584  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.671  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.687  ; 0.000         ;
; cpu:inst12|OP[4]                               ; 0.713  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.760  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.769  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.774  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.860  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -1.773 ; -1.773        ;
; keyboard:inst14|scan_ready ; -0.953 ; -0.953        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; keyboard:inst14|scan_ready ; 0.257 ; 0.000         ;
; keyboard:inst14|ready_set  ; 0.428 ; 0.000         ;
+----------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.636 ; -15236.747    ;
; SW[8]                                          ; -1.146 ; -653.932      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.700 ; -158.754      ;
; PS2_CLK                                        ; -0.558 ; -19.577       ;
; dec_keyboard:inst11|f3                         ; -0.538 ; -8.230        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.538 ; -5.396        ;
; clk_div:inst25|clock_100KHz                    ; -0.538 ; -4.948        ;
; clk_div:inst25|clock_100Khz_int                ; -0.538 ; -4.836        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.538 ; -4.674        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.538 ; -4.635        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.538 ; -4.632        ;
; clk_div:inst25|clock_100hz_int                 ; -0.538 ; -4.060        ;
; clk_div:inst25|clock_1KHz                      ; -0.538 ; -2.902        ;
; keyboard:inst14|scan_ready                     ; -0.538 ; -0.954        ;
; keyboard:inst14|ready_set                      ; -0.538 ; -0.800        ;
; cpu:inst12|OP[4]                               ; 0.186  ; 0.000         ;
+------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; cpu:inst12|OP[4]                               ; -20.880 ; -326.979      ;
; SW[8]                                          ; -18.405 ; -2912.044     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -9.642  ; -588.470      ;
; dec_keyboard:inst11|f3                         ; -4.564  ; -40.119       ;
; CLOCK_50                                       ; -4.074  ; -7004.462     ;
; PS2_CLK                                        ; -3.726  ; -17.056       ;
; clk_div:inst25|clock_100hz_int                 ; -1.248  ; -2.979        ;
; clk_div:inst25|clock_1KHz                      ; -1.073  ; -3.167        ;
; clk_div:inst25|clock_100Khz_int                ; -1.010  ; -2.911        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.817  ; -2.401        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.815  ; -2.592        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.728  ; -2.639        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.421  ; -2.776        ;
; clk_div:inst25|clock_100KHz                    ; -0.361  ; -1.090        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -0.722 ; -3.246        ;
; SW[8]                                          ; -0.225 ; -0.225        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.151 ; -0.349        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.058 ; -0.058        ;
; clk_div:inst25|clock_100Khz_int                ; -0.050 ; -0.050        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.038 ; -0.038        ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.004  ; 0.000         ;
; PS2_CLK                                        ; 0.182  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.232  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.279  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.285  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.344  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.390  ; 0.000         ;
; cpu:inst12|OP[4]                               ; 0.473  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -1.198 ; -1.198        ;
; keyboard:inst14|scan_ready ; -0.136 ; -0.136        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|scan_ready ; -0.171 ; -0.171        ;
; keyboard:inst14|ready_set  ; 0.117  ; 0.000         ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.174 ; -12498.282    ;
; SW[8]                                          ; -1.113 ; -572.083      ;
; PS2_CLK                                        ; -0.644 ; -15.765       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.269 ; -22.246       ;
; keyboard:inst14|scan_ready                     ; -0.094 ; -0.094        ;
; clk_div:inst25|clock_1KHz                      ; -0.081 ; -0.240        ;
; clk_div:inst25|clock_100Khz_int                ; 0.024  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.027  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.027  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.048  ; 0.000         ;
; keyboard:inst14|ready_set                      ; 0.050  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.125  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.137  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.142  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                 ; 0.144  ; 0.000         ;
; cpu:inst12|OP[4]                               ; 0.249  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; cpu:inst12|OP[4]                               ; -19.430 ; -304.386      ;
; SW[8]                                          ; -17.085 ; -2588.008     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -8.841  ; -534.245      ;
; dec_keyboard:inst11|f3                         ; -4.333  ; -38.610       ;
; CLOCK_50                                       ; -3.599  ; -5797.892     ;
; PS2_CLK                                        ; -3.481  ; -14.106       ;
; clk_div:inst25|clock_100hz_int                 ; -1.148  ; -2.597        ;
; clk_div:inst25|clock_100Khz_int                ; -0.920  ; -2.437        ;
; clk_div:inst25|clock_1KHz                      ; -0.897  ; -2.644        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.773  ; -2.088        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.771  ; -2.215        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.690  ; -2.347        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.362  ; -2.393        ;
; clk_div:inst25|clock_100KHz                    ; -0.271  ; -0.813        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -0.783 ; -33.474       ;
; SW[8]                                          ; -0.217 ; -0.217        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.159 ; -0.609        ;
; clk_div:inst25|clock_100Khz_int                ; -0.076 ; -0.076        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.060 ; -0.060        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.039 ; -0.039        ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.000  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.162  ; 0.000         ;
; PS2_CLK                                        ; 0.170  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.234  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.260  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.310  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.341  ; 0.000         ;
; cpu:inst12|OP[4]                               ; 0.431  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -1.039 ; -1.039        ;
; keyboard:inst14|scan_ready ; -0.069 ; -0.069        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|scan_ready ; -0.208 ; -0.208        ;
; keyboard:inst14|ready_set  ; 0.063  ; 0.000         ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.174 ; -12711.329    ;
; SW[8]                                          ; -1.071 ; -572.196      ;
; PS2_CLK                                        ; -0.670 ; -17.316       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.189 ; -13.382       ;
; clk_div:inst25|clock_1KHz                      ; -0.044 ; -0.130        ;
; keyboard:inst14|scan_ready                     ; -0.033 ; -0.033        ;
; dec_keyboard:inst11|f3                         ; 0.052  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.055  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.067  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.073  ; 0.000         ;
; keyboard:inst14|ready_set                      ; 0.073  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.127  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.141  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.142  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                 ; 0.142  ; 0.000         ;
; cpu:inst12|OP[4]                               ; 0.296  ; 0.000         ;
+------------------------------------------------+--------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                           ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                ; -45.519    ; -1.131  ; -1.773   ; -0.208  ; -2.636              ;
;  CLOCK_50                                       ; -7.020     ; -0.820  ; N/A      ; N/A     ; -2.636              ;
;  PS2_CLK                                        ; -7.582     ; 0.170   ; N/A      ; N/A     ; -0.670              ;
;  SW[8]                                          ; -40.181    ; -1.131  ; N/A      ; N/A     ; -1.146              ;
;  clk_div:inst25|clock_100KHz                    ; -1.219     ; 0.260   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_100Khz_int                ; -1.974     ; -0.076  ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_100hz_int                 ; -2.392     ; 0.162   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_10Hz_int                  ; -1.573     ; 0.341   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_10Khz_int                 ; -1.785     ; -0.039  ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1KHz                      ; -2.489     ; 0.234   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1Khz_int                  ; -1.937     ; -0.060  ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1Mhz_int                  ; -1.919     ; 0.000   ; N/A      ; N/A     ; -0.538              ;
;  cpu:inst12|OP[4]                               ; -45.519    ; 0.431   ; N/A      ; N/A     ; 0.160               ;
;  dec_keyboard:inst11|f3                         ; -9.788     ; 0.310   ; N/A      ; N/A     ; -0.538              ;
;  keyboard:inst14|ready_set                      ; N/A        ; N/A     ; -1.773   ; 0.063   ; -0.538              ;
;  keyboard:inst14|scan_ready                     ; N/A        ; N/A     ; -1.029   ; -0.208  ; -0.538              ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -21.726    ; -0.159  ; N/A      ; N/A     ; -0.700              ;
; Design-wide TNS                                 ; -22942.514 ; -34.475 ; -2.802   ; -0.208  ; -16115.077          ;
;  CLOCK_50                                       ; -15273.036 ; -33.474 ; N/A      ; N/A     ; -15236.747          ;
;  PS2_CLK                                        ; -56.227    ; 0.000   ; N/A      ; N/A     ; -21.746             ;
;  SW[8]                                          ; -5458.026  ; -1.295  ; N/A      ; N/A     ; -653.932            ;
;  clk_div:inst25|clock_100KHz                    ; -5.242     ; 0.000   ; N/A      ; N/A     ; -4.997              ;
;  clk_div:inst25|clock_100Khz_int                ; -8.356     ; -0.076  ; N/A      ; N/A     ; -4.970              ;
;  clk_div:inst25|clock_100hz_int                 ; -8.363     ; 0.000   ; N/A      ; N/A     ; -4.082              ;
;  clk_div:inst25|clock_10Hz_int                  ; -10.605    ; 0.000   ; N/A      ; N/A     ; -5.396              ;
;  clk_div:inst25|clock_10Khz_int                 ; -9.147     ; -0.039  ; N/A      ; N/A     ; -4.635              ;
;  clk_div:inst25|clock_1KHz                      ; -6.835     ; 0.000   ; N/A      ; N/A     ; -2.902              ;
;  clk_div:inst25|clock_1Khz_int                  ; -8.324     ; -0.060  ; N/A      ; N/A     ; -4.726              ;
;  clk_div:inst25|clock_1Mhz_int                  ; -8.689     ; 0.000   ; N/A      ; N/A     ; -4.632              ;
;  cpu:inst12|OP[4]                               ; -713.583   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  dec_keyboard:inst11|f3                         ; -89.858    ; 0.000   ; N/A      ; N/A     ; -8.252              ;
;  keyboard:inst14|ready_set                      ; N/A        ; N/A     ; -1.773   ; 0.000   ; -0.812              ;
;  keyboard:inst14|scan_ready                     ; N/A        ; N/A     ; -1.029   ; -0.208  ; -0.980              ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1336.554  ; -0.609  ; N/A      ; N/A     ; -161.133            ;
+-------------------------------------------------+------------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; SW[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+------------------------------------------------+------------------------------------------------+--------------+----------+--------------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+--------------+----------+
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; 4            ; 0        ; 0            ; 0        ;
; keyboard:inst14|scan_ready                     ; clk_div:inst25|clock_1KHz                      ; 3            ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; 16           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_1Khz_int                  ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; 16           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_1Mhz_int                  ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; 20           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_10Khz_int                 ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; 17           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_100hz_int                 ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; 13           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; 8            ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_100Khz_int                ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; 16           ; 0        ; 0            ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 6087         ; 982      ; 0            ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                                       ; 48494        ; 983      ; 0            ; 0        ;
; SW[8]                                          ; CLOCK_50                                       ; 2178         ; 0        ; 0            ; 0        ;
; cpu:inst12|OP[4]                               ; cpu:inst12|OP[4]                               ; 0            ; 0        ; 16           ; 16       ;
; SW[8]                                          ; cpu:inst12|OP[4]                               ; 0            ; 0        ; > 2147483647 ; 0        ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; 12           ; 0        ; 0            ; 0        ;
; PS2_CLK                                        ; dec_keyboard:inst11|f3                         ; 232          ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_1KHz                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100KHz                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; CLOCK_50                                       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 76           ; 0        ; 0            ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4123         ; 0        ; 0            ; 0        ;
; SW[8]                                          ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; > 2147483647 ; 0        ; 0            ; 0        ;
; keyboard:inst14|ready_set                      ; PS2_CLK                                        ; 1            ; 1        ; 0            ; 0        ;
; PS2_CLK                                        ; PS2_CLK                                        ; 130          ; 0        ; 0            ; 0        ;
; CLOCK_50                                       ; SW[8]                                          ; 16299528     ; 0        ; 0            ; 0        ;
; cpu:inst12|OP[4]                               ; SW[8]                                          ; 10           ; 294834   ; 0            ; 0        ;
; dec_keyboard:inst11|f3                         ; SW[8]                                          ; 8            ; 0        ; 0            ; 0        ;
; SW[8]                                          ; SW[8]                                          ; > 2147483647 ; 0        ; 0            ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+------------------------------------------------+------------------------------------------------+--------------+----------+--------------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+--------------+----------+
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; 4            ; 0        ; 0            ; 0        ;
; keyboard:inst14|scan_ready                     ; clk_div:inst25|clock_1KHz                      ; 3            ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; 16           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_1Khz_int                  ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; 16           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_1Mhz_int                  ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; 20           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_10Khz_int                 ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; 17           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_100hz_int                 ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; 13           ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; 8            ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_100Khz_int                ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; 16           ; 0        ; 0            ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 6087         ; 982      ; 0            ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                                       ; 48494        ; 983      ; 0            ; 0        ;
; SW[8]                                          ; CLOCK_50                                       ; 2178         ; 0        ; 0            ; 0        ;
; cpu:inst12|OP[4]                               ; cpu:inst12|OP[4]                               ; 0            ; 0        ; 16           ; 16       ;
; SW[8]                                          ; cpu:inst12|OP[4]                               ; 0            ; 0        ; > 2147483647 ; 0        ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; 12           ; 0        ; 0            ; 0        ;
; PS2_CLK                                        ; dec_keyboard:inst11|f3                         ; 232          ; 0        ; 0            ; 0        ;
; clk_div:inst25|clock_1KHz                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100KHz                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0            ; 0        ;
; CLOCK_50                                       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 76           ; 0        ; 0            ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4123         ; 0        ; 0            ; 0        ;
; SW[8]                                          ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; > 2147483647 ; 0        ; 0            ; 0        ;
; keyboard:inst14|ready_set                      ; PS2_CLK                                        ; 1            ; 1        ; 0            ; 0        ;
; PS2_CLK                                        ; PS2_CLK                                        ; 130          ; 0        ; 0            ; 0        ;
; CLOCK_50                                       ; SW[8]                                          ; 16299528     ; 0        ; 0            ; 0        ;
; cpu:inst12|OP[4]                               ; SW[8]                                          ; 10           ; 294834   ; 0            ; 0        ;
; dec_keyboard:inst11|f3                         ; SW[8]                                          ; 8            ; 0        ; 0            ; 0        ;
; SW[8]                                          ; SW[8]                                          ; > 2147483647 ; 0        ; 0            ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; keyboard:inst14|scan_ready ; keyboard:inst14|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz  ; keyboard:inst14|scan_ready ; 1        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; keyboard:inst14|scan_ready ; keyboard:inst14|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz  ; keyboard:inst14|scan_ready ; 1        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 614   ; 614  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                 ;
+------------------------------------------------+------------------------------------------------+------+-------------+
; Target                                         ; Clock                                          ; Type ; Status      ;
+------------------------------------------------+------------------------------------------------+------+-------------+
; CLOCK_50                                       ; CLOCK_50                                       ; Base ; Constrained ;
; PS2_CLK                                        ; PS2_CLK                                        ; Base ; Constrained ;
; SW[8]                                          ; SW[8]                                          ; Base ; Constrained ;
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; Base ; Constrained ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; Base ; Constrained ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; Base ; Constrained ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; Base ; Constrained ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; Base ; Constrained ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; Base ; Constrained ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; Base ; Constrained ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; Base ; Constrained ;
; cpu:inst12|OP[4]                               ; cpu:inst12|OP[4]                               ; Base ; Constrained ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; Base ; Constrained ;
; keyboard:inst14|ready_set                      ; keyboard:inst14|ready_set                      ; Base ; Constrained ;
; keyboard:inst14|scan_ready                     ; keyboard:inst14|scan_ready                     ; Base ; Constrained ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Base ; Constrained ;
+------------------------------------------------+------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri May 16 17:24:17 2025
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SW[8] SW[8]
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100KHz clk_div:inst25|clock_100KHz
    Info (332105): create_clock -period 1.000 -name lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Mhz_int clk_div:inst25|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100Khz_int clk_div:inst25|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Khz_int clk_div:inst25|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Khz_int clk_div:inst25|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Hz_int clk_div:inst25|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100hz_int clk_div:inst25|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name dec_keyboard:inst11|f3 dec_keyboard:inst11|f3
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1KHz clk_div:inst25|clock_1KHz
    Info (332105): create_clock -period 1.000 -name keyboard:inst14|scan_ready keyboard:inst14|scan_ready
    Info (332105): create_clock -period 1.000 -name keyboard:inst14|ready_set keyboard:inst14|ready_set
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
    Info (332105): create_clock -period 1.000 -name cpu:inst12|OP[4] cpu:inst12|OP[4]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst12|result[14]~1  from: dataf  to: combout
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -44.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -44.096            -690.278 cpu:inst12|OP[4] 
    Info (332119):   -38.630           -5458.026 SW[8] 
    Info (332119):   -21.224           -1311.451 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.788             -89.306 dec_keyboard:inst11|f3 
    Info (332119):    -7.582             -56.227 PS2_CLK 
    Info (332119):    -7.020          -15273.036 CLOCK_50 
    Info (332119):    -2.445              -6.835 clk_div:inst25|clock_1KHz 
    Info (332119):    -2.360              -8.193 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.970              -8.356 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.883              -8.256 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.849              -8.418 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.722              -8.821 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -1.532             -10.222 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.176              -5.089 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -1.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.131              -1.255 SW[8] 
    Info (332119):    -0.707              -0.707 CLOCK_50 
    Info (332119):     0.175               0.000 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.447               0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.456               0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.460               0.000 PS2_CLK 
    Info (332119):     0.469               0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.576               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.670               0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.773               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.791               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.815               0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.830               0.000 cpu:inst12|OP[4] 
    Info (332119):     0.891               0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -1.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.773              -1.773 keyboard:inst14|ready_set 
    Info (332119):    -1.029              -1.029 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 keyboard:inst14|scan_ready 
    Info (332119):     0.459               0.000 keyboard:inst14|ready_set 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.636          -15234.508 CLOCK_50 
    Info (332119):    -1.112            -599.573 SW[8] 
    Info (332119):    -0.689            -161.133 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.556             -21.746 PS2_CLK 
    Info (332119):    -0.538              -8.252 dec_keyboard:inst11|f3 
    Info (332119):    -0.538              -5.382 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538              -4.997 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538              -4.970 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538              -4.726 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538              -4.618 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538              -4.614 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538              -4.082 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538              -2.885 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.538              -0.980 keyboard:inst14|scan_ready 
    Info (332119):    -0.538              -0.812 keyboard:inst14|ready_set 
    Info (332119):     0.160               0.000 cpu:inst12|OP[4] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 111 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst12|result[14]~1  from: dataf  to: combout
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -45.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -45.519            -713.583 cpu:inst12|OP[4] 
    Info (332119):   -40.181           -5449.388 SW[8] 
    Info (332119):   -21.726           -1336.554 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.782             -89.858 dec_keyboard:inst11|f3 
    Info (332119):    -7.565             -54.879 PS2_CLK 
    Info (332119):    -6.691          -13990.626 CLOCK_50 
    Info (332119):    -2.489              -6.581 clk_div:inst25|clock_1KHz 
    Info (332119):    -2.392              -8.363 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.974              -8.350 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.937              -8.324 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.919              -8.689 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.785              -9.147 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -1.573             -10.605 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.219              -5.242 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -1.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.107              -1.295 SW[8] 
    Info (332119):    -0.820              -1.001 CLOCK_50 
    Info (332119):     0.122               0.000 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.485               0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.486               0.000 PS2_CLK 
    Info (332119):     0.570               0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.584               0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.671               0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.687               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.713               0.000 cpu:inst12|OP[4] 
    Info (332119):     0.760               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.769               0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.774               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.860               0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -1.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.773              -1.773 keyboard:inst14|ready_set 
    Info (332119):    -0.953              -0.953 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is 0.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.257               0.000 keyboard:inst14|scan_ready 
    Info (332119):     0.428               0.000 keyboard:inst14|ready_set 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.636          -15236.747 CLOCK_50 
    Info (332119):    -1.146            -653.932 SW[8] 
    Info (332119):    -0.700            -158.754 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.558             -19.577 PS2_CLK 
    Info (332119):    -0.538              -8.230 dec_keyboard:inst11|f3 
    Info (332119):    -0.538              -5.396 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538              -4.948 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538              -4.836 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538              -4.674 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538              -4.635 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538              -4.632 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538              -4.060 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538              -2.902 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.538              -0.954 keyboard:inst14|scan_ready 
    Info (332119):    -0.538              -0.800 keyboard:inst14|ready_set 
    Info (332119):     0.186               0.000 cpu:inst12|OP[4] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 111 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst12|result[14]~1  from: dataf  to: combout
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -20.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -20.880            -326.979 cpu:inst12|OP[4] 
    Info (332119):   -18.405           -2912.044 SW[8] 
    Info (332119):    -9.642            -588.470 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -4.564             -40.119 dec_keyboard:inst11|f3 
    Info (332119):    -4.074           -7004.462 CLOCK_50 
    Info (332119):    -3.726             -17.056 PS2_CLK 
    Info (332119):    -1.248              -2.979 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.073              -3.167 clk_div:inst25|clock_1KHz 
    Info (332119):    -1.010              -2.911 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.817              -2.401 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.815              -2.592 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.728              -2.639 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.421              -2.776 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.361              -1.090 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -0.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.722              -3.246 CLOCK_50 
    Info (332119):    -0.225              -0.225 SW[8] 
    Info (332119):    -0.151              -0.349 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.058              -0.058 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.050              -0.050 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.038              -0.038 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.004               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.182               0.000 PS2_CLK 
    Info (332119):     0.232               0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.279               0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.285               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.344               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.390               0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.473               0.000 cpu:inst12|OP[4] 
Info (332146): Worst-case recovery slack is -1.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.198              -1.198 keyboard:inst14|ready_set 
    Info (332119):    -0.136              -0.136 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.171              -0.171 keyboard:inst14|scan_ready 
    Info (332119):     0.117               0.000 keyboard:inst14|ready_set 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174          -12498.282 CLOCK_50 
    Info (332119):    -1.113            -572.083 SW[8] 
    Info (332119):    -0.644             -15.765 PS2_CLK 
    Info (332119):    -0.269             -22.246 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.094              -0.094 keyboard:inst14|scan_ready 
    Info (332119):    -0.081              -0.240 clk_div:inst25|clock_1KHz 
    Info (332119):     0.024               0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.027               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.027               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.048               0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.050               0.000 keyboard:inst14|ready_set 
    Info (332119):     0.125               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.137               0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.142               0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.144               0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.249               0.000 cpu:inst12|OP[4] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 111 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst12|result[14]~1  from: dataf  to: combout
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -19.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.430            -304.386 cpu:inst12|OP[4] 
    Info (332119):   -17.085           -2588.008 SW[8] 
    Info (332119):    -8.841            -534.245 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -4.333             -38.610 dec_keyboard:inst11|f3 
    Info (332119):    -3.599           -5797.892 CLOCK_50 
    Info (332119):    -3.481             -14.106 PS2_CLK 
    Info (332119):    -1.148              -2.597 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.920              -2.437 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.897              -2.644 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.773              -2.088 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.771              -2.215 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.690              -2.347 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.362              -2.393 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.271              -0.813 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -0.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.783             -33.474 CLOCK_50 
    Info (332119):    -0.217              -0.217 SW[8] 
    Info (332119):    -0.159              -0.609 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.076              -0.076 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.060              -0.060 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.039              -0.039 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.000               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.162               0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.170               0.000 PS2_CLK 
    Info (332119):     0.234               0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.260               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.310               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.341               0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.431               0.000 cpu:inst12|OP[4] 
Info (332146): Worst-case recovery slack is -1.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.039              -1.039 keyboard:inst14|ready_set 
    Info (332119):    -0.069              -0.069 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.208              -0.208 keyboard:inst14|scan_ready 
    Info (332119):     0.063               0.000 keyboard:inst14|ready_set 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174          -12711.329 CLOCK_50 
    Info (332119):    -1.071            -572.196 SW[8] 
    Info (332119):    -0.670             -17.316 PS2_CLK 
    Info (332119):    -0.189             -13.382 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.044              -0.130 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.033              -0.033 keyboard:inst14|scan_ready 
    Info (332119):     0.052               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.055               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.067               0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.073               0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.073               0.000 keyboard:inst14|ready_set 
    Info (332119):     0.127               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.141               0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.142               0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.142               0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.296               0.000 cpu:inst12|OP[4] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 111 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5384 megabytes
    Info: Processing ended: Fri May 16 17:24:26 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:19


