// Seed: 1355230992
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  reg id_2 = 1;
  always @(id_1 or posedge 1'b0) id_2 <= id_1;
endmodule
