<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/pali/Documents/BME/MSC/masodik_felev/Onlab/fpga-floppy/fpga_project/ise/clock_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="clock_test" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/clock_test/phi_0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">phi_0</obj_property>
      <obj_property name="ObjectShortName">phi_0</obj_property>
   </wvobject>
   <wvobject fp_name="/clock_test/phi_2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">phi_2</obj_property>
      <obj_property name="ObjectShortName">phi_2</obj_property>
   </wvobject>
   <wvobject fp_name="/clock_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/clock_test/uut/Q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">Q[2:0]</obj_property>
      <obj_property name="ObjectShortName">Q[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/clock_test/uut/D" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">D</obj_property>
      <obj_property name="ObjectShortName">D</obj_property>
   </wvobject>
</wave_config>
