
5. Printing statistics.

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            182
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== data_mem ===

   Number of wires:                 20
   Number of wire bits:            193
   Number of public wires:          20
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            1
     $not                            2
     $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      1
     load_data_translator            1
     onecyclestall                   1
     store_data_translator           1

=== load_data_translator ===

   Number of wires:                  4
   Number of wire bits:             67
   Number of public wires:           4
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== onecyclestall ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $and                            1
     $not                            1
     $pmux                           1
     $sdff                           1

=== store_data_translator ===

   Number of wires:                 14
   Number of wire bits:            149
   Number of public wires:           5
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $eq                             4
     $logic_not                      1
     $mux                            2
     $pmux                           4

=== design hierarchy ===

   data_mem                          1
     $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      1
     load_data_translator            1
     onecyclestall                   1
     store_data_translator           1

   Number of wires:                 54
   Number of wire bits:            598
   Number of public wires:          40
   Number of public wire bits:     414
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                 24
     $and                            2
     $dffe                           1
     $eq                             4
     $logic_not                      1
     $memrd                          1
     $memwr_v2                       1
     $mux                            5
     $not                            3
     $pmux                           5
     $sdff                           1

