{
    "Citedpaper": [
        {
            "ArticleName": "Guoteng Pan , Lunguo Xie , Qiang Dou , Erhua He, A new hybrid directory scheme for shared memory multi-processors, Proceedings of the First international computer science conference on Theory and Applications, June 08-12, 2006, St. Petersburg, Russia", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2094927"
        }, 
        {
            "ArticleName": "Aleksandar Milenkovic, Achieving High Performance in Bus-Based Shared-Memory Multiprocessors, IEEE Concurrency, v.8 n.3, p.36-44, July 2000", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=614234"
        }, 
        {
            "ArticleName": "Per Stenstr\u00f6m, A Survey of Cache Coherence Schemes for Multiprocessors, Computer, v.23 n.6, p.12-24, June 1990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=79810"
        }, 
        {
            "ArticleName": "A. Landin , F. Dahlgren, Bus-based COMA-reducing traffic in shared-bus multiprocessors, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.95, February 03-07, 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822654"
        }, 
        {
            "ArticleName": "Xiaowei Shen , Arvind , Larry Rudolph, CACHET: an adaptive cache coherence protocol for distributed shared-memory systems, Proceedings of the 13th international conference on Supercomputing, p.135-144, June 20-25, 1999, Rhodes, Greece", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=305187"
        }, 
        {
            "ArticleName": "Fredrik Dahlgren, A program-driven simulation model of an MIMD multiprocessor, ACM SIGSIM Simulation Digest, v.21 n.3, p.40-49, April 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=306841"
        }, 
        {
            "ArticleName": "Fredrik Dahlgren , Per Stenstrom, Reducing the Write Traffic for a Hybrid Cache Protocol, Proceedings of the 1994 International Conference on Parallel Processing, p.166-173, August 15-19, 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1261024"
        }, 
        {
            "ArticleName": "Anoop Gupta , John Hennessy , Kourosh Gharachorloo , Todd Mowry , Wolf-Dietrich Weber, Comparative evaluation of latency reducing and tolerating techniques, ACM SIGARCH Computer Architecture News, v.19 n.3, p.254-263, May 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=115978"
        }, 
        {
            "ArticleName": "Anna R. Karlin , Mark S. Manasse , Lyle A. McGeoch , Susan Owicki, Competitive randomized algorithms for non-uniform problems, Proceedings of the first annual ACM-SIAM symposium on Discrete algorithms, p.301-309, January 22-24, 1990, San Francisco, California, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=320216"
        }, 
        {
            "ArticleName": "Avi Mendelson , Freddy Gabbay, The effect of seance communication on multiprocessing systems, ACM Transactions on Computer Systems (TOCS), v.19 n.2, p.252-281, May 2001", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=377780"
        }, 
        {
            "ArticleName": "Mohamed M. Zahran, On cache memory hierarchy for Chip-Multiprocessor, ACM SIGARCH Computer Architecture News, v.31 n.1, March 2003", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=773370"
        }, 
        {
            "ArticleName": "Fredrik Dahlgren, Boosting the performance of hybrid snooping cache protocols, ACM SIGARCH Computer Architecture News, v.23 n.2, p.60-69, May 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=223998"
        }, 
        {
            "ArticleName": "Wolfgang Bein , Naoki Hatta , Nelson Hernandez-Cons , Hiro Ito , Shoji Kasahara , Jun Kawahara, An online algorithm optimally self-tuning to congestion for power management problems, Proceedings of the 9th international conference on Approximation and Online Algorithms, p.35-48, September 08-09, 2011, Saarbr\u00fccken, Germany", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2238500"
        }, 
        {
            "ArticleName": "Vinoth Suryanarayanan , Georgios Theodoropoulos, Synchronised range queries in distributed simulations of multiagent systems, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.23 n.4, p.1-25, October 2013", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2517449"
        }, 
        {
            "ArticleName": "Eriko Nurvitadhi , Nirut Chalainanont , Shih-Lien Lu, Characterization of L3 cache behavior of SPECjAppServer2002 and TPC-C, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1088152"
        }, 
        {
            "ArticleName": "Norman W. Paton , Jorge Buenabad-Chavez , Mengsong Chen , Vijayshankar Raman , Garret Swart , Inderpal Narang , Daniel M. Yellin , Alvaro A. Fernandes, Autonomic query parallelization using non-dedicated computers: an evaluation of adaptivity options, The VLDB Journal \u2014 The International Journal on Very Large Data Bases, v.18 n.1, p.119-140, January 2009", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1541547"
        }, 
        {
            "ArticleName": "Craig Anderson , Anna R. Karlin, Two Adaptive Hybrid Cache Coherency Protocols, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.303, February 03-07, 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822636"
        }, 
        {
            "ArticleName": "A. R. Karlin , M. S. Manasse , L. A. Mcgeoch , S. Owicki, Competitive randomized algorithms for nonuniform problems, Algorithmica, v.11 n.6, p.542-571, June 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3119335"
        }, 
        {
            "ArticleName": "Analysis of Shared Memory Misses and Reference Patterns, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.187, September 17-20, 2000", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=846828"
        }, 
        {
            "ArticleName": "C. Anderson , J.-L. Baer, Two techniques for improving performance on bus-based multiprocessors, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.264, January 22-25, 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822624"
        }, 
        {
            "ArticleName": "J. D. Gee , A. J. Smith, Evaluation of cache consistency algorithm performance, Proceedings of the 4th International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, p.236, February 01-04, 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=823527"
        }, 
        {
            "ArticleName": "L. I. Kontothanassis , M. L. Scott, Software cache coherence for large scale multiprocessors, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.286, January 22-25, 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822622"
        }, 
        {
            "ArticleName": "Trung N. Nguyen , Farnaz Mounes-Toussi , David J. Lilja , Zhiyuan Li, A Compiler-Assisted Scheme for Adaptive Cache Coherence Enforcement, Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, p.69-78, August 24-26, 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=713826"
        }, 
        {
            "ArticleName": "Yan Yang Xiao , John K. Bennett, Memory organization in multi-channel optical networks: NUMA and COMA revisited, Proceedings of the 10th international conference on Supercomputing, p.26-34, May 25-28, 1996, Philadelphia, Pennsylvania, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=237582"
        }, 
        {
            "ArticleName": "Abdullah Kayi , Olivier Serres , Tarek El-Ghazawi, Bandwidth Adaptive Cache Coherence Optimizations for Chip Multiprocessors, International Journal of Parallel Programming, v.42 n.3, p.435-455, June 2014", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2598711"
        }, 
        {
            "ArticleName": "Jeffrey B. Rothman , Alan Jay Smith, Minerva: An Adaptive Subblock Coherence Protocol for Improved SMP Performance, Proceedings of the 4th International Symposium on High Performance Computing, p.64-77, May 15-17, 2002", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=690563"
        }, 
        {
            "ArticleName": "Susan J. Eggers, Simplicity Versus Accuracy in a Model of Cache Coherency Overhead, IEEE Transactions on Computers, v.40 n.8, p.893-906, August 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=126130"
        }, 
        {
            "ArticleName": "Joonwon Lee , Umakishore Ramachandran, Synchronization with multiprocessor caches, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.27-37, June 1990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=325107"
        }, 
        {
            "ArticleName": "Farnaz Mounes-Toussi , David J. Lilja, The Potential of Compile-Time Analysis to Adapt the Cache Coherence Enforcement Strategy to the Data Sharing Characteristics, IEEE Transactions on Parallel and Distributed Systems, v.6 n.5, p.470-481, May 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=205019"
        }, 
        {
            "ArticleName": "Farnaz Mounes-Toussi , David J. Lilja , Zhiyuan Li, An evaluation of a compiler optimization for improving the performance of a coherence directory, Proceedings of the 8th international conference on Supercomputing, p.75-84, July 11-15, 1994, Manchester, England", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=181281"
        }, 
        {
            "ArticleName": "S. Shimizu , N. Oba , T. Nakada , M. Ohara , A. Moriwaki, Design choices for the TOP-1 multiprocessor workstation, IBM Journal of Research and Development, v.35 n.5-6, p.591-602, Sept./Nov. 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=141607"
        }, 
        {
            "ArticleName": "Pierfrancesco Foglia , Roberto Giorgi , Cosimo Antonio Prete, Speeding-up multiprocessors running DBMS workloads through coherence protocols, International Journal of High Performance Computing and Networking, v.1 n.1-3, p.17-32, January 2004", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1359698"
        }, 
        {
            "ArticleName": "John Reumann , Kang G. Shin, Stateful distributed interposition, ACM Transactions on Computer Systems (TOCS), v.22 n.1, p.1-48, February 2004", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=966786"
        }, 
        {
            "ArticleName": "Yixiu Huang , Prasad Sistla , Ouri Wolfson, Data replication for mobile computers, ACM SIGMOD Record, v.23 n.2, p.13-24, June 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=191845"
        }, 
        {
            "ArticleName": "A. Prasad Sistla , Ouri Wolfson , Yixiu Huang, Minimization of Communication Cost Through Caching in Mobile Environments, IEEE Transactions on Parallel and Distributed Systems, v.9 n.4, p.378-390, April 1998", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=277563"
        }, 
        {
            "ArticleName": "David J. Lilja, Cache coherence in large-scale shared-memory multiprocessors: issues and comparisons, ACM Computing Surveys (CSUR), v.25 n.3, p.303-338, Sept. 1993", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=158907"
        }, 
        {
            "ArticleName": "A. Dan , P. S. Yu, Performance Analysis of Buffer Coherency Policies in a Multisystem Data Sharing Environment, IEEE Transactions on Parallel and Distributed Systems, v.4 n.3, p.289-305, March 1993", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=629156"
        }, 
        {
            "ArticleName": "Roberto Giorgi , Cosimo Antonio Prete , Gianpaolo Prina , Luigi Ricciardi, Trace Factory: Generating Workloads for Trace-Driven Simulation of Shared-Bus Multiprocessors, IEEE Parallel & Distributed Technology: Systems & Technology, v.5 n.4, p.54-68, October 1997", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=614054"
        }, 
        {
            "ArticleName": "Roberto Giorgi , Cosimo Antonio Prete, PSCR: A Coherence Protocol for Eliminating Passive Sharing in Shared-Bus Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.10 n.7, p.742-763, July 1999", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=311906"
        }, 
        {
            "ArticleName": "Feipei Lai , Chyuan-Yow Wu , Tai-Ming Parng, A memory management unit and cache controller for the MARS system, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.200-208, November 27-29, 1990, Orlando, Florida, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=255276"
        }, 
        {
            "ArticleName": "Elvis S. Liu , Georgios K. Theodoropoulos, Interest management for distributed virtual environments: A survey, ACM Computing Surveys (CSUR), v.46 n.4, p.1-42, April 2014", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2535417"
        }, 
        {
            "ArticleName": "Milo Tomasevic , Veljko Milutinovic, Hardware Approaches to Cache Coherence in Shared-Memory Multiprocessors Part 2, IEEE Micro, v.14 n.6, p.61-66, December 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=623888"
        }, 
        {
            "ArticleName": "David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=197406"
        }, 
        {
            "ArticleName": "David Culler , Jaswinder Pal Singh , Anoop Gupta, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2821564"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 16, 
        "Downloads_6Weeks": 2, 
        "Downloads_cumulative": 892, 
        "CitationCount": 44
    }, 
    "Title": "Evaluating the performance of four snooping cache coherency protocols", 
    "Abstract": "Write-invalidate and write-broadcast coherency protocols have been criticized for being unable to achieve good bus performance across all cache configurations. In particular, write-invalidate performance can suffer as block size increases; and large cache sizes will hurt write-broadcast. Read-broadcast and competitive snooping extensions to the protocols have been proposed to solve each problem.\nOur results indicate that the benefits of the extensions are limited. Read-broadcast reduces the number of invalidation misses, but at a high cost in processor lockout from the cache. The net effect can be an increase in total execution cycles. Competitive snooping benefits only those programs with high per-processor locality of reference to shared data. For programs characterized by inter-processor contention for shared addresses, competitive snooping can degrade performance by causing a slight increase in bus utilization and total execution time.\n", 
    "Published": 1989, 
    "References": [
        {
            "ArticleName": "Anant Agarwal , John Hennessy , Mark Horowitz, Cache performance of operating system and multiprogramming workloads, ACM Transactions on Computer Systems (TOCS), v.6 n.4, p.393-431, Nov. 1988", 
            "DOIhref": "http://doi.acm.org/10.1145/48012.48037", 
            "DOIname": "10.1145/48012.48037", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=48037"
        }, 
        {
            "ArticleName": "Cedell Alexander , William Keshlear , Furrokh Cooper , Faye Briggs, Cache memory performance in a unix enviroment, ACM SIGARCH Computer Architecture News, v.14 n.3, p.41-61, June 1 1986", 
            "DOIhref": "http://doi.acm.org/10.1145/381711.381717", 
            "DOIname": "10.1145/381711.381717", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=381717"
        }, 
        {
            "ArticleName": "James Archibald , Jean-Loup Baer, Cache coherence protocols: evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems (TOCS), v.4 n.4, p.273-298, Nov. 1986", 
            "DOIhref": "http://doi.acm.org/10.1145/6513.6514", 
            "DOIname": "10.1145/6513.6514", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=6514"
        }, 
        {
            "ArticleName": "A. Casotto, F. Romeo and A. Sangiovannivincente1li, \"A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells, Proceedings of the IEEE International Conference on Computer- Aided Design, Santa Clara, CA (November 1986), 30-33."
        }, 
        {
            "ArticleName": "S. Devadas and A. R. Newton, \"Topological Optimization of Multiple Level Array Logic\", IEEE Transactions on Computer- Aided Design (November 1987)."
        }, 
        {
            "ArticleName": "S. J. Eggers , R. H. Katz, A characterization of sharing in parallel programs and its application to coherency protocol evaluation, Proceedings of the 15th Annual International Symposium on Computer architecture, p.373-382, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52442"
        }, 
        {
            "ArticleName": "Susan Jane Eggers , Randy Katz, Simulation analysis of data-sharing in shared memory multiprocessors, 1989", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=915848"
        }, 
        {
            "ArticleName": "S. J. Eggers , R. H. Katz, The effect of sharing on the cache and bus performance of parallel programs, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.257-270, April 03-06, 1989, Boston, Massachusetts, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/70082.68206", 
            "DOIname": "10.1145/70082.68206", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=68206"
        }, 
        {
            "ArticleName": "G. A. Gibson, \"SpurBus Specification\", to appear as Computer Science Division Technical Report, University of California, Berkeley (December 1988)."
        }, 
        {
            "ArticleName": "James R. Goodman, Cache memory optimization to reduce processor/memory traffic, Advances in VLSI and Computer Systems, v.2 n.1-2, p.61-86, June 1987", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=35033"
        }, 
        {
            "ArticleName": "J. R. Goodman , P. J. Woest, The Wisconsin multicube: a new large-scale cache-coherent multiprocessor, Proceedings of the 15th Annual International Symposium on Computer architecture, p.422-431, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52447"
        }, 
        {
            "ArticleName": "Mark Hill , Susan Eggers , Jim Larus , George Taylor , Glenn Adams , B. K. Bose , Garth Gibson , Paul Hansen , Jon Keller , Shing Kong , Corinna Lee , Daebum Lee , Joan Pendleton , Scott Ritchie , David Wood , Ben Zorn , Paul Hilfinger , Dave Hodges , Randy Katz , John Ousterhout , Dave Patterson, Design decisions in SPUR, Computer, v.19 n.11, p.8-22, Nov. 1986", 
            "DOIhref": "https://dx.doi.org/10.1109/MC.1986.1663096", 
            "DOIname": "10.1109/MC.1986.1663096", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=9486"
        }, 
        {
            "ArticleName": "Mark D Hill, Aspects of Cache Memory and Instruction, University of California at Berkeley, Berkeley, CA, 1987", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=894791"
        }, 
        {
            "ArticleName": "A. R. Karlin, M. S. Manasse, L. Rudolph and D. D. Sleator, \"Competitive Snoopy Caching\", Proceedings of the 27th Annual Symposium on Foundations of Computer Science, Toronto, Canada (October 1986), m-254."
        }, 
        {
            "ArticleName": "A. R. Karlin, M. S. Manasse, L. Rudolph and D. D. Sleator, \"Competitive Snoopy Caching\", Algorithmica, 3 (1988), 79- 119."
        }, 
        {
            "ArticleName": "R. H. Katz , S. J. Eggers , D. A. Wood , C. L. Perkins , R. G. Sheldon, Implementing a cache consistency protocol, Proceedings of the 12th annual international symposium on Computer architecture, p.276-283, June 17-19, 1985, Boston, Massachusetts, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/327010.327237", 
            "DOIname": "10.1145/327010.327237", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=327237"
        }, 
        {
            "ArticleName": "H.-K. T. Ma , S. Devadas , A. Sangiovanni-Vincentelli , R. Wei, Logic verification algorithms and their parallel implementation, Proceedings of the 24th ACM/IEEE conference on Design automation, p.283-290, June 28-July 01, 1987, Miami Beach, Florida, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/37888.37931", 
            "DOIname": "10.1145/37888.37931", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=37931"
        }, 
        {
            "ArticleName": "S. McGrogan, R. Olson and N. Toda, \"Parallelizing Large Existing Programs - Methodology and Experiences\", Proceedings of Spring COMPCON (March 1986), 458-466."
        }, 
        {
            "ArticleName": "David A. Patterson, Reduced instruction set computers, Communications of the ACM, v.28 n.1, p.8-21, Jan. 1985", 
            "DOIhref": "http://doi.acm.org/10.1145/2465.214917", 
            "DOIname": "10.1145/2465.214917", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=214917"
        }, 
        {
            "ArticleName": "Larry Rudolph , Zary Segall, Dynamic decentralized cache schemes for mimd parallel processors, Proceedings of the 11th annual international symposium on Computer architecture, p.340-347, January 1984", 
            "DOIhref": "http://doi.acm.org/10.1145/800015.808203", 
            "DOIname": "10.1145/800015.808203", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=808203"
        }, 
        {
            "ArticleName": "A. J. Smith, Line (block) size choice for CPU cache memories, IEEE Transactions on Computers, v.36 n.9, p.1063-1076, Sept. 1987", 
            "DOIhref": "https://dx.doi.org/10.1109/TC.1987.5009537", 
            "DOIname": "10.1109/TC.1987.5009537", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=29252"
        }, 
        {
            "ArticleName": "Charles P. Thacker , Lawrence C. Stewart , Edwin H. Satterthwaite, Jr., Firefly: A Multiprocessor Workstation, IEEE Transactions on Computers, v.37 n.8, p.909-920, August 1988", 
            "DOIhref": "https://dx.doi.org/10.1109/12.2243", 
            "DOIname": "10.1109/12.2243", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=48708"
        }, 
        {
            "ArticleName": "David A. Wood , Susan J. Eggers , Garth A. Gibson, SPUR Memory System Architecture, University of California at Berkeley, Berkeley, CA, 1988", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=894800"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Department of Computer Science, FR-35, University of Washington, Seattle, WA", 
            "Name": "S. J. Eggers"
        }, 
        {
            "Affiliation": "Computer Science Division, Dept. of Electrical Engineering & Computer Science, University of California, Berkeley, California", 
            "Name": "R. H. Katz"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=74927&preflayout=flat"
}