-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Wed Apr 10 16:52:07 2024
-- Host        : G-P-SHAHAMZ-LW running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top system_adc_tpl_core_0 -prefix
--               system_adc_tpl_core_0_ system_adc_tpl_core_0_sim_netlist.vhdl
-- Design      : system_adc_tpl_core_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_datafmt is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC
  );
end system_adc_tpl_core_0_ad_datafmt;

architecture STRUCTURE of system_adc_tpl_core_0_ad_datafmt is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(10),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(11),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(12),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(14),
      R => \data_int_reg[15]_0\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(1),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(2),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(3),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(4),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(5),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(6),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(7),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(8),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(9),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_datafmt_10 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_datafmt_10 : entity is "ad_datafmt";
end system_adc_tpl_core_0_ad_datafmt_10;

architecture STRUCTURE of system_adc_tpl_core_0_ad_datafmt_10 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(10),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(11),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(12),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(14),
      R => \data_int_reg[15]_0\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(1),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(2),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(3),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(4),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(5),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(6),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(7),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(8),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(9),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_datafmt_4 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_datafmt_4 : entity is "ad_datafmt";
end system_adc_tpl_core_0_ad_datafmt_4;

architecture STRUCTURE of system_adc_tpl_core_0_ad_datafmt_4 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(10),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(11),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(12),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(14),
      R => \data_int_reg[15]_0\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(1),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(2),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(3),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(4),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(5),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(6),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(7),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(8),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(9),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_datafmt_5 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_datafmt_5 : entity is "ad_datafmt";
end system_adc_tpl_core_0_ad_datafmt_5;

architecture STRUCTURE of system_adc_tpl_core_0_ad_datafmt_5 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(10),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(11),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(12),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(14),
      R => \data_int_reg[15]_0\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(1),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(2),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(3),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(4),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(5),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(6),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(7),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(8),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(9),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_datafmt_6 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_datafmt_6 : entity is "ad_datafmt";
end system_adc_tpl_core_0_ad_datafmt_6;

architecture STRUCTURE of system_adc_tpl_core_0_ad_datafmt_6 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(10),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(11),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(12),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(14),
      R => \data_int_reg[15]_0\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(1),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(2),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(3),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(4),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(5),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(6),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(7),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(8),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(9),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_datafmt_7 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_datafmt_7 : entity is "ad_datafmt";
end system_adc_tpl_core_0_ad_datafmt_7;

architecture STRUCTURE of system_adc_tpl_core_0_ad_datafmt_7 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(10),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(11),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(12),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(14),
      R => \data_int_reg[15]_0\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(1),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(2),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(3),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(4),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(5),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(6),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(7),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(8),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(9),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_datafmt_8 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_datafmt_8 : entity is "ad_datafmt";
end system_adc_tpl_core_0_ad_datafmt_8;

architecture STRUCTURE of system_adc_tpl_core_0_ad_datafmt_8 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(10),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(11),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(12),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(14),
      R => \data_int_reg[15]_0\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(1),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(2),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(3),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(4),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(5),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(6),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(7),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(8),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(9),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_datafmt_9 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 14 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_datafmt_9 : entity is "ad_datafmt";
end system_adc_tpl_core_0_ad_datafmt_9;

architecture STRUCTURE of system_adc_tpl_core_0_ad_datafmt_9 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(10),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(11),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(12),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(13),
      Q => adc_data(14),
      R => \data_int_reg[15]_0\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(1),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(2),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(3),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(4),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(5),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(6),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(7),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(8),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(9),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_pnmon is
  port (
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \pn_data_pn_reg[4]\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[3]\ : out STD_LOGIC;
    \pn_data_pn_reg[6]\ : out STD_LOGIC;
    \pn_data_pn_reg[17]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \pn_data_pn_reg[2]\ : out STD_LOGIC;
    \pn_data_pn_reg[3]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[4]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[1]\ : out STD_LOGIC;
    \pn_data_pn_reg[5]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[10]\ : out STD_LOGIC;
    \pn_data_pn_reg[0]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[9]\ : out STD_LOGIC;
    \pn_data_pn_reg[8]\ : out STD_LOGIC;
    link_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    \pn_data_pn_reg[0]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[2]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[3]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[26]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 53 downto 0 );
    raw_data_s : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \pn_data_pn_reg[42]\ : in STD_LOGIC;
    \pn_data_pn_reg[43]\ : in STD_LOGIC;
    \pn_data_pn_reg[44]\ : in STD_LOGIC;
    \pn_data_pn_reg[45]\ : in STD_LOGIC;
    \pn_data_pn_reg[46]\ : in STD_LOGIC;
    \pn_data_pn_reg[48]\ : in STD_LOGIC;
    \pn_data_pn_reg[49]\ : in STD_LOGIC;
    \pn_data_pn_reg[50]\ : in STD_LOGIC;
    \pn_data_pn_reg[51]\ : in STD_LOGIC;
    \pn_data_pn_reg[52]\ : in STD_LOGIC;
    \pn_data_pn_reg[53]\ : in STD_LOGIC;
    \pn_data_pn_reg[54]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC;
    \pn_data_pn_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pn_data_pn_reg[30]\ : in STD_LOGIC;
    \pn_data_pn_reg[31]\ : in STD_LOGIC;
    \pn_data_pn_reg[33]\ : in STD_LOGIC;
    \pn_data_pn_reg[32]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_1\ : in STD_LOGIC
  );
end system_adc_tpl_core_0_ad_pnmon;

architecture STRUCTURE of system_adc_tpl_core_0_ad_pnmon is
  signal \adc_pn_err_int_i_1__0_n_0\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__3_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__3_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_4__0_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_1 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_2 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_3 : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal adc_pn_oos_count : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_int_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_int_i_3__0_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal data1 : STD_LOGIC_VECTOR ( 23 downto 5 );
  signal data2 : STD_LOGIC_VECTOR ( 25 downto 23 );
  signal full_state_pn15 : STD_LOGIC_VECTOR ( 69 downto 33 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \pn_data_pn[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[38]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[41]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \^pn_data_pn_reg[17]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^pn_data_pn_reg[3]\ : STD_LOGIC;
  signal \^pn_data_pn_reg[4]\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \^pn_data_pn_reg[5]\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^pn_data_pn_reg[6]\ : STD_LOGIC;
  signal \^pn_err_s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rx_data_reg[31]\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_adc_pn_match_d_s_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_adc_pn_match_d_s_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_err_int_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \adc_pn_oos_int_i_2__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \adc_pn_oos_int_i_3__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_3__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_3__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_3__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pn_data_pn[16]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pn_data_pn[16]_i_5__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pn_data_pn[17]_i_3__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pn_data_pn[17]_i_5__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pn_data_pn[18]_i_5__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pn_data_pn[19]_i_3__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pn_data_pn[19]_i_4__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pn_data_pn[19]_i_5__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pn_data_pn[1]_i_3__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pn_data_pn[1]_i_5__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pn_data_pn[20]_i_3__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pn_data_pn[20]_i_5__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pn_data_pn[22]_i_4__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pn_data_pn[23]_i_3__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pn_data_pn[24]_i_3__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pn_data_pn[25]_i_3__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pn_data_pn[26]_i_3__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pn_data_pn[26]_i_6__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pn_data_pn[27]_i_2__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pn_data_pn[27]_i_3__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pn_data_pn[27]_i_7__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pn_data_pn[28]_i_3__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pn_data_pn[28]_i_6__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pn_data_pn[29]_i_3__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pn_data_pn[29]_i_6__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_3__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pn_data_pn[30]_i_2__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pn_data_pn[30]_i_6__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pn_data_pn[31]_i_4__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pn_data_pn[32]_i_2__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pn_data_pn[32]_i_5__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pn_data_pn[33]_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pn_data_pn[33]_i_3__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pn_data_pn[33]_i_7__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pn_data_pn[34]_i_3__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pn_data_pn[34]_i_6__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pn_data_pn[35]_i_6__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pn_data_pn[39]_i_5__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pn_data_pn[39]_i_6__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_3__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pn_data_pn[40]_i_5__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pn_data_pn[40]_i_6__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pn_data_pn[42]_i_5__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pn_data_pn[43]_i_2__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pn_data_pn[43]_i_5__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pn_data_pn[43]_i_6__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pn_data_pn[44]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pn_data_pn[44]_i_4__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pn_data_pn[44]_i_5__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pn_data_pn[46]_i_2__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pn_data_pn[46]_i_5__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pn_data_pn[47]_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pn_data_pn[48]_i_2__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pn_data_pn[49]_i_4__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pn_data_pn[4]_i_3__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pn_data_pn[50]_i_2__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pn_data_pn[50]_i_5__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pn_data_pn[51]_i_2__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pn_data_pn[51]_i_5__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pn_data_pn[52]_i_2__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pn_data_pn[53]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pn_data_pn[53]_i_4__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pn_data_pn[53]_i_6__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pn_data_pn[55]_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pn_data_pn[5]_i_3__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pn_data_pn[5]_i_6__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pn_data_pn[5]_i_7__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pn_data_pn[6]_i_3__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pn_data_pn[6]_i_5__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_3__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_5__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_3__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5__0\ : label is "soft_lutpair87";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
  \pn_data_pn_reg[17]\(30 downto 0) <= \^pn_data_pn_reg[17]\(30 downto 0);
  \pn_data_pn_reg[3]\ <= \^pn_data_pn_reg[3]\;
  \pn_data_pn_reg[4]\(42 downto 0) <= \^pn_data_pn_reg[4]\(42 downto 0);
  \pn_data_pn_reg[5]\(37 downto 0) <= \^pn_data_pn_reg[5]\(37 downto 0);
  \pn_data_pn_reg[6]\ <= \^pn_data_pn_reg[6]\;
  pn_err_s(0) <= \^pn_err_s\(0);
  \rx_data_reg[31]\(19 downto 0) <= \^rx_data_reg[31]\(19 downto 0);
\adc_pn_err_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_valid_d,
      I4 => \^pn_err_s\(0),
      O => \adc_pn_err_int_i_1__0_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_err_int_i_1__0_n_0\,
      Q => \^pn_err_s\(0),
      R => '0'
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_d_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => adc_pn_match_d_s_carry_n_0,
      CO(2) => adc_pn_match_d_s_carry_n_1,
      CO(1) => adc_pn_match_d_s_carry_n_2,
      CO(0) => adc_pn_match_d_s_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_adc_pn_match_d_s_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry_i_1__0_n_0\,
      S(2) => \adc_pn_match_d_s_carry_i_2__0_n_0\,
      S(1) => \adc_pn_match_d_s_carry_i_3__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => adc_pn_match_d_s_carry_n_0,
      CO(3) => \adc_pn_match_d_s_carry__0_n_0\,
      CO(2) => \adc_pn_match_d_s_carry__0_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__0_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__0_i_1__0_n_0\,
      S(2) => \adc_pn_match_d_s_carry__0_i_2__0_n_0\,
      S(1) => \adc_pn_match_d_s_carry__0_i_3__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry__0_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(23),
      I1 => raw_data_s(34),
      I2 => Q(22),
      I3 => raw_data_s(33),
      I4 => raw_data_s(32),
      I5 => Q(21),
      O => \adc_pn_match_d_s_carry__0_i_1__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(20),
      I1 => raw_data_s(31),
      I2 => Q(19),
      I3 => raw_data_s(30),
      I4 => raw_data_s(29),
      I5 => Q(18),
      O => \adc_pn_match_d_s_carry__0_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(17),
      I1 => raw_data_s(28),
      I2 => Q(16),
      I3 => raw_data_s(27),
      I4 => raw_data_s(26),
      I5 => Q(15),
      O => \adc_pn_match_d_s_carry__0_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => Q(14),
      I1 => raw_data_s(25),
      I2 => Q(13),
      I3 => \pn_data_pn_reg[39]\(2),
      I4 => raw_data_s(50),
      I5 => Q(12),
      O => \adc_pn_match_d_s_carry__0_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_pn_match_d_s_carry__0_n_0\,
      CO(3) => \adc_pn_match_d_s_carry__1_n_0\,
      CO(2) => \adc_pn_match_d_s_carry__1_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__1_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__1_i_1__0_n_0\,
      S(2) => \adc_pn_match_d_s_carry__1_i_2__0_n_0\,
      S(1) => \adc_pn_match_d_s_carry__1_i_3__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry__1_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(35),
      I1 => raw_data_s(19),
      I2 => Q(34),
      I3 => raw_data_s(18),
      I4 => raw_data_s(17),
      I5 => Q(33),
      O => \adc_pn_match_d_s_carry__1_i_1__0_n_0\
    );
\adc_pn_match_d_s_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(32),
      I1 => raw_data_s(16),
      I2 => Q(31),
      I3 => raw_data_s(15),
      I4 => raw_data_s(14),
      I5 => Q(30),
      O => \adc_pn_match_d_s_carry__1_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => Q(29),
      I1 => raw_data_s(13),
      I2 => Q(28),
      I3 => raw_data_s(12),
      I4 => \pn_data_pn_reg[39]\(1),
      I5 => Q(27),
      O => \adc_pn_match_d_s_carry__1_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(26),
      I1 => raw_data_s(37),
      I2 => Q(25),
      I3 => raw_data_s(36),
      I4 => raw_data_s(35),
      I5 => Q(24),
      O => \adc_pn_match_d_s_carry__1_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_pn_match_d_s_carry__1_n_0\,
      CO(3) => \adc_pn_match_d_s_carry__2_n_0\,
      CO(2) => \adc_pn_match_d_s_carry__2_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__2_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__2_i_1__0_n_0\,
      S(2) => \adc_pn_match_d_s_carry__2_i_2__0_n_0\,
      S(1) => \adc_pn_match_d_s_carry__2_i_3__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry__2_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(47),
      I1 => raw_data_s(5),
      I2 => Q(46),
      I3 => raw_data_s(4),
      I4 => raw_data_s(3),
      I5 => Q(45),
      O => \adc_pn_match_d_s_carry__2_i_1__0_n_0\
    );
\adc_pn_match_d_s_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(44),
      I1 => raw_data_s(2),
      I2 => Q(43),
      I3 => raw_data_s(1),
      I4 => raw_data_s(0),
      I5 => Q(42),
      O => \adc_pn_match_d_s_carry__2_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => Q(41),
      I1 => \pn_data_pn_reg[39]\(0),
      I2 => Q(40),
      I3 => raw_data_s(24),
      I4 => raw_data_s(23),
      I5 => Q(39),
      O => \adc_pn_match_d_s_carry__2_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(38),
      I1 => raw_data_s(22),
      I2 => Q(37),
      I3 => raw_data_s(21),
      I4 => raw_data_s(20),
      I5 => Q(36),
      O => \adc_pn_match_d_s_carry__2_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_pn_match_d_s_carry__2_n_0\,
      CO(3) => \NLW_adc_pn_match_d_s_carry__3_CO_UNCONNECTED\(3),
      CO(2) => adc_pn_match_d_s,
      CO(1) => \adc_pn_match_d_s_carry__3_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => S(0),
      S(1) => \adc_pn_match_d_s_carry__3_i_2__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry__3_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(53),
      I1 => raw_data_s(11),
      I2 => Q(52),
      I3 => raw_data_s(10),
      I4 => raw_data_s(9),
      I5 => Q(51),
      O => \adc_pn_match_d_s_carry__3_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry__3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(50),
      I1 => raw_data_s(8),
      I2 => Q(49),
      I3 => raw_data_s(7),
      I4 => raw_data_s(6),
      I5 => Q(48),
      O => \adc_pn_match_d_s_carry__3_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => raw_data_s(49),
      I2 => Q(10),
      I3 => raw_data_s(48),
      I4 => raw_data_s(47),
      I5 => Q(9),
      O => \adc_pn_match_d_s_carry_i_1__0_n_0\
    );
\adc_pn_match_d_s_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => raw_data_s(46),
      I2 => Q(7),
      I3 => raw_data_s(45),
      I4 => raw_data_s(44),
      I5 => Q(6),
      O => \adc_pn_match_d_s_carry_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => raw_data_s(43),
      I2 => Q(4),
      I3 => raw_data_s(42),
      I4 => raw_data_s(41),
      I5 => Q(3),
      O => \adc_pn_match_d_s_carry_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => raw_data_s(40),
      I2 => Q(1),
      I3 => raw_data_s(39),
      I4 => raw_data_s(38),
      I5 => Q(0),
      O => \adc_pn_match_d_s_carry_i_4__0_n_0\
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004B"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__0_n_0\
    );
\adc_pn_oos_count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004B4B00"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__0_n_0\
    );
\adc_pn_oos_count[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004B4B4B4B000000"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(1),
      I4 => adc_pn_oos_count_reg(0),
      I5 => adc_pn_oos_count_reg(2),
      O => \adc_pn_oos_count[2]_i_1__0_n_0\
    );
\adc_pn_oos_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => adc_valid_d,
      I3 => \^adc_pn_oos_int_reg_0\,
      O => adc_pn_oos_count
    );
\adc_pn_oos_count[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(0),
      I2 => adc_pn_oos_count_reg(1),
      I3 => adc_pn_oos_count_reg(3),
      O => \p_0_in__0\(3)
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \p_0_in__0\(3),
      Q => adc_pn_oos_count_reg(3),
      R => adc_pn_oos_count
    );
\adc_pn_oos_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \adc_pn_oos_int_i_2__0_n_0\,
      I1 => \adc_pn_oos_int_i_3__0_n_0\,
      I2 => adc_valid_d,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(3),
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__0_n_0\
    );
\adc_pn_oos_int_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      O => \adc_pn_oos_int_i_2__0_n_0\
    );
\adc_pn_oos_int_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_pn_oos_count_reg(0),
      I1 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_int_i_3__0_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__0_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn_reg[0]_0\,
      I1 => \pn_data_pn[0]_i_3__0_n_0\,
      I2 => \pn_data_pn[0]_i_4__0_n_0\,
      I3 => data0(5),
      I4 => \^pn_data_pn_reg[4]\(3),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(0)
    );
\pn_data_pn[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pn_data_pn_reg[26]_0\,
      I1 => \^pn_data_pn_reg[5]\(16),
      I2 => data2(24),
      O => \pn_data_pn[0]_i_3__0_n_0\
    );
\pn_data_pn[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => full_state_pn15(59),
      I2 => full_state_pn15(69),
      I3 => full_state_pn15(64),
      I4 => \^pn_data_pn_reg[17]\(29),
      O => \pn_data_pn[0]_i_4__0_n_0\
    );
\pn_data_pn[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(18),
      I1 => \^pn_data_pn_reg[3]\,
      O => \^pn_data_pn_reg[5]\(4)
    );
\pn_data_pn[10]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(0),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(38),
      I4 => \^pn_data_pn_reg[17]\(21),
      O => \pn_data_pn_reg[0]\
    );
\pn_data_pn[10]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(19),
      I1 => \^pn_data_pn_reg[4]\(33),
      O => \^pn_data_pn_reg[4]\(4)
    );
\pn_data_pn[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => \^rx_data_reg[31]\(18),
      I2 => \^pn_data_pn_reg[6]\,
      I3 => \^pn_data_pn_reg[3]\,
      I4 => \^pn_data_pn_reg[5]\(24),
      O => \^pn_data_pn_reg[5]\(5)
    );
\pn_data_pn[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(39),
      I4 => \^pn_data_pn_reg[17]\(22),
      O => \pn_data_pn_reg[1]\
    );
\pn_data_pn[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(20),
      I1 => \^pn_data_pn_reg[4]\(34),
      O => \^pn_data_pn_reg[4]\(5)
    );
\pn_data_pn[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(20),
      I1 => \^pn_data_pn_reg[5]\(23),
      O => \^pn_data_pn_reg[5]\(6)
    );
\pn_data_pn[12]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(2),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(40),
      I4 => \^pn_data_pn_reg[17]\(23),
      O => \pn_data_pn_reg[2]\
    );
\pn_data_pn[12]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(16),
      I1 => \^pn_data_pn_reg[4]\(24),
      I2 => \^pn_data_pn_reg[4]\(27),
      I3 => \^pn_data_pn_reg[4]\(20),
      O => \^pn_data_pn_reg[4]\(6)
    );
\pn_data_pn[13]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(21),
      I1 => \^pn_data_pn_reg[6]\,
      O => \^pn_data_pn_reg[5]\(7)
    );
\pn_data_pn[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(3),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(41),
      I4 => \^pn_data_pn_reg[17]\(24),
      O => \pn_data_pn_reg[3]_0\
    );
\pn_data_pn[13]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(22),
      I1 => \^pn_data_pn_reg[4]\(36),
      O => \^pn_data_pn_reg[4]\(7)
    );
\pn_data_pn[14]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[3]\,
      I1 => \^pn_data_pn_reg[5]\(24),
      O => \^pn_data_pn_reg[5]\(8)
    );
\pn_data_pn[14]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(4),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(42),
      I4 => \^pn_data_pn_reg[17]\(25),
      O => \pn_data_pn_reg[4]_0\
    );
\pn_data_pn[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => full_state_pn15(59),
      I2 => \^rx_data_reg[31]\(18),
      I3 => \^pn_data_pn_reg[4]\(18),
      I4 => \^pn_data_pn_reg[4]\(26),
      I5 => \^pn_data_pn_reg[4]\(22),
      O => \^pn_data_pn_reg[4]\(8)
    );
\pn_data_pn[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(22),
      I1 => \^pn_data_pn_reg[5]\(25),
      O => \^pn_data_pn_reg[5]\(9)
    );
\pn_data_pn[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(5),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(43),
      I4 => \^pn_data_pn_reg[17]\(26),
      O => \pn_data_pn_reg[5]_0\
    );
\pn_data_pn[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(24),
      I1 => \^rx_data_reg[31]\(16),
      I2 => \^rx_data_reg[31]\(18),
      O => \^pn_data_pn_reg[4]\(9)
    );
\pn_data_pn[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(23),
      I1 => \^pn_data_pn_reg[5]\(26),
      O => \^pn_data_pn_reg[5]\(10)
    );
\pn_data_pn[16]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(6),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(44),
      I4 => \^pn_data_pn_reg[17]\(27),
      O => \pn_data_pn_reg[6]_0\
    );
\pn_data_pn[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(15),
      I1 => \^pn_data_pn_reg[4]\(23),
      O => \^pn_data_pn_reg[4]\(10)
    );
\pn_data_pn[17]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(29),
      I1 => \^pn_data_pn_reg[5]\(26),
      I2 => \^pn_data_pn_reg[3]\,
      I3 => \^pn_data_pn_reg[5]\(30),
      O => \^pn_data_pn_reg[5]\(11)
    );
\pn_data_pn[17]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(7),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(45),
      I4 => \^pn_data_pn_reg[17]\(28),
      O => \pn_data_pn_reg[7]\
    );
\pn_data_pn[17]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(16),
      I1 => \^pn_data_pn_reg[4]\(24),
      O => \^pn_data_pn_reg[4]\(11)
    );
\pn_data_pn[18]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data2(24),
      I1 => data2(25),
      O => \^pn_data_pn_reg[5]\(12)
    );
\pn_data_pn[18]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(8),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(46),
      I4 => \^pn_data_pn_reg[17]\(29),
      O => \pn_data_pn_reg[8]\
    );
\pn_data_pn[18]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(17),
      I1 => \^pn_data_pn_reg[4]\(25),
      O => \^pn_data_pn_reg[4]\(12)
    );
\pn_data_pn[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^rx_data_reg[31]\(18),
      I1 => full_state_pn15(62),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(45),
      I5 => \^rx_data_reg[31]\(19),
      O => \^rx_data_reg[31]\(0)
    );
\pn_data_pn[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(32),
      I1 => \^pn_data_pn_reg[5]\(36),
      I2 => data2(25),
      O => \^pn_data_pn_reg[5]\(13)
    );
\pn_data_pn[19]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(9),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(47),
      I4 => \^pn_data_pn_reg[17]\(30),
      O => \pn_data_pn_reg[9]\
    );
\pn_data_pn[19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(18),
      I1 => \^pn_data_pn_reg[4]\(26),
      O => \^pn_data_pn_reg[4]\(13)
    );
\pn_data_pn[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DE21D1DE2"
    )
        port map (
      I0 => Q(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(43),
      I3 => full_state_pn15(63),
      I4 => full_state_pn15(64),
      I5 => full_state_pn15(62),
      O => \^rx_data_reg[31]\(1)
    );
\pn_data_pn[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pn_data_pn_reg[26]_0\,
      I1 => \^pn_data_pn_reg[5]\(17),
      I2 => data2(25),
      O => \d_data_cntrl_int_reg[7]\
    );
\pn_data_pn[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[17]\(30),
      I1 => raw_data_s(47),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(9),
      O => \^pn_data_pn_reg[17]\(0)
    );
\pn_data_pn[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(26),
      I1 => \^pn_data_pn_reg[5]\(30),
      O => \^pn_data_pn_reg[5]\(14)
    );
\pn_data_pn[20]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(10),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(48),
      I4 => \^rx_data_reg[31]\(16),
      O => \pn_data_pn_reg[10]\
    );
\pn_data_pn[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(32),
      I1 => \^rx_data_reg[31]\(16),
      I2 => \^pn_data_pn_reg[4]\(36),
      O => \^pn_data_pn_reg[4]\(14)
    );
\pn_data_pn[20]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(62),
      I1 => full_state_pn15(64),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(47),
      I5 => full_state_pn15(63),
      O => \^rx_data_reg[31]\(2)
    );
\pn_data_pn[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(15),
      I1 => \^pn_data_pn_reg[5]\(16),
      I2 => \^rx_data_reg[31]\(3),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn[21]_i_3__0_n_0\,
      O => D(5)
    );
\pn_data_pn[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(63),
      I1 => full_state_pn15(65),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(48),
      I5 => full_state_pn15(64),
      O => \^rx_data_reg[31]\(3)
    );
\pn_data_pn[21]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => data1(21),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(15),
      I3 => \^pn_data_pn_reg[4]\(19),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[21]_i_3__0_n_0\
    );
\pn_data_pn[21]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => raw_data_s(49),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(11),
      O => data1(21)
    );
\pn_data_pn[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(16),
      I1 => \^pn_data_pn_reg[5]\(17),
      I2 => \^rx_data_reg[31]\(4),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn[22]_i_3__0_n_0\,
      O => D(6)
    );
\pn_data_pn[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(64),
      I1 => full_state_pn15(66),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(49),
      I5 => full_state_pn15(65),
      O => \^rx_data_reg[31]\(4)
    );
\pn_data_pn[22]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => data1(22),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(16),
      I3 => \^pn_data_pn_reg[4]\(20),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[22]_i_3__0_n_0\
    );
\pn_data_pn[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(47),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => full_state_pn15(65)
    );
\pn_data_pn[22]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(58),
      I1 => raw_data_s(50),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(12),
      O => data1(22)
    );
\pn_data_pn[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_data_reg[31]\(5),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => data2(23),
      I4 => \pn_data_pn[23]_i_4__0_n_0\,
      O => D(7)
    );
\pn_data_pn[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DE21D1DE2"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(47),
      I3 => full_state_pn15(67),
      I4 => full_state_pn15(68),
      I5 => full_state_pn15(66),
      O => \^rx_data_reg[31]\(5)
    );
\pn_data_pn[23]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(35),
      I1 => \^pn_data_pn_reg[5]\(32),
      I2 => \^pn_data_pn_reg[5]\(26),
      I3 => \^pn_data_pn_reg[5]\(36),
      O => data2(23)
    );
\pn_data_pn[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => data1(23),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(17),
      I3 => \^pn_data_pn_reg[4]\(21),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[23]_i_4__0_n_0\
    );
\pn_data_pn[23]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"959A"
    )
        port map (
      I0 => full_state_pn15(59),
      I1 => \pn_data_pn_reg[39]\(2),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(13),
      O => data1(23)
    );
\pn_data_pn[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_data_reg[31]\(6),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => data2(24),
      I4 => \pn_data_pn[24]_i_4__0_n_0\,
      O => D(8)
    );
\pn_data_pn[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DE21D1DE2"
    )
        port map (
      I0 => Q(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(48),
      I3 => full_state_pn15(68),
      I4 => full_state_pn15(69),
      I5 => full_state_pn15(67),
      O => \^rx_data_reg[31]\(6)
    );
\pn_data_pn[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => \^pn_data_pn_reg[5]\(34),
      I2 => \^pn_data_pn_reg[5]\(37),
      O => data2(24)
    );
\pn_data_pn[24]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \^pn_data_pn_reg[17]\(1),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(18),
      I3 => \^pn_data_pn_reg[4]\(22),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[24]_i_4__0_n_0\
    );
\pn_data_pn[24]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(18),
      I1 => raw_data_s(25),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(14),
      O => \^pn_data_pn_reg[17]\(1)
    );
\pn_data_pn[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_data_reg[31]\(7),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => data2(25),
      I4 => \pn_data_pn[25]_i_4__0_n_0\,
      O => D(9)
    );
\pn_data_pn[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(67),
      I1 => full_state_pn15(69),
      I2 => Q(14),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(25),
      I5 => full_state_pn15(68),
      O => \^rx_data_reg[31]\(7)
    );
\pn_data_pn[25]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => \^pn_data_pn_reg[5]\(35),
      I2 => \^rx_data_reg[31]\(16),
      O => data2(25)
    );
\pn_data_pn[25]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \^pn_data_pn_reg[17]\(2),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(19),
      I3 => \^pn_data_pn_reg[4]\(23),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[25]_i_4__0_n_0\
    );
\pn_data_pn[25]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(19),
      I1 => raw_data_s(26),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(15),
      O => \^pn_data_pn_reg[17]\(2)
    );
\pn_data_pn[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(32),
      I1 => \^pn_data_pn_reg[5]\(36),
      I2 => \^rx_data_reg[31]\(8),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[26]_1\,
      O => D(10)
    );
\pn_data_pn[26]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(0),
      I1 => raw_data_s(38),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(39),
      O => \^pn_data_pn_reg[5]\(32)
    );
\pn_data_pn[26]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => full_state_pn15(68),
      I1 => \^rx_data_reg[31]\(16),
      I2 => full_state_pn15(69),
      O => \^rx_data_reg[31]\(8)
    );
\pn_data_pn[26]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(62),
      I1 => raw_data_s(27),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(16),
      O => \^pn_data_pn_reg[17]\(3)
    );
\pn_data_pn[26]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(38),
      I1 => full_state_pn15(62),
      I2 => \^pn_data_pn_reg[4]\(42),
      O => \^pn_data_pn_reg[4]\(15)
    );
\pn_data_pn[27]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(55),
      I1 => raw_data_s(39),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(1),
      O => \^rx_data_reg[31]\(9)
    );
\pn_data_pn[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => \^pn_data_pn_reg[5]\(37),
      I2 => full_state_pn15(58),
      O => \^pn_data_pn_reg[5]\(15)
    );
\pn_data_pn[27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC5A335A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[39]\(2),
      I2 => Q(14),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(25),
      O => full_state_pn15(55)
    );
\pn_data_pn[27]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(63),
      I1 => raw_data_s(28),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(17),
      O => \^pn_data_pn_reg[17]\(4)
    );
\pn_data_pn[27]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(39),
      I1 => full_state_pn15(63),
      I2 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[4]\(16)
    );
\pn_data_pn[28]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => raw_data_s(40),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(2),
      O => \^pn_data_pn_reg[5]\(26)
    );
\pn_data_pn[28]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => full_state_pn15(58),
      I1 => \^rx_data_reg[31]\(16),
      I2 => full_state_pn15(59),
      O => \^pn_data_pn_reg[5]\(16)
    );
\pn_data_pn[28]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(64),
      I1 => raw_data_s(29),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(18),
      O => \^pn_data_pn_reg[17]\(5)
    );
\pn_data_pn[28]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(40),
      I1 => full_state_pn15(64),
      I2 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[4]\(17)
    );
\pn_data_pn[29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(39),
      I1 => Q(1),
      I2 => raw_data_s(41),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(3),
      O => \^pn_data_pn_reg[5]\(27)
    );
\pn_data_pn[29]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(35),
      I1 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[5]\(17)
    );
\pn_data_pn[29]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(65),
      I1 => raw_data_s(30),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(19),
      O => \^pn_data_pn_reg[17]\(6)
    );
\pn_data_pn[29]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(41),
      I1 => \^rx_data_reg[31]\(19),
      I2 => \^rx_data_reg[31]\(16),
      I3 => full_state_pn15(58),
      O => \^pn_data_pn_reg[4]\(18)
    );
\pn_data_pn[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn_reg[2]_0\,
      I1 => \pn_data_pn[2]_i_3__0_n_0\,
      I2 => \pn_data_pn[2]_i_4__0_n_0\,
      I3 => \^pn_data_pn_reg[4]\(1),
      I4 => \^pn_data_pn_reg[4]\(5),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(1)
    );
\pn_data_pn[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(32),
      I1 => full_state_pn15(58),
      I2 => \pn_data_pn_reg[26]_0\,
      O => \pn_data_pn[2]_i_3__0_n_0\
    );
\pn_data_pn[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => \^rx_data_reg[31]\(19),
      I2 => \^pn_data_pn_reg[17]\(23),
      I3 => \^rx_data_reg[31]\(16),
      O => \pn_data_pn[2]_i_4__0_n_0\
    );
\pn_data_pn[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => full_state_pn15(58),
      I2 => \^pn_data_pn_reg[5]\(28),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[30]\,
      O => D(11)
    );
\pn_data_pn[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => raw_data_s(42),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(43),
      O => \^pn_data_pn_reg[5]\(36)
    );
\pn_data_pn[30]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(40),
      I1 => Q(2),
      I2 => raw_data_s(42),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(4),
      O => \^pn_data_pn_reg[5]\(28)
    );
\pn_data_pn[30]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(66),
      I1 => raw_data_s(31),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(20),
      O => \^pn_data_pn_reg[17]\(7)
    );
\pn_data_pn[30]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(42),
      I1 => full_state_pn15(62),
      I2 => \^rx_data_reg[31]\(17),
      I3 => full_state_pn15(59),
      O => \^pn_data_pn_reg[4]\(19)
    );
\pn_data_pn[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => full_state_pn15(59),
      I2 => \^pn_data_pn_reg[5]\(29),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[31]\,
      O => D(12)
    );
\pn_data_pn[31]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(67),
      I1 => raw_data_s(32),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(21),
      O => \^pn_data_pn_reg[17]\(8)
    );
\pn_data_pn[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => full_state_pn15(63),
      I2 => full_state_pn15(58),
      I3 => \^rx_data_reg[31]\(18),
      O => \^pn_data_pn_reg[4]\(20)
    );
\pn_data_pn[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => \^rx_data_reg[31]\(18),
      I2 => \^pn_data_pn_reg[5]\(30),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[32]\,
      O => D(13)
    );
\pn_data_pn[32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(18),
      I1 => raw_data_s(44),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(6),
      O => \^pn_data_pn_reg[5]\(30)
    );
\pn_data_pn[32]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(68),
      I1 => raw_data_s(33),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(22),
      O => \^pn_data_pn_reg[17]\(9)
    );
\pn_data_pn[32]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(39),
      I1 => full_state_pn15(64),
      I2 => full_state_pn15(59),
      O => \^pn_data_pn_reg[4]\(21)
    );
\pn_data_pn[33]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => \^rx_data_reg[31]\(19),
      I2 => full_state_pn15(33),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[33]\,
      O => D(14)
    );
\pn_data_pn[33]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(39),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \^rx_data_reg[31]\(17)
    );
\pn_data_pn[33]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(43),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \^rx_data_reg[31]\(19)
    );
\pn_data_pn[33]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(43),
      I1 => Q(5),
      I2 => raw_data_s(45),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(7),
      O => full_state_pn15(33)
    );
\pn_data_pn[33]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74B8478B8B47B874"
    )
        port map (
      I0 => raw_data_s(29),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(18),
      I3 => \pn_data_pn_reg[39]\(2),
      I4 => Q(13),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[17]\(10)
    );
\pn_data_pn[33]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(40),
      I1 => \^rx_data_reg[31]\(16),
      I2 => \^rx_data_reg[31]\(18),
      I3 => \^rx_data_reg[31]\(19),
      O => \^pn_data_pn_reg[4]\(22)
    );
\pn_data_pn[34]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(44),
      I1 => Q(6),
      I2 => raw_data_s(46),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(8),
      O => \^rx_data_reg[31]\(10)
    );
\pn_data_pn[34]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => full_state_pn15(58),
      I1 => \^rx_data_reg[31]\(19),
      I2 => \^pn_data_pn_reg[5]\(37),
      O => \^pn_data_pn_reg[5]\(18)
    );
\pn_data_pn[34]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(30),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(19),
      I3 => raw_data_s(25),
      I4 => Q(14),
      I5 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[17]\(11)
    );
\pn_data_pn[34]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(41),
      I1 => \^rx_data_reg[31]\(17),
      I2 => \^rx_data_reg[31]\(19),
      I3 => full_state_pn15(62),
      O => \^pn_data_pn_reg[4]\(23)
    );
\pn_data_pn[35]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(45),
      I1 => Q(7),
      I2 => raw_data_s(47),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(9),
      O => \^rx_data_reg[31]\(11)
    );
\pn_data_pn[35]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(35),
      I1 => \^pn_data_pn_reg[5]\(37),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(38),
      I5 => \^pn_data_pn_reg[5]\(36),
      O => \^pn_data_pn_reg[5]\(19)
    );
\pn_data_pn[35]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(31),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(20),
      I3 => raw_data_s(26),
      I4 => Q(15),
      I5 => full_state_pn15(58),
      O => \^pn_data_pn_reg[17]\(12)
    );
\pn_data_pn[35]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(42),
      I1 => full_state_pn15(58),
      I2 => full_state_pn15(62),
      I3 => full_state_pn15(63),
      O => \^pn_data_pn_reg[4]\(24)
    );
\pn_data_pn[36]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(64),
      I1 => raw_data_s(48),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(10),
      O => \^rx_data_reg[31]\(12)
    );
\pn_data_pn[36]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => \^rx_data_reg[31]\(16),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(39),
      I5 => \^pn_data_pn_reg[5]\(37),
      O => \^pn_data_pn_reg[5]\(20)
    );
\pn_data_pn[36]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(32),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(21),
      I3 => raw_data_s(27),
      I4 => Q(16),
      I5 => full_state_pn15(59),
      O => \^pn_data_pn_reg[17]\(13)
    );
\pn_data_pn[36]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(38),
      I1 => full_state_pn15(59),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(45),
      I5 => \^pn_data_pn_reg[4]\(42),
      O => \^pn_data_pn_reg[4]\(25)
    );
\pn_data_pn[37]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(47),
      I1 => Q(9),
      I2 => raw_data_s(49),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(11),
      O => \^rx_data_reg[31]\(13)
    );
\pn_data_pn[37]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => \^rx_data_reg[31]\(17),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(40),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[5]\(21)
    );
\pn_data_pn[37]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(33),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(22),
      I3 => raw_data_s(28),
      I4 => Q(17),
      I5 => \^rx_data_reg[31]\(18),
      O => \^pn_data_pn_reg[17]\(14)
    );
\pn_data_pn[37]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(39),
      I1 => \^rx_data_reg[31]\(18),
      I2 => Q(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(46),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[4]\(26)
    );
\pn_data_pn[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => full_state_pn15(38),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[3]\,
      I4 => \pn_data_pn[38]_i_4__0_n_0\,
      O => D(15)
    );
\pn_data_pn[38]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(48),
      I1 => Q(10),
      I2 => raw_data_s(50),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(12),
      O => full_state_pn15(38)
    );
\pn_data_pn[38]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => full_state_pn15(58),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(41),
      I5 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[3]\
    );
\pn_data_pn[38]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB3EE3BC0A0AA0A0"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => \^pn_data_pn_reg[4]\(40),
      I2 => \^rx_data_reg[31]\(16),
      I3 => \^rx_data_reg[31]\(17),
      I4 => \^rx_data_reg[31]\(19),
      I5 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[38]_i_4__0_n_0\
    );
\pn_data_pn[39]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A533A5CC"
    )
        port map (
      I0 => raw_data_s(49),
      I1 => Q(11),
      I2 => \pn_data_pn_reg[39]\(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(13),
      O => \^rx_data_reg[31]\(14)
    );
\pn_data_pn[39]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DE21D1DE2"
    )
        port map (
      I0 => Q(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(39),
      I3 => full_state_pn15(59),
      I4 => \^rx_data_reg[31]\(18),
      I5 => full_state_pn15(58),
      O => \^pn_data_pn_reg[5]\(22)
    );
\pn_data_pn[39]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => raw_data_s(39),
      I2 => Q(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(44),
      O => \^pn_data_pn_reg[17]\(15)
    );
\pn_data_pn[39]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(41),
      I1 => \^rx_data_reg[31]\(17),
      I2 => full_state_pn15(58),
      O => \^pn_data_pn_reg[4]\(27)
    );
\pn_data_pn[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn_reg[3]_1\,
      I1 => \pn_data_pn[3]_i_3__0_n_0\,
      I2 => \pn_data_pn[3]_i_4__0_n_0\,
      I3 => \^pn_data_pn_reg[4]\(2),
      I4 => \^pn_data_pn_reg[4]\(6),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(2)
    );
\pn_data_pn[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9060"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => full_state_pn15(59),
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[5]\(15),
      O => \pn_data_pn[3]_i_3__0_n_0\
    );
\pn_data_pn[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => full_state_pn15(62),
      I2 => \^pn_data_pn_reg[17]\(24),
      I3 => \^rx_data_reg[31]\(17),
      O => \pn_data_pn[3]_i_4__0_n_0\
    );
\pn_data_pn[40]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(50),
      I1 => Q(12),
      I2 => raw_data_s(25),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(14),
      O => \^rx_data_reg[31]\(15)
    );
\pn_data_pn[40]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(58),
      I1 => \^rx_data_reg[31]\(18),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(43),
      I5 => full_state_pn15(59),
      O => \^pn_data_pn_reg[5]\(23)
    );
\pn_data_pn[40]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => raw_data_s(40),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(45),
      O => \^pn_data_pn_reg[17]\(16)
    );
\pn_data_pn[40]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(42),
      I1 => full_state_pn15(58),
      I2 => full_state_pn15(59),
      O => \^pn_data_pn_reg[4]\(28)
    );
\pn_data_pn[41]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => full_state_pn15(41),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[6]\,
      I4 => \pn_data_pn[41]_i_4__0_n_0\,
      O => D(16)
    );
\pn_data_pn[41]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74B8478B8B47B874"
    )
        port map (
      I0 => raw_data_s(25),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      I3 => \pn_data_pn_reg[39]\(2),
      I4 => Q(13),
      I5 => \^rx_data_reg[31]\(16),
      O => full_state_pn15(41)
    );
\pn_data_pn[41]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(59),
      I1 => \^rx_data_reg[31]\(19),
      I2 => Q(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(44),
      I5 => \^rx_data_reg[31]\(18),
      O => \^pn_data_pn_reg[6]\
    );
\pn_data_pn[41]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB3EE3BC0A0AA0A0"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => \^rx_data_reg[31]\(16),
      I2 => full_state_pn15(59),
      I3 => \^rx_data_reg[31]\(18),
      I4 => full_state_pn15(64),
      I5 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[41]_i_4__0_n_0\
    );
\pn_data_pn[42]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF56A60000"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(39),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[42]\,
      O => D(17)
    );
\pn_data_pn[42]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(38),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \^rx_data_reg[31]\(16)
    );
\pn_data_pn[42]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(39),
      I1 => raw_data_s(42),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(4),
      O => \^pn_data_pn_reg[4]\(29)
    );
\pn_data_pn[42]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => raw_data_s(42),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(47),
      O => \^pn_data_pn_reg[17]\(17)
    );
\pn_data_pn[42]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => raw_data_s(38),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(0),
      O => \^pn_data_pn_reg[5]\(24)
    );
\pn_data_pn[43]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(39),
      I3 => full_state_pn15(58),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[43]\,
      O => D(18)
    );
\pn_data_pn[43]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(40),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => full_state_pn15(58)
    );
\pn_data_pn[43]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(40),
      I1 => raw_data_s(43),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(5),
      O => \^pn_data_pn_reg[4]\(30)
    );
\pn_data_pn[43]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => raw_data_s(43),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(48),
      O => \^pn_data_pn_reg[17]\(18)
    );
\pn_data_pn[43]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => raw_data_s(39),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(1),
      O => \^pn_data_pn_reg[5]\(25)
    );
\pn_data_pn[44]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(40),
      I3 => full_state_pn15(59),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[44]\,
      O => D(19)
    );
\pn_data_pn[44]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(41),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => full_state_pn15(59)
    );
\pn_data_pn[44]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(41),
      I1 => raw_data_s(44),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(6),
      O => \^pn_data_pn_reg[4]\(31)
    );
\pn_data_pn[44]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => raw_data_s(44),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(49),
      O => \^pn_data_pn_reg[17]\(19)
    );
\pn_data_pn[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(41),
      I3 => \^rx_data_reg[31]\(18),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[45]\,
      O => D(20)
    );
\pn_data_pn[45]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(42),
      I1 => raw_data_s(45),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(7),
      O => \^pn_data_pn_reg[4]\(32)
    );
\pn_data_pn[45]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => raw_data_s(45),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(50),
      O => \^pn_data_pn_reg[17]\(20)
    );
\pn_data_pn[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF56A60000"
    )
        port map (
      I0 => \^rx_data_reg[31]\(18),
      I1 => Q(5),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(43),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[46]\,
      O => D(21)
    );
\pn_data_pn[46]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(42),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \^rx_data_reg[31]\(18)
    );
\pn_data_pn[46]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => raw_data_s(46),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(8),
      O => \^pn_data_pn_reg[4]\(33)
    );
\pn_data_pn[46]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC5A335A"
    )
        port map (
      I0 => Q(8),
      I1 => raw_data_s(46),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[39]\(2),
      O => \^pn_data_pn_reg[17]\(21)
    );
\pn_data_pn[47]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => raw_data_s(43),
      I2 => Q(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(44),
      O => \^pn_data_pn_reg[5]\(37)
    );
\pn_data_pn[47]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(41),
      I1 => Q(3),
      I2 => raw_data_s(43),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(5),
      O => \^pn_data_pn_reg[5]\(29)
    );
\pn_data_pn[47]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(9),
      I1 => raw_data_s(47),
      I2 => Q(14),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(25),
      O => \^pn_data_pn_reg[17]\(22)
    );
\pn_data_pn[47]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(43),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      I3 => raw_data_s(39),
      I4 => Q(1),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[4]\(34)
    );
\pn_data_pn[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(44),
      I3 => full_state_pn15(63),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[48]\,
      O => D(22)
    );
\pn_data_pn[48]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(45),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => full_state_pn15(63)
    );
\pn_data_pn[48]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(44),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      I3 => raw_data_s(40),
      I4 => Q(2),
      I5 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[4]\(35)
    );
\pn_data_pn[48]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => raw_data_s(48),
      I2 => Q(15),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(26),
      O => \^pn_data_pn_reg[17]\(23)
    );
\pn_data_pn[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(45),
      I3 => full_state_pn15(64),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[49]\,
      O => D(23)
    );
\pn_data_pn[49]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(45),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      I3 => raw_data_s(41),
      I4 => Q(3),
      I5 => full_state_pn15(58),
      O => \^pn_data_pn_reg[4]\(36)
    );
\pn_data_pn[49]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => raw_data_s(49),
      I2 => Q(16),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(27),
      O => \^pn_data_pn_reg[17]\(24)
    );
\pn_data_pn[49]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(44),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      I3 => raw_data_s(43),
      I4 => Q(5),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[5]\(31)
    );
\pn_data_pn[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn[4]_i_2__0_n_0\,
      I1 => \pn_data_pn[4]_i_3__0_n_0\,
      I2 => \pn_data_pn[4]_i_4__0_n_0\,
      I3 => \^pn_data_pn_reg[4]\(3),
      I4 => \^pn_data_pn_reg[4]\(7),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(3)
    );
\pn_data_pn[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pn_data_pn_reg[26]\,
      I1 => full_state_pn15(64),
      I2 => \^rx_data_reg[31]\(18),
      O => \pn_data_pn[4]_i_2__0_n_0\
    );
\pn_data_pn[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9060"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => \^rx_data_reg[31]\(18),
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[5]\(16),
      O => \pn_data_pn[4]_i_3__0_n_0\
    );
\pn_data_pn[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => full_state_pn15(63),
      I2 => \^pn_data_pn_reg[17]\(25),
      I3 => full_state_pn15(58),
      O => \pn_data_pn[4]_i_4__0_n_0\
    );
\pn_data_pn[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF56A60000"
    )
        port map (
      I0 => full_state_pn15(64),
      I1 => Q(9),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(47),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[50]\,
      O => D(24)
    );
\pn_data_pn[50]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(46),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => full_state_pn15(64)
    );
\pn_data_pn[50]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(46),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      I3 => raw_data_s(42),
      I4 => Q(4),
      I5 => full_state_pn15(59),
      O => \^pn_data_pn_reg[4]\(37)
    );
\pn_data_pn[50]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => raw_data_s(50),
      I2 => Q(17),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(28),
      O => \^pn_data_pn_reg[17]\(25)
    );
\pn_data_pn[51]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(47),
      I3 => full_state_pn15(66),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[51]\,
      O => D(25)
    );
\pn_data_pn[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(48),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => full_state_pn15(66)
    );
\pn_data_pn[51]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(0),
      I1 => raw_data_s(38),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(42),
      O => \^pn_data_pn_reg[4]\(38)
    );
\pn_data_pn[51]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC5A335A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[39]\(2),
      I2 => Q(18),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(29),
      O => \^pn_data_pn_reg[17]\(26)
    );
\pn_data_pn[51]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => raw_data_s(39),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(40),
      O => \^pn_data_pn_reg[5]\(33)
    );
\pn_data_pn[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(48),
      I3 => full_state_pn15(67),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[52]\,
      O => D(26)
    );
\pn_data_pn[52]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(49),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => full_state_pn15(67)
    );
\pn_data_pn[52]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => raw_data_s(39),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(43),
      O => \^pn_data_pn_reg[4]\(39)
    );
\pn_data_pn[52]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => raw_data_s(25),
      I2 => Q(19),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(30),
      O => \^pn_data_pn_reg[17]\(27)
    );
\pn_data_pn[52]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => raw_data_s(40),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(41),
      O => \^pn_data_pn_reg[5]\(34)
    );
\pn_data_pn[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(49),
      I3 => full_state_pn15(68),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[53]\,
      O => D(27)
    );
\pn_data_pn[53]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(50),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(12),
      O => full_state_pn15(68)
    );
\pn_data_pn[53]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => raw_data_s(40),
      I2 => Q(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(44),
      O => \^pn_data_pn_reg[4]\(40)
    );
\pn_data_pn[53]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(15),
      I1 => raw_data_s(26),
      I2 => Q(20),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(31),
      O => \^pn_data_pn_reg[17]\(28)
    );
\pn_data_pn[53]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => raw_data_s(41),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(42),
      O => \^pn_data_pn_reg[5]\(35)
    );
\pn_data_pn[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(50),
      I3 => full_state_pn15(69),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[54]\,
      O => D(28)
    );
\pn_data_pn[54]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => raw_data_s(41),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(45),
      O => \^pn_data_pn_reg[4]\(41)
    );
\pn_data_pn[54]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(16),
      I1 => raw_data_s(27),
      I2 => Q(21),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(32),
      O => \^pn_data_pn_reg[17]\(29)
    );
\pn_data_pn[55]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF56A60000"
    )
        port map (
      I0 => full_state_pn15(69),
      I1 => Q(14),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(25),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[55]\,
      O => D(29)
    );
\pn_data_pn[55]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \pn_data_pn_reg[39]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => full_state_pn15(69)
    );
\pn_data_pn[55]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => raw_data_s(42),
      I2 => Q(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(46),
      O => \^pn_data_pn_reg[4]\(42)
    );
\pn_data_pn[55]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => raw_data_s(28),
      I2 => Q(22),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(33),
      O => \^pn_data_pn_reg[17]\(30)
    );
\pn_data_pn[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \pn_data_pn[5]_i_2__0_n_0\,
      I1 => \pn_data_pn[5]_i_3__0_n_0\,
      I2 => data1(5),
      I3 => \pn_data_pn_reg[5]_2\,
      I4 => data0(5),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(4)
    );
\pn_data_pn[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \pn_data_pn_reg[26]\,
      I1 => full_state_pn15(62),
      I2 => full_state_pn15(65),
      I3 => \^pn_data_pn_reg[5]\(37),
      O => \pn_data_pn[5]_i_2__0_n_0\
    );
\pn_data_pn[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9060"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => \^rx_data_reg[31]\(19),
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[5]\(17),
      O => \pn_data_pn[5]_i_3__0_n_0\
    );
\pn_data_pn[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(59),
      I1 => full_state_pn15(69),
      I2 => Q(18),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(29),
      I5 => full_state_pn15(64),
      O => data1(5)
    );
\pn_data_pn[5]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(19),
      I1 => \^pn_data_pn_reg[4]\(26),
      I2 => \^pn_data_pn_reg[4]\(21),
      I3 => \^pn_data_pn_reg[4]\(23),
      O => data0(5)
    );
\pn_data_pn[5]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(44),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => full_state_pn15(62)
    );
\pn_data_pn[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => full_state_pn15(58),
      I2 => \^pn_data_pn_reg[5]\(18),
      O => \^pn_data_pn_reg[5]\(0)
    );
\pn_data_pn[6]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(15),
      I1 => \^pn_data_pn_reg[4]\(29),
      O => \^pn_data_pn_reg[4]\(0)
    );
\pn_data_pn[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => full_state_pn15(59),
      I2 => \^pn_data_pn_reg[5]\(19),
      O => \^pn_data_pn_reg[5]\(1)
    );
\pn_data_pn[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(16),
      I1 => \^pn_data_pn_reg[4]\(30),
      O => \^pn_data_pn_reg[4]\(1)
    );
\pn_data_pn[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => \^rx_data_reg[31]\(18),
      I2 => \^pn_data_pn_reg[5]\(20),
      O => \^pn_data_pn_reg[5]\(2)
    );
\pn_data_pn[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(17),
      I1 => \^pn_data_pn_reg[4]\(31),
      O => \^pn_data_pn_reg[4]\(2)
    );
\pn_data_pn[9]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => \^rx_data_reg[31]\(19),
      I2 => \^pn_data_pn_reg[5]\(21),
      O => \^pn_data_pn_reg[5]\(3)
    );
\pn_data_pn[9]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(18),
      I1 => \^pn_data_pn_reg[4]\(32),
      O => \^pn_data_pn_reg[4]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_pnmon_12 is
  port (
    adc_valid_d_reg_0 : out STD_LOGIC;
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \pn_data_pn_reg[4]\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[3]\ : out STD_LOGIC;
    \pn_data_pn_reg[6]\ : out STD_LOGIC;
    \pn_data_pn_reg[17]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \pn_data_pn_reg[2]\ : out STD_LOGIC;
    \pn_data_pn_reg[3]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[4]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[1]\ : out STD_LOGIC;
    \pn_data_pn_reg[5]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[10]\ : out STD_LOGIC;
    \pn_data_pn_reg[0]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[9]\ : out STD_LOGIC;
    \pn_data_pn_reg[8]\ : out STD_LOGIC;
    link_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    \pn_data_pn_reg[0]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[2]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[3]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[26]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 53 downto 0 );
    raw_data_s : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \pn_data_pn_reg[42]\ : in STD_LOGIC;
    \pn_data_pn_reg[43]\ : in STD_LOGIC;
    \pn_data_pn_reg[44]\ : in STD_LOGIC;
    \pn_data_pn_reg[45]\ : in STD_LOGIC;
    \pn_data_pn_reg[46]\ : in STD_LOGIC;
    \pn_data_pn_reg[48]\ : in STD_LOGIC;
    \pn_data_pn_reg[49]\ : in STD_LOGIC;
    \pn_data_pn_reg[50]\ : in STD_LOGIC;
    \pn_data_pn_reg[51]\ : in STD_LOGIC;
    \pn_data_pn_reg[52]\ : in STD_LOGIC;
    \pn_data_pn_reg[53]\ : in STD_LOGIC;
    \pn_data_pn_reg[54]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC;
    \pn_data_pn_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pn_data_pn_reg[30]\ : in STD_LOGIC;
    \pn_data_pn_reg[31]\ : in STD_LOGIC;
    \pn_data_pn_reg[33]\ : in STD_LOGIC;
    \pn_data_pn_reg[32]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_pnmon_12 : entity is "ad_pnmon";
end system_adc_tpl_core_0_ad_pnmon_12;

architecture STRUCTURE of system_adc_tpl_core_0_ad_pnmon_12 is
  signal adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__1_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__2_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__3_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__3_n_3\ : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_1_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_2_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_3_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_4_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_1 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_2 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_3 : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal adc_pn_oos_count : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal adc_pn_oos_int_i_2_n_0 : STD_LOGIC;
  signal adc_pn_oos_int_i_3_n_0 : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \^adc_valid_d_reg_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal data1 : STD_LOGIC_VECTOR ( 23 downto 5 );
  signal data2 : STD_LOGIC_VECTOR ( 25 downto 23 );
  signal full_state_pn15 : STD_LOGIC_VECTOR ( 69 downto 33 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \pn_data_pn[0]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[21]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[22]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[23]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[24]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[25]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[38]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[41]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3_n_0\ : STD_LOGIC;
  signal \^pn_data_pn_reg[17]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^pn_data_pn_reg[3]\ : STD_LOGIC;
  signal \^pn_data_pn_reg[4]\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \^pn_data_pn_reg[5]\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^pn_data_pn_reg[6]\ : STD_LOGIC;
  signal \^pn_err_s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rx_data_reg[31]\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_adc_pn_match_d_s_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_adc_pn_match_d_s_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of adc_pn_err_int_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of adc_pn_oos_int_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of adc_pn_oos_int_i_3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pn_data_pn[16]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pn_data_pn[16]_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pn_data_pn[17]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pn_data_pn[17]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pn_data_pn[18]_i_5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pn_data_pn[19]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pn_data_pn[19]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pn_data_pn[19]_i_5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pn_data_pn[1]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pn_data_pn[1]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pn_data_pn[20]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pn_data_pn[20]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pn_data_pn[22]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pn_data_pn[23]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pn_data_pn[24]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pn_data_pn[25]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pn_data_pn[26]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pn_data_pn[26]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pn_data_pn[27]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pn_data_pn[27]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pn_data_pn[27]_i_7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pn_data_pn[28]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pn_data_pn[28]_i_6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pn_data_pn[29]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pn_data_pn[29]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pn_data_pn[30]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pn_data_pn[30]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pn_data_pn[31]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pn_data_pn[32]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pn_data_pn[32]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pn_data_pn[33]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pn_data_pn[33]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pn_data_pn[33]_i_7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pn_data_pn[34]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pn_data_pn[34]_i_6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pn_data_pn[35]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pn_data_pn[39]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pn_data_pn[39]_i_6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pn_data_pn[40]_i_5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pn_data_pn[40]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pn_data_pn[42]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pn_data_pn[43]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pn_data_pn[43]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pn_data_pn[43]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pn_data_pn[44]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pn_data_pn[44]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pn_data_pn[44]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pn_data_pn[46]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pn_data_pn[46]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pn_data_pn[47]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pn_data_pn[48]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pn_data_pn[49]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pn_data_pn[4]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pn_data_pn[50]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pn_data_pn[50]_i_5\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pn_data_pn[51]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pn_data_pn[51]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pn_data_pn[52]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pn_data_pn[53]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pn_data_pn[53]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pn_data_pn[53]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pn_data_pn[55]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pn_data_pn[5]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pn_data_pn[5]_i_6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pn_data_pn[5]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pn_data_pn[6]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pn_data_pn[6]_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5\ : label is "soft_lutpair43";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
  adc_valid_d_reg_0 <= \^adc_valid_d_reg_0\;
  \pn_data_pn_reg[17]\(30 downto 0) <= \^pn_data_pn_reg[17]\(30 downto 0);
  \pn_data_pn_reg[3]\ <= \^pn_data_pn_reg[3]\;
  \pn_data_pn_reg[4]\(42 downto 0) <= \^pn_data_pn_reg[4]\(42 downto 0);
  \pn_data_pn_reg[5]\(37 downto 0) <= \^pn_data_pn_reg[5]\(37 downto 0);
  \pn_data_pn_reg[6]\ <= \^pn_data_pn_reg[6]\;
  pn_err_s(0) <= \^pn_err_s\(0);
  \rx_data_reg[31]\(19 downto 0) <= \^rx_data_reg[31]\(19 downto 0);
adc_pn_err_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \^adc_valid_d_reg_0\,
      I4 => \^pn_err_s\(0),
      O => adc_pn_err_int_i_1_n_0
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_err_int_i_1_n_0,
      Q => \^pn_err_s\(0),
      R => '0'
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_d_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => adc_pn_match_d_s_carry_n_0,
      CO(2) => adc_pn_match_d_s_carry_n_1,
      CO(1) => adc_pn_match_d_s_carry_n_2,
      CO(0) => adc_pn_match_d_s_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_adc_pn_match_d_s_carry_O_UNCONNECTED(3 downto 0),
      S(3) => adc_pn_match_d_s_carry_i_1_n_0,
      S(2) => adc_pn_match_d_s_carry_i_2_n_0,
      S(1) => adc_pn_match_d_s_carry_i_3_n_0,
      S(0) => adc_pn_match_d_s_carry_i_4_n_0
    );
\adc_pn_match_d_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => adc_pn_match_d_s_carry_n_0,
      CO(3) => \adc_pn_match_d_s_carry__0_n_0\,
      CO(2) => \adc_pn_match_d_s_carry__0_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__0_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__0_i_1_n_0\,
      S(2) => \adc_pn_match_d_s_carry__0_i_2_n_0\,
      S(1) => \adc_pn_match_d_s_carry__0_i_3_n_0\,
      S(0) => \adc_pn_match_d_s_carry__0_i_4_n_0\
    );
\adc_pn_match_d_s_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(23),
      I1 => raw_data_s(34),
      I2 => Q(22),
      I3 => raw_data_s(33),
      I4 => raw_data_s(32),
      I5 => Q(21),
      O => \adc_pn_match_d_s_carry__0_i_1_n_0\
    );
\adc_pn_match_d_s_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(20),
      I1 => raw_data_s(31),
      I2 => Q(19),
      I3 => raw_data_s(30),
      I4 => raw_data_s(29),
      I5 => Q(18),
      O => \adc_pn_match_d_s_carry__0_i_2_n_0\
    );
\adc_pn_match_d_s_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(17),
      I1 => raw_data_s(28),
      I2 => Q(16),
      I3 => raw_data_s(27),
      I4 => raw_data_s(26),
      I5 => Q(15),
      O => \adc_pn_match_d_s_carry__0_i_3_n_0\
    );
\adc_pn_match_d_s_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => Q(14),
      I1 => raw_data_s(25),
      I2 => Q(13),
      I3 => \pn_data_pn_reg[39]\(2),
      I4 => raw_data_s(50),
      I5 => Q(12),
      O => \adc_pn_match_d_s_carry__0_i_4_n_0\
    );
\adc_pn_match_d_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_pn_match_d_s_carry__0_n_0\,
      CO(3) => \adc_pn_match_d_s_carry__1_n_0\,
      CO(2) => \adc_pn_match_d_s_carry__1_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__1_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__1_i_1_n_0\,
      S(2) => \adc_pn_match_d_s_carry__1_i_2_n_0\,
      S(1) => \adc_pn_match_d_s_carry__1_i_3_n_0\,
      S(0) => \adc_pn_match_d_s_carry__1_i_4_n_0\
    );
\adc_pn_match_d_s_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(35),
      I1 => raw_data_s(19),
      I2 => Q(34),
      I3 => raw_data_s(18),
      I4 => raw_data_s(17),
      I5 => Q(33),
      O => \adc_pn_match_d_s_carry__1_i_1_n_0\
    );
\adc_pn_match_d_s_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(32),
      I1 => raw_data_s(16),
      I2 => Q(31),
      I3 => raw_data_s(15),
      I4 => raw_data_s(14),
      I5 => Q(30),
      O => \adc_pn_match_d_s_carry__1_i_2_n_0\
    );
\adc_pn_match_d_s_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => Q(29),
      I1 => raw_data_s(13),
      I2 => Q(28),
      I3 => raw_data_s(12),
      I4 => \pn_data_pn_reg[39]\(1),
      I5 => Q(27),
      O => \adc_pn_match_d_s_carry__1_i_3_n_0\
    );
\adc_pn_match_d_s_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(26),
      I1 => raw_data_s(37),
      I2 => Q(25),
      I3 => raw_data_s(36),
      I4 => raw_data_s(35),
      I5 => Q(24),
      O => \adc_pn_match_d_s_carry__1_i_4_n_0\
    );
\adc_pn_match_d_s_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_pn_match_d_s_carry__1_n_0\,
      CO(3) => \adc_pn_match_d_s_carry__2_n_0\,
      CO(2) => \adc_pn_match_d_s_carry__2_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__2_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__2_i_1_n_0\,
      S(2) => \adc_pn_match_d_s_carry__2_i_2_n_0\,
      S(1) => \adc_pn_match_d_s_carry__2_i_3_n_0\,
      S(0) => \adc_pn_match_d_s_carry__2_i_4_n_0\
    );
\adc_pn_match_d_s_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(47),
      I1 => raw_data_s(5),
      I2 => Q(46),
      I3 => raw_data_s(4),
      I4 => raw_data_s(3),
      I5 => Q(45),
      O => \adc_pn_match_d_s_carry__2_i_1_n_0\
    );
\adc_pn_match_d_s_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(44),
      I1 => raw_data_s(2),
      I2 => Q(43),
      I3 => raw_data_s(1),
      I4 => raw_data_s(0),
      I5 => Q(42),
      O => \adc_pn_match_d_s_carry__2_i_2_n_0\
    );
\adc_pn_match_d_s_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => Q(41),
      I1 => \pn_data_pn_reg[39]\(0),
      I2 => Q(40),
      I3 => raw_data_s(24),
      I4 => raw_data_s(23),
      I5 => Q(39),
      O => \adc_pn_match_d_s_carry__2_i_3_n_0\
    );
\adc_pn_match_d_s_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(38),
      I1 => raw_data_s(22),
      I2 => Q(37),
      I3 => raw_data_s(21),
      I4 => raw_data_s(20),
      I5 => Q(36),
      O => \adc_pn_match_d_s_carry__2_i_4_n_0\
    );
\adc_pn_match_d_s_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \adc_pn_match_d_s_carry__2_n_0\,
      CO(3) => \NLW_adc_pn_match_d_s_carry__3_CO_UNCONNECTED\(3),
      CO(2) => adc_pn_match_d_s,
      CO(1) => \adc_pn_match_d_s_carry__3_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => S(0),
      S(1) => \adc_pn_match_d_s_carry__3_i_2_n_0\,
      S(0) => \adc_pn_match_d_s_carry__3_i_3_n_0\
    );
\adc_pn_match_d_s_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(53),
      I1 => raw_data_s(11),
      I2 => Q(52),
      I3 => raw_data_s(10),
      I4 => raw_data_s(9),
      I5 => Q(51),
      O => \adc_pn_match_d_s_carry__3_i_2_n_0\
    );
\adc_pn_match_d_s_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(50),
      I1 => raw_data_s(8),
      I2 => Q(49),
      I3 => raw_data_s(7),
      I4 => raw_data_s(6),
      I5 => Q(48),
      O => \adc_pn_match_d_s_carry__3_i_3_n_0\
    );
adc_pn_match_d_s_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(11),
      I1 => raw_data_s(49),
      I2 => Q(10),
      I3 => raw_data_s(48),
      I4 => raw_data_s(47),
      I5 => Q(9),
      O => adc_pn_match_d_s_carry_i_1_n_0
    );
adc_pn_match_d_s_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => raw_data_s(46),
      I2 => Q(7),
      I3 => raw_data_s(45),
      I4 => raw_data_s(44),
      I5 => Q(6),
      O => adc_pn_match_d_s_carry_i_2_n_0
    );
adc_pn_match_d_s_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => raw_data_s(43),
      I2 => Q(4),
      I3 => raw_data_s(42),
      I4 => raw_data_s(41),
      I5 => Q(3),
      O => adc_pn_match_d_s_carry_i_3_n_0
    );
adc_pn_match_d_s_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => raw_data_s(40),
      I2 => Q(1),
      I3 => raw_data_s(39),
      I4 => raw_data_s(38),
      I5 => Q(0),
      O => adc_pn_match_d_s_carry_i_4_n_0
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004B"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1_n_0\
    );
\adc_pn_oos_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004B4B00"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1_n_0\
    );
\adc_pn_oos_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004B4B4B4B000000"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(1),
      I4 => adc_pn_oos_count_reg(0),
      I5 => adc_pn_oos_count_reg(2),
      O => \adc_pn_oos_count[2]_i_1_n_0\
    );
\adc_pn_oos_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      I2 => \^adc_valid_d_reg_0\,
      I3 => \^adc_pn_oos_int_reg_0\,
      O => adc_pn_oos_count
    );
\adc_pn_oos_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(0),
      I2 => adc_pn_oos_count_reg(1),
      I3 => adc_pn_oos_count_reg(3),
      O => p_0_in(3)
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^adc_valid_d_reg_0\,
      D => \adc_pn_oos_count[0]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^adc_valid_d_reg_0\,
      D => \adc_pn_oos_count[1]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^adc_valid_d_reg_0\,
      D => \adc_pn_oos_count[2]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^adc_valid_d_reg_0\,
      D => p_0_in(3),
      Q => adc_pn_oos_count_reg(3),
      R => adc_pn_oos_count
    );
adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => adc_pn_oos_int_i_2_n_0,
      I1 => adc_pn_oos_int_i_3_n_0,
      I2 => \^adc_valid_d_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(3),
      I5 => \^adc_pn_oos_int_reg_0\,
      O => adc_pn_oos_int_i_1_n_0
    );
adc_pn_oos_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => adc_pn_match_z,
      I1 => adc_pn_match_d,
      O => adc_pn_oos_int_i_2_n_0
    );
adc_pn_oos_int_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_pn_oos_count_reg(0),
      I1 => adc_pn_oos_count_reg(1),
      O => adc_pn_oos_int_i_3_n_0
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_oos_int_i_1_n_0,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
adc_valid_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => '1',
      Q => \^adc_valid_d_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn_reg[0]_0\,
      I1 => \pn_data_pn[0]_i_3_n_0\,
      I2 => \pn_data_pn[0]_i_4_n_0\,
      I3 => data0(5),
      I4 => \^pn_data_pn_reg[4]\(3),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(0)
    );
\pn_data_pn[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pn_data_pn_reg[26]_0\,
      I1 => \^pn_data_pn_reg[5]\(16),
      I2 => data2(24),
      O => \pn_data_pn[0]_i_3_n_0\
    );
\pn_data_pn[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => full_state_pn15(59),
      I2 => full_state_pn15(69),
      I3 => full_state_pn15(64),
      I4 => \^pn_data_pn_reg[17]\(29),
      O => \pn_data_pn[0]_i_4_n_0\
    );
\pn_data_pn[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(18),
      I1 => \^pn_data_pn_reg[3]\,
      O => \^pn_data_pn_reg[5]\(4)
    );
\pn_data_pn[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(0),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(38),
      I4 => \^pn_data_pn_reg[17]\(21),
      O => \pn_data_pn_reg[0]\
    );
\pn_data_pn[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(19),
      I1 => \^pn_data_pn_reg[4]\(33),
      O => \^pn_data_pn_reg[4]\(4)
    );
\pn_data_pn[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => \^rx_data_reg[31]\(18),
      I2 => \^pn_data_pn_reg[6]\,
      I3 => \^pn_data_pn_reg[3]\,
      I4 => \^pn_data_pn_reg[5]\(24),
      O => \^pn_data_pn_reg[5]\(5)
    );
\pn_data_pn[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(39),
      I4 => \^pn_data_pn_reg[17]\(22),
      O => \pn_data_pn_reg[1]\
    );
\pn_data_pn[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(20),
      I1 => \^pn_data_pn_reg[4]\(34),
      O => \^pn_data_pn_reg[4]\(5)
    );
\pn_data_pn[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(20),
      I1 => \^pn_data_pn_reg[5]\(23),
      O => \^pn_data_pn_reg[5]\(6)
    );
\pn_data_pn[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(2),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(40),
      I4 => \^pn_data_pn_reg[17]\(23),
      O => \pn_data_pn_reg[2]\
    );
\pn_data_pn[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(16),
      I1 => \^pn_data_pn_reg[4]\(24),
      I2 => \^pn_data_pn_reg[4]\(27),
      I3 => \^pn_data_pn_reg[4]\(20),
      O => \^pn_data_pn_reg[4]\(6)
    );
\pn_data_pn[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(21),
      I1 => \^pn_data_pn_reg[6]\,
      O => \^pn_data_pn_reg[5]\(7)
    );
\pn_data_pn[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(3),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(41),
      I4 => \^pn_data_pn_reg[17]\(24),
      O => \pn_data_pn_reg[3]_0\
    );
\pn_data_pn[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(22),
      I1 => \^pn_data_pn_reg[4]\(36),
      O => \^pn_data_pn_reg[4]\(7)
    );
\pn_data_pn[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[3]\,
      I1 => \^pn_data_pn_reg[5]\(24),
      O => \^pn_data_pn_reg[5]\(8)
    );
\pn_data_pn[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(4),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(42),
      I4 => \^pn_data_pn_reg[17]\(25),
      O => \pn_data_pn_reg[4]_0\
    );
\pn_data_pn[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => full_state_pn15(59),
      I2 => \^rx_data_reg[31]\(18),
      I3 => \^pn_data_pn_reg[4]\(18),
      I4 => \^pn_data_pn_reg[4]\(26),
      I5 => \^pn_data_pn_reg[4]\(22),
      O => \^pn_data_pn_reg[4]\(8)
    );
\pn_data_pn[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(22),
      I1 => \^pn_data_pn_reg[5]\(25),
      O => \^pn_data_pn_reg[5]\(9)
    );
\pn_data_pn[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(5),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(43),
      I4 => \^pn_data_pn_reg[17]\(26),
      O => \pn_data_pn_reg[5]_0\
    );
\pn_data_pn[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(24),
      I1 => \^rx_data_reg[31]\(16),
      I2 => \^rx_data_reg[31]\(18),
      O => \^pn_data_pn_reg[4]\(9)
    );
\pn_data_pn[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(23),
      I1 => \^pn_data_pn_reg[5]\(26),
      O => \^pn_data_pn_reg[5]\(10)
    );
\pn_data_pn[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(6),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(44),
      I4 => \^pn_data_pn_reg[17]\(27),
      O => \pn_data_pn_reg[6]_0\
    );
\pn_data_pn[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(15),
      I1 => \^pn_data_pn_reg[4]\(23),
      O => \^pn_data_pn_reg[4]\(10)
    );
\pn_data_pn[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(29),
      I1 => \^pn_data_pn_reg[5]\(26),
      I2 => \^pn_data_pn_reg[3]\,
      I3 => \^pn_data_pn_reg[5]\(30),
      O => \^pn_data_pn_reg[5]\(11)
    );
\pn_data_pn[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(7),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(45),
      I4 => \^pn_data_pn_reg[17]\(28),
      O => \pn_data_pn_reg[7]\
    );
\pn_data_pn[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(16),
      I1 => \^pn_data_pn_reg[4]\(24),
      O => \^pn_data_pn_reg[4]\(11)
    );
\pn_data_pn[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data2(24),
      I1 => data2(25),
      O => \^pn_data_pn_reg[5]\(12)
    );
\pn_data_pn[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(8),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(46),
      I4 => \^pn_data_pn_reg[17]\(29),
      O => \pn_data_pn_reg[8]\
    );
\pn_data_pn[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(17),
      I1 => \^pn_data_pn_reg[4]\(25),
      O => \^pn_data_pn_reg[4]\(12)
    );
\pn_data_pn[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^rx_data_reg[31]\(18),
      I1 => full_state_pn15(62),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(45),
      I5 => \^rx_data_reg[31]\(19),
      O => \^rx_data_reg[31]\(0)
    );
\pn_data_pn[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(32),
      I1 => \^pn_data_pn_reg[5]\(36),
      I2 => data2(25),
      O => \^pn_data_pn_reg[5]\(13)
    );
\pn_data_pn[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(9),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(47),
      I4 => \^pn_data_pn_reg[17]\(30),
      O => \pn_data_pn_reg[9]\
    );
\pn_data_pn[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(18),
      I1 => \^pn_data_pn_reg[4]\(26),
      O => \^pn_data_pn_reg[4]\(13)
    );
\pn_data_pn[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DE21D1DE2"
    )
        port map (
      I0 => Q(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(43),
      I3 => full_state_pn15(63),
      I4 => full_state_pn15(64),
      I5 => full_state_pn15(62),
      O => \^rx_data_reg[31]\(1)
    );
\pn_data_pn[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pn_data_pn_reg[26]_0\,
      I1 => \^pn_data_pn_reg[5]\(17),
      I2 => data2(25),
      O => \d_data_cntrl_int_reg[7]\
    );
\pn_data_pn[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[17]\(30),
      I1 => raw_data_s(47),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(9),
      O => \^pn_data_pn_reg[17]\(0)
    );
\pn_data_pn[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(26),
      I1 => \^pn_data_pn_reg[5]\(30),
      O => \^pn_data_pn_reg[5]\(14)
    );
\pn_data_pn[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A808"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => Q(10),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(48),
      I4 => \^rx_data_reg[31]\(16),
      O => \pn_data_pn_reg[10]\
    );
\pn_data_pn[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(32),
      I1 => \^rx_data_reg[31]\(16),
      I2 => \^pn_data_pn_reg[4]\(36),
      O => \^pn_data_pn_reg[4]\(14)
    );
\pn_data_pn[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(62),
      I1 => full_state_pn15(64),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(47),
      I5 => full_state_pn15(63),
      O => \^rx_data_reg[31]\(2)
    );
\pn_data_pn[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(15),
      I1 => \^pn_data_pn_reg[5]\(16),
      I2 => \^rx_data_reg[31]\(3),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn[21]_i_3_n_0\,
      O => D(5)
    );
\pn_data_pn[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(63),
      I1 => full_state_pn15(65),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(48),
      I5 => full_state_pn15(64),
      O => \^rx_data_reg[31]\(3)
    );
\pn_data_pn[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => data1(21),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(15),
      I3 => \^pn_data_pn_reg[4]\(19),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[21]_i_3_n_0\
    );
\pn_data_pn[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => raw_data_s(49),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(11),
      O => data1(21)
    );
\pn_data_pn[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(16),
      I1 => \^pn_data_pn_reg[5]\(17),
      I2 => \^rx_data_reg[31]\(4),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn[22]_i_3_n_0\,
      O => D(6)
    );
\pn_data_pn[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(64),
      I1 => full_state_pn15(66),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(49),
      I5 => full_state_pn15(65),
      O => \^rx_data_reg[31]\(4)
    );
\pn_data_pn[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => data1(22),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(16),
      I3 => \^pn_data_pn_reg[4]\(20),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[22]_i_3_n_0\
    );
\pn_data_pn[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(47),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => full_state_pn15(65)
    );
\pn_data_pn[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(58),
      I1 => raw_data_s(50),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(12),
      O => data1(22)
    );
\pn_data_pn[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_data_reg[31]\(5),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => data2(23),
      I4 => \pn_data_pn[23]_i_4_n_0\,
      O => D(7)
    );
\pn_data_pn[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DE21D1DE2"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(47),
      I3 => full_state_pn15(67),
      I4 => full_state_pn15(68),
      I5 => full_state_pn15(66),
      O => \^rx_data_reg[31]\(5)
    );
\pn_data_pn[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(35),
      I1 => \^pn_data_pn_reg[5]\(32),
      I2 => \^pn_data_pn_reg[5]\(26),
      I3 => \^pn_data_pn_reg[5]\(36),
      O => data2(23)
    );
\pn_data_pn[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => data1(23),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(17),
      I3 => \^pn_data_pn_reg[4]\(21),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[23]_i_4_n_0\
    );
\pn_data_pn[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"959A"
    )
        port map (
      I0 => full_state_pn15(59),
      I1 => \pn_data_pn_reg[39]\(2),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(13),
      O => data1(23)
    );
\pn_data_pn[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_data_reg[31]\(6),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => data2(24),
      I4 => \pn_data_pn[24]_i_4_n_0\,
      O => D(8)
    );
\pn_data_pn[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DE21D1DE2"
    )
        port map (
      I0 => Q(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(48),
      I3 => full_state_pn15(68),
      I4 => full_state_pn15(69),
      I5 => full_state_pn15(67),
      O => \^rx_data_reg[31]\(6)
    );
\pn_data_pn[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => \^pn_data_pn_reg[5]\(34),
      I2 => \^pn_data_pn_reg[5]\(37),
      O => data2(24)
    );
\pn_data_pn[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \^pn_data_pn_reg[17]\(1),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(18),
      I3 => \^pn_data_pn_reg[4]\(22),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[24]_i_4_n_0\
    );
\pn_data_pn[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(18),
      I1 => raw_data_s(25),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(14),
      O => \^pn_data_pn_reg[17]\(1)
    );
\pn_data_pn[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^rx_data_reg[31]\(7),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => data2(25),
      I4 => \pn_data_pn[25]_i_4_n_0\,
      O => D(9)
    );
\pn_data_pn[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(67),
      I1 => full_state_pn15(69),
      I2 => Q(14),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(25),
      I5 => full_state_pn15(68),
      O => \^rx_data_reg[31]\(7)
    );
\pn_data_pn[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => \^pn_data_pn_reg[5]\(35),
      I2 => \^rx_data_reg[31]\(16),
      O => data2(25)
    );
\pn_data_pn[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \^pn_data_pn_reg[17]\(2),
      I1 => \pn_data_pn_reg[5]_2\,
      I2 => \^pn_data_pn_reg[4]\(19),
      I3 => \^pn_data_pn_reg[4]\(23),
      I4 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[25]_i_4_n_0\
    );
\pn_data_pn[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(19),
      I1 => raw_data_s(26),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(15),
      O => \^pn_data_pn_reg[17]\(2)
    );
\pn_data_pn[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(32),
      I1 => \^pn_data_pn_reg[5]\(36),
      I2 => \^rx_data_reg[31]\(8),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[26]_1\,
      O => D(10)
    );
\pn_data_pn[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(0),
      I1 => raw_data_s(38),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(39),
      O => \^pn_data_pn_reg[5]\(32)
    );
\pn_data_pn[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => full_state_pn15(68),
      I1 => \^rx_data_reg[31]\(16),
      I2 => full_state_pn15(69),
      O => \^rx_data_reg[31]\(8)
    );
\pn_data_pn[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(62),
      I1 => raw_data_s(27),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(16),
      O => \^pn_data_pn_reg[17]\(3)
    );
\pn_data_pn[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(38),
      I1 => full_state_pn15(62),
      I2 => \^pn_data_pn_reg[4]\(42),
      O => \^pn_data_pn_reg[4]\(15)
    );
\pn_data_pn[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(55),
      I1 => raw_data_s(39),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(1),
      O => \^rx_data_reg[31]\(9)
    );
\pn_data_pn[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => \^pn_data_pn_reg[5]\(37),
      I2 => full_state_pn15(58),
      O => \^pn_data_pn_reg[5]\(15)
    );
\pn_data_pn[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC5A335A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[39]\(2),
      I2 => Q(14),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(25),
      O => full_state_pn15(55)
    );
\pn_data_pn[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(63),
      I1 => raw_data_s(28),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(17),
      O => \^pn_data_pn_reg[17]\(4)
    );
\pn_data_pn[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(39),
      I1 => full_state_pn15(63),
      I2 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[4]\(16)
    );
\pn_data_pn[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => raw_data_s(40),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(2),
      O => \^pn_data_pn_reg[5]\(26)
    );
\pn_data_pn[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => full_state_pn15(58),
      I1 => \^rx_data_reg[31]\(16),
      I2 => full_state_pn15(59),
      O => \^pn_data_pn_reg[5]\(16)
    );
\pn_data_pn[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(64),
      I1 => raw_data_s(29),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(18),
      O => \^pn_data_pn_reg[17]\(5)
    );
\pn_data_pn[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(40),
      I1 => full_state_pn15(64),
      I2 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[4]\(17)
    );
\pn_data_pn[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(39),
      I1 => Q(1),
      I2 => raw_data_s(41),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(3),
      O => \^pn_data_pn_reg[5]\(27)
    );
\pn_data_pn[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(35),
      I1 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[5]\(17)
    );
\pn_data_pn[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(65),
      I1 => raw_data_s(30),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(19),
      O => \^pn_data_pn_reg[17]\(6)
    );
\pn_data_pn[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(41),
      I1 => \^rx_data_reg[31]\(19),
      I2 => \^rx_data_reg[31]\(16),
      I3 => full_state_pn15(58),
      O => \^pn_data_pn_reg[4]\(18)
    );
\pn_data_pn[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn_reg[2]_0\,
      I1 => \pn_data_pn[2]_i_3_n_0\,
      I2 => \pn_data_pn[2]_i_4_n_0\,
      I3 => \^pn_data_pn_reg[4]\(1),
      I4 => \^pn_data_pn_reg[4]\(5),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(1)
    );
\pn_data_pn[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(32),
      I1 => full_state_pn15(58),
      I2 => \pn_data_pn_reg[26]_0\,
      O => \pn_data_pn[2]_i_3_n_0\
    );
\pn_data_pn[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => \^rx_data_reg[31]\(19),
      I2 => \^pn_data_pn_reg[17]\(23),
      I3 => \^rx_data_reg[31]\(16),
      O => \pn_data_pn[2]_i_4_n_0\
    );
\pn_data_pn[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => full_state_pn15(58),
      I2 => \^pn_data_pn_reg[5]\(28),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[30]\,
      O => D(11)
    );
\pn_data_pn[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => raw_data_s(42),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(43),
      O => \^pn_data_pn_reg[5]\(36)
    );
\pn_data_pn[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(40),
      I1 => Q(2),
      I2 => raw_data_s(42),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(4),
      O => \^pn_data_pn_reg[5]\(28)
    );
\pn_data_pn[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(66),
      I1 => raw_data_s(31),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(20),
      O => \^pn_data_pn_reg[17]\(7)
    );
\pn_data_pn[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(42),
      I1 => full_state_pn15(62),
      I2 => \^rx_data_reg[31]\(17),
      I3 => full_state_pn15(59),
      O => \^pn_data_pn_reg[4]\(19)
    );
\pn_data_pn[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => full_state_pn15(59),
      I2 => \^pn_data_pn_reg[5]\(29),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[31]\,
      O => D(12)
    );
\pn_data_pn[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(67),
      I1 => raw_data_s(32),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(21),
      O => \^pn_data_pn_reg[17]\(8)
    );
\pn_data_pn[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => full_state_pn15(63),
      I2 => full_state_pn15(58),
      I3 => \^rx_data_reg[31]\(18),
      O => \^pn_data_pn_reg[4]\(20)
    );
\pn_data_pn[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => \^rx_data_reg[31]\(18),
      I2 => \^pn_data_pn_reg[5]\(30),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[32]\,
      O => D(13)
    );
\pn_data_pn[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(18),
      I1 => raw_data_s(44),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(6),
      O => \^pn_data_pn_reg[5]\(30)
    );
\pn_data_pn[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(68),
      I1 => raw_data_s(33),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(22),
      O => \^pn_data_pn_reg[17]\(9)
    );
\pn_data_pn[32]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(39),
      I1 => full_state_pn15(64),
      I2 => full_state_pn15(59),
      O => \^pn_data_pn_reg[4]\(21)
    );
\pn_data_pn[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF666F000"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => \^rx_data_reg[31]\(19),
      I2 => full_state_pn15(33),
      I3 => \pn_data_pn_reg[26]\,
      I4 => \pn_data_pn_reg[26]_0\,
      I5 => \pn_data_pn_reg[33]\,
      O => D(14)
    );
\pn_data_pn[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(39),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \^rx_data_reg[31]\(17)
    );
\pn_data_pn[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(43),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \^rx_data_reg[31]\(19)
    );
\pn_data_pn[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(43),
      I1 => Q(5),
      I2 => raw_data_s(45),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(7),
      O => full_state_pn15(33)
    );
\pn_data_pn[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74B8478B8B47B874"
    )
        port map (
      I0 => raw_data_s(29),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(18),
      I3 => \pn_data_pn_reg[39]\(2),
      I4 => Q(13),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[17]\(10)
    );
\pn_data_pn[33]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(40),
      I1 => \^rx_data_reg[31]\(16),
      I2 => \^rx_data_reg[31]\(18),
      I3 => \^rx_data_reg[31]\(19),
      O => \^pn_data_pn_reg[4]\(22)
    );
\pn_data_pn[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(44),
      I1 => Q(6),
      I2 => raw_data_s(46),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(8),
      O => \^rx_data_reg[31]\(10)
    );
\pn_data_pn[34]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => full_state_pn15(58),
      I1 => \^rx_data_reg[31]\(19),
      I2 => \^pn_data_pn_reg[5]\(37),
      O => \^pn_data_pn_reg[5]\(18)
    );
\pn_data_pn[34]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(30),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(19),
      I3 => raw_data_s(25),
      I4 => Q(14),
      I5 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[17]\(11)
    );
\pn_data_pn[34]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(41),
      I1 => \^rx_data_reg[31]\(17),
      I2 => \^rx_data_reg[31]\(19),
      I3 => full_state_pn15(62),
      O => \^pn_data_pn_reg[4]\(23)
    );
\pn_data_pn[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(45),
      I1 => Q(7),
      I2 => raw_data_s(47),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(9),
      O => \^rx_data_reg[31]\(11)
    );
\pn_data_pn[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(35),
      I1 => \^pn_data_pn_reg[5]\(37),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(38),
      I5 => \^pn_data_pn_reg[5]\(36),
      O => \^pn_data_pn_reg[5]\(19)
    );
\pn_data_pn[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(31),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(20),
      I3 => raw_data_s(26),
      I4 => Q(15),
      I5 => full_state_pn15(58),
      O => \^pn_data_pn_reg[17]\(12)
    );
\pn_data_pn[35]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(42),
      I1 => full_state_pn15(58),
      I2 => full_state_pn15(62),
      I3 => full_state_pn15(63),
      O => \^pn_data_pn_reg[4]\(24)
    );
\pn_data_pn[36]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => full_state_pn15(64),
      I1 => raw_data_s(48),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(10),
      O => \^rx_data_reg[31]\(12)
    );
\pn_data_pn[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => \^rx_data_reg[31]\(16),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(39),
      I5 => \^pn_data_pn_reg[5]\(37),
      O => \^pn_data_pn_reg[5]\(20)
    );
\pn_data_pn[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(32),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(21),
      I3 => raw_data_s(27),
      I4 => Q(16),
      I5 => full_state_pn15(59),
      O => \^pn_data_pn_reg[17]\(13)
    );
\pn_data_pn[36]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(38),
      I1 => full_state_pn15(59),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(45),
      I5 => \^pn_data_pn_reg[4]\(42),
      O => \^pn_data_pn_reg[4]\(25)
    );
\pn_data_pn[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(47),
      I1 => Q(9),
      I2 => raw_data_s(49),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(11),
      O => \^rx_data_reg[31]\(13)
    );
\pn_data_pn[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => \^rx_data_reg[31]\(17),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(40),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[5]\(21)
    );
\pn_data_pn[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(33),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(22),
      I3 => raw_data_s(28),
      I4 => Q(17),
      I5 => \^rx_data_reg[31]\(18),
      O => \^pn_data_pn_reg[17]\(14)
    );
\pn_data_pn[37]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(39),
      I1 => \^rx_data_reg[31]\(18),
      I2 => Q(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(46),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[4]\(26)
    );
\pn_data_pn[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => full_state_pn15(38),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[3]\,
      I4 => \pn_data_pn[38]_i_4_n_0\,
      O => D(15)
    );
\pn_data_pn[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(48),
      I1 => Q(10),
      I2 => raw_data_s(50),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(12),
      O => full_state_pn15(38)
    );
\pn_data_pn[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => full_state_pn15(58),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(41),
      I5 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[3]\
    );
\pn_data_pn[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB3EE3BC0A0AA0A0"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => \^pn_data_pn_reg[4]\(40),
      I2 => \^rx_data_reg[31]\(16),
      I3 => \^rx_data_reg[31]\(17),
      I4 => \^rx_data_reg[31]\(19),
      I5 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[38]_i_4_n_0\
    );
\pn_data_pn[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A533A5CC"
    )
        port map (
      I0 => raw_data_s(49),
      I1 => Q(11),
      I2 => \pn_data_pn_reg[39]\(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(13),
      O => \^rx_data_reg[31]\(14)
    );
\pn_data_pn[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E21DE21D1DE2"
    )
        port map (
      I0 => Q(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(39),
      I3 => full_state_pn15(59),
      I4 => \^rx_data_reg[31]\(18),
      I5 => full_state_pn15(58),
      O => \^pn_data_pn_reg[5]\(22)
    );
\pn_data_pn[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => raw_data_s(39),
      I2 => Q(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(44),
      O => \^pn_data_pn_reg[17]\(15)
    );
\pn_data_pn[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(41),
      I1 => \^rx_data_reg[31]\(17),
      I2 => full_state_pn15(58),
      O => \^pn_data_pn_reg[4]\(27)
    );
\pn_data_pn[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn_reg[3]_1\,
      I1 => \pn_data_pn[3]_i_3_n_0\,
      I2 => \pn_data_pn[3]_i_4_n_0\,
      I3 => \^pn_data_pn_reg[4]\(2),
      I4 => \^pn_data_pn_reg[4]\(6),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(2)
    );
\pn_data_pn[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9060"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => full_state_pn15(59),
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[5]\(15),
      O => \pn_data_pn[3]_i_3_n_0\
    );
\pn_data_pn[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => full_state_pn15(62),
      I2 => \^pn_data_pn_reg[17]\(24),
      I3 => \^rx_data_reg[31]\(17),
      O => \pn_data_pn[3]_i_4_n_0\
    );
\pn_data_pn[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(50),
      I1 => Q(12),
      I2 => raw_data_s(25),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(14),
      O => \^rx_data_reg[31]\(15)
    );
\pn_data_pn[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(58),
      I1 => \^rx_data_reg[31]\(18),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(43),
      I5 => full_state_pn15(59),
      O => \^pn_data_pn_reg[5]\(23)
    );
\pn_data_pn[40]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => raw_data_s(40),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(45),
      O => \^pn_data_pn_reg[17]\(16)
    );
\pn_data_pn[40]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(42),
      I1 => full_state_pn15(58),
      I2 => full_state_pn15(59),
      O => \^pn_data_pn_reg[4]\(28)
    );
\pn_data_pn[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => full_state_pn15(41),
      I1 => \pn_data_pn_reg[26]\,
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[6]\,
      I4 => \pn_data_pn[41]_i_4_n_0\,
      O => D(16)
    );
\pn_data_pn[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74B8478B8B47B874"
    )
        port map (
      I0 => raw_data_s(25),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      I3 => \pn_data_pn_reg[39]\(2),
      I4 => Q(13),
      I5 => \^rx_data_reg[31]\(16),
      O => full_state_pn15(41)
    );
\pn_data_pn[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(59),
      I1 => \^rx_data_reg[31]\(19),
      I2 => Q(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(44),
      I5 => \^rx_data_reg[31]\(18),
      O => \^pn_data_pn_reg[6]\
    );
\pn_data_pn[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB3EE3BC0A0AA0A0"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => \^rx_data_reg[31]\(16),
      I2 => full_state_pn15(59),
      I3 => \^rx_data_reg[31]\(18),
      I4 => full_state_pn15(64),
      I5 => \pn_data_pn_reg[5]_1\,
      O => \pn_data_pn[41]_i_4_n_0\
    );
\pn_data_pn[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF56A60000"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(39),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[42]\,
      O => D(17)
    );
\pn_data_pn[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(38),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \^rx_data_reg[31]\(16)
    );
\pn_data_pn[42]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(39),
      I1 => raw_data_s(42),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(4),
      O => \^pn_data_pn_reg[4]\(29)
    );
\pn_data_pn[42]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => raw_data_s(42),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(47),
      O => \^pn_data_pn_reg[17]\(17)
    );
\pn_data_pn[42]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => raw_data_s(38),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(0),
      O => \^pn_data_pn_reg[5]\(24)
    );
\pn_data_pn[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(39),
      I3 => full_state_pn15(58),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[43]\,
      O => D(18)
    );
\pn_data_pn[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(40),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => full_state_pn15(58)
    );
\pn_data_pn[43]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(40),
      I1 => raw_data_s(43),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(5),
      O => \^pn_data_pn_reg[4]\(30)
    );
\pn_data_pn[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => raw_data_s(43),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(48),
      O => \^pn_data_pn_reg[17]\(18)
    );
\pn_data_pn[43]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => raw_data_s(39),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(1),
      O => \^pn_data_pn_reg[5]\(25)
    );
\pn_data_pn[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(40),
      I3 => full_state_pn15(59),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[44]\,
      O => D(19)
    );
\pn_data_pn[44]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(41),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => full_state_pn15(59)
    );
\pn_data_pn[44]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(41),
      I1 => raw_data_s(44),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(6),
      O => \^pn_data_pn_reg[4]\(31)
    );
\pn_data_pn[44]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => raw_data_s(44),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(49),
      O => \^pn_data_pn_reg[17]\(19)
    );
\pn_data_pn[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(41),
      I3 => \^rx_data_reg[31]\(18),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[45]\,
      O => D(20)
    );
\pn_data_pn[45]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(42),
      I1 => raw_data_s(45),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(7),
      O => \^pn_data_pn_reg[4]\(32)
    );
\pn_data_pn[45]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => raw_data_s(45),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(50),
      O => \^pn_data_pn_reg[17]\(20)
    );
\pn_data_pn[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF56A60000"
    )
        port map (
      I0 => \^rx_data_reg[31]\(18),
      I1 => Q(5),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(43),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[46]\,
      O => D(21)
    );
\pn_data_pn[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(42),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \^rx_data_reg[31]\(18)
    );
\pn_data_pn[46]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"656A"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => raw_data_s(46),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => Q(8),
      O => \^pn_data_pn_reg[4]\(33)
    );
\pn_data_pn[46]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC5A335A"
    )
        port map (
      I0 => Q(8),
      I1 => raw_data_s(46),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[39]\(2),
      O => \^pn_data_pn_reg[17]\(21)
    );
\pn_data_pn[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => raw_data_s(43),
      I2 => Q(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(44),
      O => \^pn_data_pn_reg[5]\(37)
    );
\pn_data_pn[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => raw_data_s(41),
      I1 => Q(3),
      I2 => raw_data_s(43),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(5),
      O => \^pn_data_pn_reg[5]\(29)
    );
\pn_data_pn[47]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(9),
      I1 => raw_data_s(47),
      I2 => Q(14),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(25),
      O => \^pn_data_pn_reg[17]\(22)
    );
\pn_data_pn[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(43),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      I3 => raw_data_s(39),
      I4 => Q(1),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[4]\(34)
    );
\pn_data_pn[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(44),
      I3 => full_state_pn15(63),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[48]\,
      O => D(22)
    );
\pn_data_pn[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(45),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => full_state_pn15(63)
    );
\pn_data_pn[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(44),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      I3 => raw_data_s(40),
      I4 => Q(2),
      I5 => \^rx_data_reg[31]\(17),
      O => \^pn_data_pn_reg[4]\(35)
    );
\pn_data_pn[48]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => raw_data_s(48),
      I2 => Q(15),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(26),
      O => \^pn_data_pn_reg[17]\(23)
    );
\pn_data_pn[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(45),
      I3 => full_state_pn15(64),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[49]\,
      O => D(23)
    );
\pn_data_pn[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(45),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      I3 => raw_data_s(41),
      I4 => Q(3),
      I5 => full_state_pn15(58),
      O => \^pn_data_pn_reg[4]\(36)
    );
\pn_data_pn[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => raw_data_s(49),
      I2 => Q(16),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(27),
      O => \^pn_data_pn_reg[17]\(24)
    );
\pn_data_pn[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(44),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      I3 => raw_data_s(43),
      I4 => Q(5),
      I5 => \^rx_data_reg[31]\(16),
      O => \^pn_data_pn_reg[5]\(31)
    );
\pn_data_pn[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn[4]_i_2_n_0\,
      I1 => \pn_data_pn[4]_i_3_n_0\,
      I2 => \pn_data_pn[4]_i_4_n_0\,
      I3 => \^pn_data_pn_reg[4]\(3),
      I4 => \^pn_data_pn_reg[4]\(7),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(3)
    );
\pn_data_pn[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pn_data_pn_reg[26]\,
      I1 => full_state_pn15(64),
      I2 => \^rx_data_reg[31]\(18),
      O => \pn_data_pn[4]_i_2_n_0\
    );
\pn_data_pn[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9060"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => \^rx_data_reg[31]\(18),
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[5]\(16),
      O => \pn_data_pn[4]_i_3_n_0\
    );
\pn_data_pn[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \pn_data_pn_reg[5]_2\,
      I1 => full_state_pn15(63),
      I2 => \^pn_data_pn_reg[17]\(25),
      I3 => full_state_pn15(58),
      O => \pn_data_pn[4]_i_4_n_0\
    );
\pn_data_pn[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF56A60000"
    )
        port map (
      I0 => full_state_pn15(64),
      I1 => Q(9),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(47),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[50]\,
      O => D(24)
    );
\pn_data_pn[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(46),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => full_state_pn15(64)
    );
\pn_data_pn[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => raw_data_s(46),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      I3 => raw_data_s(42),
      I4 => Q(4),
      I5 => full_state_pn15(59),
      O => \^pn_data_pn_reg[4]\(37)
    );
\pn_data_pn[50]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => raw_data_s(50),
      I2 => Q(17),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(28),
      O => \^pn_data_pn_reg[17]\(25)
    );
\pn_data_pn[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(47),
      I3 => full_state_pn15(66),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[51]\,
      O => D(25)
    );
\pn_data_pn[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(48),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => full_state_pn15(66)
    );
\pn_data_pn[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(0),
      I1 => raw_data_s(38),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(42),
      O => \^pn_data_pn_reg[4]\(38)
    );
\pn_data_pn[51]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC5A335A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[39]\(2),
      I2 => Q(18),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(29),
      O => \^pn_data_pn_reg[17]\(26)
    );
\pn_data_pn[51]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => raw_data_s(39),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(40),
      O => \^pn_data_pn_reg[5]\(33)
    );
\pn_data_pn[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(48),
      I3 => full_state_pn15(67),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[52]\,
      O => D(26)
    );
\pn_data_pn[52]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(49),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => full_state_pn15(67)
    );
\pn_data_pn[52]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => raw_data_s(39),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(43),
      O => \^pn_data_pn_reg[4]\(39)
    );
\pn_data_pn[52]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => raw_data_s(25),
      I2 => Q(19),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(30),
      O => \^pn_data_pn_reg[17]\(27)
    );
\pn_data_pn[52]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => raw_data_s(40),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(41),
      O => \^pn_data_pn_reg[5]\(34)
    );
\pn_data_pn[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(49),
      I3 => full_state_pn15(68),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[53]\,
      O => D(27)
    );
\pn_data_pn[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(50),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(12),
      O => full_state_pn15(68)
    );
\pn_data_pn[53]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => raw_data_s(40),
      I2 => Q(6),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(44),
      O => \^pn_data_pn_reg[4]\(40)
    );
\pn_data_pn[53]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(15),
      I1 => raw_data_s(26),
      I2 => Q(20),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(31),
      O => \^pn_data_pn_reg[17]\(28)
    );
\pn_data_pn[53]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => raw_data_s(41),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(42),
      O => \^pn_data_pn_reg[5]\(35)
    );
\pn_data_pn[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DE20000"
    )
        port map (
      I0 => Q(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => raw_data_s(50),
      I3 => full_state_pn15(69),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[54]\,
      O => D(28)
    );
\pn_data_pn[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => raw_data_s(41),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(45),
      O => \^pn_data_pn_reg[4]\(41)
    );
\pn_data_pn[54]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(16),
      I1 => raw_data_s(27),
      I2 => Q(21),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(32),
      O => \^pn_data_pn_reg[17]\(29)
    );
\pn_data_pn[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF56A60000"
    )
        port map (
      I0 => full_state_pn15(69),
      I1 => Q(14),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => raw_data_s(25),
      I4 => \pn_data_pn_reg[26]\,
      I5 => \pn_data_pn_reg[55]\,
      O => D(29)
    );
\pn_data_pn[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \pn_data_pn_reg[39]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => full_state_pn15(69)
    );
\pn_data_pn[55]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => raw_data_s(42),
      I2 => Q(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(46),
      O => \^pn_data_pn_reg[4]\(42)
    );
\pn_data_pn[55]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => raw_data_s(28),
      I2 => Q(22),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(33),
      O => \^pn_data_pn_reg[17]\(30)
    );
\pn_data_pn[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \pn_data_pn[5]_i_2_n_0\,
      I1 => \pn_data_pn[5]_i_3_n_0\,
      I2 => data1(5),
      I3 => \pn_data_pn_reg[5]_2\,
      I4 => data0(5),
      I5 => \pn_data_pn_reg[5]_1\,
      O => D(4)
    );
\pn_data_pn[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \pn_data_pn_reg[26]\,
      I1 => full_state_pn15(62),
      I2 => full_state_pn15(65),
      I3 => \^pn_data_pn_reg[5]\(37),
      O => \pn_data_pn[5]_i_2_n_0\
    );
\pn_data_pn[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9060"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => \^rx_data_reg[31]\(19),
      I2 => \pn_data_pn_reg[26]_0\,
      I3 => \^pn_data_pn_reg[5]\(17),
      O => \pn_data_pn[5]_i_3_n_0\
    );
\pn_data_pn[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => full_state_pn15(59),
      I1 => full_state_pn15(69),
      I2 => Q(18),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => raw_data_s(29),
      I5 => full_state_pn15(64),
      O => data1(5)
    );
\pn_data_pn[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(19),
      I1 => \^pn_data_pn_reg[4]\(26),
      I2 => \^pn_data_pn_reg[4]\(21),
      I3 => \^pn_data_pn_reg[4]\(23),
      O => data0(5)
    );
\pn_data_pn[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw_data_s(44),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => full_state_pn15(62)
    );
\pn_data_pn[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(36),
      I1 => full_state_pn15(58),
      I2 => \^pn_data_pn_reg[5]\(18),
      O => \^pn_data_pn_reg[5]\(0)
    );
\pn_data_pn[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(15),
      I1 => \^pn_data_pn_reg[4]\(29),
      O => \^pn_data_pn_reg[4]\(0)
    );
\pn_data_pn[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^pn_data_pn_reg[5]\(37),
      I1 => full_state_pn15(59),
      I2 => \^pn_data_pn_reg[5]\(19),
      O => \^pn_data_pn_reg[5]\(1)
    );
\pn_data_pn[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(16),
      I1 => \^pn_data_pn_reg[4]\(30),
      O => \^pn_data_pn_reg[4]\(1)
    );
\pn_data_pn[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^rx_data_reg[31]\(16),
      I1 => \^rx_data_reg[31]\(18),
      I2 => \^pn_data_pn_reg[5]\(20),
      O => \^pn_data_pn_reg[5]\(2)
    );
\pn_data_pn[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(17),
      I1 => \^pn_data_pn_reg[4]\(31),
      O => \^pn_data_pn_reg[4]\(2)
    );
\pn_data_pn[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^rx_data_reg[31]\(17),
      I1 => \^rx_data_reg[31]\(19),
      I2 => \^pn_data_pn_reg[5]\(21),
      O => \^pn_data_pn_reg[5]\(3)
    );
\pn_data_pn[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pn_data_pn_reg[4]\(18),
      I1 => \^pn_data_pn_reg[4]\(32),
      O => \^pn_data_pn_reg[4]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_adc_tpl_core_0_ad_rst__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    up_core_preset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_adc_tpl_core_0_ad_rst__xdcDup__1\ : entity is "ad_rst";
end \system_adc_tpl_core_0_ad_rst__xdcDup__1\;

architecture STRUCTURE of \system_adc_tpl_core_0_ad_rst__xdcDup__1\ is
  signal rst_async_d1 : STD_LOGIC;
  signal rst_async_d2 : STD_LOGIC;
  signal rst_sync : STD_LOGIC;
  signal rst_sync_d : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of rst_async_d1_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_async_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_sync_reg : label is std.standard.true;
begin
rst_async_d1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => '0',
      PRE => up_core_preset,
      Q => rst_async_d1
    );
rst_async_d2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => rst_async_d1,
      PRE => up_core_preset,
      Q => rst_async_d2
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => '1',
      D => rst_sync_d,
      Q => AR(0),
      R => '0'
    );
rst_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => rst_sync,
      Q => rst_sync_d,
      R => '0'
    );
rst_sync_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => rst_async_d2,
      PRE => up_core_preset,
      Q => rst_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_xcvr_rx_if is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rx_data_reg[16]_0\ : out STD_LOGIC;
    \rx_data_reg[10]_0\ : out STD_LOGIC;
    \rx_data_reg[4]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_ip_sof_hold_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \link_data[127]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \link_data[95]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    link_sof : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    adc_pn_match_z_reg_1 : in STD_LOGIC;
    adc_pn_match_z_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    link_data : in STD_LOGIC_VECTOR ( 111 downto 0 );
    \rx_data_reg[2]_0\ : in STD_LOGIC;
    \rx_data_reg[3]_0\ : in STD_LOGIC;
    \rx_data_reg[4]_1\ : in STD_LOGIC;
    \rx_data_reg[5]_0\ : in STD_LOGIC;
    \rx_data_reg[6]_0\ : in STD_LOGIC;
    \rx_data_reg[7]_0\ : in STD_LOGIC;
    \rx_data_reg[10]_1\ : in STD_LOGIC;
    \rx_data_reg[11]_0\ : in STD_LOGIC;
    \rx_data_reg[12]_0\ : in STD_LOGIC;
    \rx_data_reg[13]_0\ : in STD_LOGIC;
    \rx_data_reg[14]_0\ : in STD_LOGIC;
    \rx_data_reg[15]_0\ : in STD_LOGIC;
    \rx_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rx_data_reg[2]_1\ : in STD_LOGIC;
    \rx_data_reg[3]_1\ : in STD_LOGIC;
    \rx_data_reg[4]_2\ : in STD_LOGIC;
    \rx_data_reg[5]_1\ : in STD_LOGIC;
    \rx_data_reg[6]_1\ : in STD_LOGIC;
    \rx_data_reg[7]_1\ : in STD_LOGIC;
    \rx_data_reg[10]_2\ : in STD_LOGIC;
    \rx_data_reg[11]_1\ : in STD_LOGIC;
    \rx_data_reg[12]_1\ : in STD_LOGIC;
    \rx_data_reg[13]_1\ : in STD_LOGIC;
    \rx_data_reg[14]_1\ : in STD_LOGIC;
    \rx_data_reg[15]_1\ : in STD_LOGIC;
    \rx_data_reg[23]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rx_data_reg[0]_0\ : in STD_LOGIC;
    \rx_data_reg[1]_0\ : in STD_LOGIC;
    \rx_data_reg[2]_2\ : in STD_LOGIC;
    \rx_data_reg[3]_2\ : in STD_LOGIC;
    \rx_data_reg[4]_3\ : in STD_LOGIC;
    \rx_data_reg[5]_2\ : in STD_LOGIC;
    \rx_data_reg[6]_2\ : in STD_LOGIC;
    \rx_data_reg[7]_2\ : in STD_LOGIC;
    \rx_data_reg[8]_0\ : in STD_LOGIC;
    \rx_data_reg[9]_0\ : in STD_LOGIC;
    \rx_data_reg[10]_3\ : in STD_LOGIC;
    \rx_data_reg[11]_2\ : in STD_LOGIC;
    \rx_data_reg[12]_2\ : in STD_LOGIC;
    \rx_data_reg[13]_2\ : in STD_LOGIC;
    \rx_data_reg[14]_2\ : in STD_LOGIC;
    \rx_data_reg[15]_2\ : in STD_LOGIC;
    \rx_data_reg[23]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    link_clk : in STD_LOGIC
  );
end system_adc_tpl_core_0_ad_xcvr_rx_if;

architecture STRUCTURE of system_adc_tpl_core_0_ad_xcvr_rx_if is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_pn_match_z_i_2_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_4_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_6_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \rx_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_2_n_0\ : STD_LOGIC;
  signal rx_ip_data_d : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \^rx_ip_sof_hold_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_ip_sof_hold_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_ip_sof_hold_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_data[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rx_data[0]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rx_data[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rx_data[10]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rx_data[10]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rx_data[10]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rx_data[11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rx_data[11]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rx_data[11]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rx_data[11]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rx_data[12]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rx_data[12]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rx_data[12]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rx_data[12]_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rx_data[13]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rx_data[13]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rx_data[13]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rx_data[13]_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rx_data[14]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rx_data[14]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rx_data[14]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rx_data[14]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rx_data[15]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rx_data[15]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rx_data[15]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rx_data[15]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rx_data[16]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rx_data[16]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rx_data[17]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rx_data[17]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rx_data[18]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rx_data[18]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rx_data[18]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rx_data[18]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rx_data[19]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rx_data[19]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rx_data[19]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \rx_data[19]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rx_data[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rx_data[1]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rx_data[20]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rx_data[20]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rx_data[20]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rx_data[20]_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rx_data[21]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rx_data[21]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rx_data[21]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rx_data[21]_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rx_data[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rx_data[22]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rx_data[22]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rx_data[22]_i_1__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rx_data[23]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rx_data[23]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rx_data[23]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rx_data[23]_i_1__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rx_data[24]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rx_data[24]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rx_data[25]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rx_data[25]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rx_data[26]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rx_data[26]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rx_data[26]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rx_data[26]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rx_data[27]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rx_data[27]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rx_data[27]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rx_data[27]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rx_data[28]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rx_data[28]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rx_data[28]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rx_data[28]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rx_data[29]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rx_data[29]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rx_data[29]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rx_data[29]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rx_data[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rx_data[2]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rx_data[2]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rx_data[2]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rx_data[30]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rx_data[30]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rx_data[30]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rx_data[30]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rx_data[31]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rx_data[31]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rx_data[31]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rx_data[31]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rx_data[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rx_data[3]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rx_data[3]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rx_data[3]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rx_data[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rx_data[4]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rx_data[4]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rx_data[4]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rx_data[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rx_data[5]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rx_data[5]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rx_data[5]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rx_data[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rx_data[6]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rx_data[6]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rx_data[6]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rx_data[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rx_data[7]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \rx_data[7]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rx_data[7]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rx_data[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rx_data[8]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rx_data[9]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rx_data[9]_i_1__0\ : label is "soft_lutpair132";
begin
  E(0) <= \^e\(0);
  adc_data(31 downto 0) <= \^adc_data\(31 downto 0);
  \rx_ip_sof_hold_reg[2]_0\(1 downto 0) <= \^rx_ip_sof_hold_reg[2]_0\(1 downto 0);
\adc_pn_match_d_s_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \^adc_data\(6),
      I1 => Q(0),
      I2 => \^adc_data\(7),
      I3 => Q(1),
      O => S(0)
    );
adc_pn_match_z_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => adc_pn_match_z_i_2_n_0,
      I1 => adc_pn_match_z_reg,
      I2 => adc_pn_match_z_i_4_n_0,
      I3 => adc_pn_match_z_reg_0,
      I4 => adc_pn_match_z_i_6_n_0,
      I5 => adc_pn_match_z_reg_1,
      O => \rx_data_reg[16]_0\
    );
adc_pn_match_z_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^adc_data\(4),
      I1 => \^adc_data\(5),
      I2 => \^adc_data\(2),
      I3 => \^adc_data\(3),
      I4 => \^adc_data\(6),
      I5 => \^adc_data\(7),
      O => \rx_data_reg[4]_0\
    );
adc_pn_match_z_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(16),
      I1 => \^adc_data\(17),
      I2 => adc_pn_match_z_reg_2(0),
      I3 => adc_pn_match_z_reg_2(1),
      I4 => \^adc_data\(19),
      I5 => \^adc_data\(18),
      O => adc_pn_match_z_i_2_n_0
    );
adc_pn_match_z_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^adc_data\(23),
      I1 => \^adc_data\(22),
      I2 => \^adc_data\(20),
      I3 => \^adc_data\(21),
      I4 => adc_pn_match_z_reg_2(3),
      I5 => adc_pn_match_z_reg_2(2),
      O => adc_pn_match_z_i_4_n_0
    );
adc_pn_match_z_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^adc_data\(28),
      I1 => \^adc_data\(29),
      I2 => \^adc_data\(26),
      I3 => \^adc_data\(27),
      I4 => \^adc_data\(30),
      I5 => \^adc_data\(31),
      O => adc_pn_match_z_i_6_n_0
    );
adc_pn_match_z_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(10),
      I1 => \^adc_data\(11),
      I2 => \^adc_data\(8),
      I3 => \^adc_data\(9),
      I4 => \^adc_data\(13),
      I5 => \^adc_data\(12),
      O => \rx_data_reg[10]_0\
    );
\rx_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(0),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[0]_i_2_n_0\,
      O => \rx_data[0]_i_1_n_0\
    );
\rx_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(56),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[0]_0\,
      O => \link_data[95]\(0)
    );
\rx_data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(8),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(16),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => rx_ip_data_d(24),
      O => \rx_data[0]_i_2_n_0\
    );
\rx_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(38),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[10]_1\,
      O => D(6)
    );
\rx_data[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(10),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[10]_i_2__0_n_0\,
      O => \rx_data[10]_i_1__0_n_0\
    );
\rx_data[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(94),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[10]_2\,
      O => \link_data[127]\(6)
    );
\rx_data[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(66),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[10]_3\,
      O => \link_data[95]\(10)
    );
\rx_data[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(18),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(26),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(2),
      O => \rx_data[10]_i_2__0_n_0\
    );
\rx_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(39),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[11]_0\,
      O => D(7)
    );
\rx_data[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(11),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[11]_i_2__0_n_0\,
      O => \rx_data[11]_i_1__0_n_0\
    );
\rx_data[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(95),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[11]_1\,
      O => \link_data[127]\(7)
    );
\rx_data[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(67),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[11]_2\,
      O => \link_data[95]\(11)
    );
\rx_data[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(19),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(27),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(3),
      O => \rx_data[11]_i_2__0_n_0\
    );
\rx_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(40),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[12]_0\,
      O => D(8)
    );
\rx_data[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(12),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[12]_i_2__0_n_0\,
      O => \rx_data[12]_i_1__0_n_0\
    );
\rx_data[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(96),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[12]_1\,
      O => \link_data[127]\(8)
    );
\rx_data[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(68),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[12]_2\,
      O => \link_data[95]\(12)
    );
\rx_data[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(20),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(28),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(4),
      O => \rx_data[12]_i_2__0_n_0\
    );
\rx_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(41),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[13]_0\,
      O => D(9)
    );
\rx_data[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(13),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[13]_i_2__0_n_0\,
      O => \rx_data[13]_i_1__0_n_0\
    );
\rx_data[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(97),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[13]_1\,
      O => \link_data[127]\(9)
    );
\rx_data[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(69),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[13]_2\,
      O => \link_data[95]\(13)
    );
\rx_data[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(21),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(29),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(5),
      O => \rx_data[13]_i_2__0_n_0\
    );
\rx_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(42),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[14]_0\,
      O => D(10)
    );
\rx_data[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(14),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[14]_i_2__0_n_0\,
      O => \rx_data[14]_i_1__0_n_0\
    );
\rx_data[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(98),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[14]_1\,
      O => \link_data[127]\(10)
    );
\rx_data[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(70),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[14]_2\,
      O => \link_data[95]\(14)
    );
\rx_data[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(22),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(30),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(6),
      O => \rx_data[14]_i_2__0_n_0\
    );
\rx_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(43),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[15]_0\,
      O => D(11)
    );
\rx_data[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(15),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[15]_i_2__0_n_0\,
      O => \rx_data[15]_i_1__0_n_0\
    );
\rx_data[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(99),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[15]_1\,
      O => \link_data[127]\(11)
    );
\rx_data[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(71),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[15]_2\,
      O => \link_data[95]\(15)
    );
\rx_data[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(23),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(31),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(7),
      O => \rx_data[15]_i_2__0_n_0\
    );
\rx_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(16),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[16]_i_2_n_0\,
      O => \rx_data[16]_i_1_n_0\
    );
\rx_data[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(72),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[16]_i_2__0_n_0\,
      O => \link_data[95]\(16)
    );
\rx_data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(24),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(0),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(8),
      O => \rx_data[16]_i_2_n_0\
    );
\rx_data[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_2\(0),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(56),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(64),
      O => \rx_data[16]_i_2__0_n_0\
    );
\rx_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(17),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[17]_i_2_n_0\,
      O => \rx_data[17]_i_1_n_0\
    );
\rx_data[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(73),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[17]_i_2__0_n_0\,
      O => \link_data[95]\(17)
    );
\rx_data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(25),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(1),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(9),
      O => \rx_data[17]_i_2_n_0\
    );
\rx_data[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_2\(1),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(57),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(65),
      O => \rx_data[17]_i_2__0_n_0\
    );
\rx_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(44),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[18]_i_2_n_0\,
      O => D(12)
    );
\rx_data[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(18),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[18]_i_2__0_n_0\,
      O => \rx_data[18]_i_1__0_n_0\
    );
\rx_data[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(100),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[18]_i_2__1_n_0\,
      O => \link_data[127]\(12)
    );
\rx_data[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(74),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[18]_i_2__2_n_0\,
      O => \link_data[95]\(18)
    );
\rx_data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_0\(0),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(32),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(38),
      O => \rx_data[18]_i_2_n_0\
    );
\rx_data[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(26),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(2),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(10),
      O => \rx_data[18]_i_2__0_n_0\
    );
\rx_data[18]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_1\(0),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(88),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(94),
      O => \rx_data[18]_i_2__1_n_0\
    );
\rx_data[18]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_2\(2),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(58),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(66),
      O => \rx_data[18]_i_2__2_n_0\
    );
\rx_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(45),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[19]_i_2_n_0\,
      O => D(13)
    );
\rx_data[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(19),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[19]_i_2__0_n_0\,
      O => \rx_data[19]_i_1__0_n_0\
    );
\rx_data[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(101),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[19]_i_2__1_n_0\,
      O => \link_data[127]\(13)
    );
\rx_data[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(75),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[19]_i_2__2_n_0\,
      O => \link_data[95]\(19)
    );
\rx_data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_0\(1),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(33),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(39),
      O => \rx_data[19]_i_2_n_0\
    );
\rx_data[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(27),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(3),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(11),
      O => \rx_data[19]_i_2__0_n_0\
    );
\rx_data[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_1\(1),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(89),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(95),
      O => \rx_data[19]_i_2__1_n_0\
    );
\rx_data[19]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_2\(3),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(59),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(67),
      O => \rx_data[19]_i_2__2_n_0\
    );
\rx_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(1),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[1]_i_2_n_0\,
      O => \rx_data[1]_i_1_n_0\
    );
\rx_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(57),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[1]_0\,
      O => \link_data[95]\(1)
    );
\rx_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(9),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(17),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => rx_ip_data_d(25),
      O => \rx_data[1]_i_2_n_0\
    );
\rx_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(46),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[20]_i_2_n_0\,
      O => D(14)
    );
\rx_data[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(20),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[20]_i_2__0_n_0\,
      O => \rx_data[20]_i_1__0_n_0\
    );
\rx_data[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(102),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[20]_i_2__1_n_0\,
      O => \link_data[127]\(14)
    );
\rx_data[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(76),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[20]_i_2__2_n_0\,
      O => \link_data[95]\(20)
    );
\rx_data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_0\(2),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(34),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(40),
      O => \rx_data[20]_i_2_n_0\
    );
\rx_data[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(28),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(4),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(12),
      O => \rx_data[20]_i_2__0_n_0\
    );
\rx_data[20]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_1\(2),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(90),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(96),
      O => \rx_data[20]_i_2__1_n_0\
    );
\rx_data[20]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_2\(4),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(60),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(68),
      O => \rx_data[20]_i_2__2_n_0\
    );
\rx_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(47),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[21]_i_2_n_0\,
      O => D(15)
    );
\rx_data[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(21),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[21]_i_2__0_n_0\,
      O => \rx_data[21]_i_1__0_n_0\
    );
\rx_data[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(103),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[21]_i_2__1_n_0\,
      O => \link_data[127]\(15)
    );
\rx_data[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(77),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[21]_i_2__2_n_0\,
      O => \link_data[95]\(21)
    );
\rx_data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_0\(3),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(35),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(41),
      O => \rx_data[21]_i_2_n_0\
    );
\rx_data[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(29),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(5),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(13),
      O => \rx_data[21]_i_2__0_n_0\
    );
\rx_data[21]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_1\(3),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(91),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(97),
      O => \rx_data[21]_i_2__1_n_0\
    );
\rx_data[21]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_2\(5),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(61),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(69),
      O => \rx_data[21]_i_2__2_n_0\
    );
\rx_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(48),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[22]_i_2_n_0\,
      O => D(16)
    );
\rx_data[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(22),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[22]_i_2__0_n_0\,
      O => \rx_data[22]_i_1__0_n_0\
    );
\rx_data[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(104),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[22]_i_2__1_n_0\,
      O => \link_data[127]\(16)
    );
\rx_data[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(78),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[22]_i_2__2_n_0\,
      O => \link_data[95]\(22)
    );
\rx_data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_0\(4),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(36),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(42),
      O => \rx_data[22]_i_2_n_0\
    );
\rx_data[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(30),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(6),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(14),
      O => \rx_data[22]_i_2__0_n_0\
    );
\rx_data[22]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_1\(4),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(92),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(98),
      O => \rx_data[22]_i_2__1_n_0\
    );
\rx_data[22]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_2\(6),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(62),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(70),
      O => \rx_data[22]_i_2__2_n_0\
    );
\rx_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(49),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[23]_i_2_n_0\,
      O => D(17)
    );
\rx_data[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(23),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[23]_i_2__0_n_0\,
      O => \rx_data[23]_i_1__0_n_0\
    );
\rx_data[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(105),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[23]_i_2__1_n_0\,
      O => \link_data[127]\(17)
    );
\rx_data[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(79),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[23]_i_2__2_n_0\,
      O => \link_data[95]\(23)
    );
\rx_data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_0\(5),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(37),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(43),
      O => \rx_data[23]_i_2_n_0\
    );
\rx_data[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(31),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(7),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(15),
      O => \rx_data[23]_i_2__0_n_0\
    );
\rx_data[23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_1\(5),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(93),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(99),
      O => \rx_data[23]_i_2__1_n_0\
    );
\rx_data[23]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_data_reg[23]_2\(7),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(63),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(71),
      O => \rx_data[23]_i_2__2_n_0\
    );
\rx_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(24),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[24]_i_2_n_0\,
      O => \rx_data[24]_i_1_n_0\
    );
\rx_data[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(80),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[24]_i_2__0_n_0\,
      O => \link_data[95]\(24)
    );
\rx_data[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(0),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(8),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(16),
      O => \rx_data[24]_i_2_n_0\
    );
\rx_data[24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(56),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(64),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(72),
      O => \rx_data[24]_i_2__0_n_0\
    );
\rx_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(25),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[25]_i_2_n_0\,
      O => \rx_data[25]_i_1_n_0\
    );
\rx_data[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(81),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[25]_i_2__0_n_0\,
      O => \link_data[95]\(25)
    );
\rx_data[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(1),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(9),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(17),
      O => \rx_data[25]_i_2_n_0\
    );
\rx_data[25]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(57),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(65),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(73),
      O => \rx_data[25]_i_2__0_n_0\
    );
\rx_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(50),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[26]_i_2_n_0\,
      O => D(18)
    );
\rx_data[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(26),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[26]_i_2__0_n_0\,
      O => \rx_data[26]_i_1__0_n_0\
    );
\rx_data[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(106),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[26]_i_2__1_n_0\,
      O => \link_data[127]\(18)
    );
\rx_data[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(82),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[26]_i_2__2_n_0\,
      O => \link_data[95]\(26)
    );
\rx_data[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(32),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(38),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(44),
      O => \rx_data[26]_i_2_n_0\
    );
\rx_data[26]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(2),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(10),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(18),
      O => \rx_data[26]_i_2__0_n_0\
    );
\rx_data[26]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(88),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(94),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(100),
      O => \rx_data[26]_i_2__1_n_0\
    );
\rx_data[26]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(58),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(66),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(74),
      O => \rx_data[26]_i_2__2_n_0\
    );
\rx_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(51),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[27]_i_2_n_0\,
      O => D(19)
    );
\rx_data[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(27),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[27]_i_2__0_n_0\,
      O => \rx_data[27]_i_1__0_n_0\
    );
\rx_data[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(107),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[27]_i_2__1_n_0\,
      O => \link_data[127]\(19)
    );
\rx_data[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(83),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[27]_i_2__2_n_0\,
      O => \link_data[95]\(27)
    );
\rx_data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(33),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(39),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(45),
      O => \rx_data[27]_i_2_n_0\
    );
\rx_data[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(3),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(11),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(19),
      O => \rx_data[27]_i_2__0_n_0\
    );
\rx_data[27]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(89),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(95),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(101),
      O => \rx_data[27]_i_2__1_n_0\
    );
\rx_data[27]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(59),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(67),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(75),
      O => \rx_data[27]_i_2__2_n_0\
    );
\rx_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(52),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[28]_i_2_n_0\,
      O => D(20)
    );
\rx_data[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(28),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[28]_i_2__0_n_0\,
      O => \rx_data[28]_i_1__0_n_0\
    );
\rx_data[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(108),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[28]_i_2__1_n_0\,
      O => \link_data[127]\(20)
    );
\rx_data[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(84),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[28]_i_2__2_n_0\,
      O => \link_data[95]\(28)
    );
\rx_data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(34),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(40),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(46),
      O => \rx_data[28]_i_2_n_0\
    );
\rx_data[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(4),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(12),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(20),
      O => \rx_data[28]_i_2__0_n_0\
    );
\rx_data[28]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(90),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(96),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(102),
      O => \rx_data[28]_i_2__1_n_0\
    );
\rx_data[28]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(60),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(68),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(76),
      O => \rx_data[28]_i_2__2_n_0\
    );
\rx_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(53),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[29]_i_2_n_0\,
      O => D(21)
    );
\rx_data[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(29),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[29]_i_2__0_n_0\,
      O => \rx_data[29]_i_1__0_n_0\
    );
\rx_data[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(109),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[29]_i_2__1_n_0\,
      O => \link_data[127]\(21)
    );
\rx_data[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(85),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[29]_i_2__2_n_0\,
      O => \link_data[95]\(29)
    );
\rx_data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(35),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(41),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(47),
      O => \rx_data[29]_i_2_n_0\
    );
\rx_data[29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(5),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(13),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(21),
      O => \rx_data[29]_i_2__0_n_0\
    );
\rx_data[29]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(91),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(97),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(103),
      O => \rx_data[29]_i_2__1_n_0\
    );
\rx_data[29]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(61),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(69),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(77),
      O => \rx_data[29]_i_2__2_n_0\
    );
\rx_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(32),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[2]_0\,
      O => D(0)
    );
\rx_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(2),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[2]_i_2__0_n_0\,
      O => \rx_data[2]_i_1__0_n_0\
    );
\rx_data[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(88),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[2]_1\,
      O => \link_data[127]\(0)
    );
\rx_data[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(58),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[2]_2\,
      O => \link_data[95]\(2)
    );
\rx_data[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(10),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(18),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => rx_ip_data_d(26),
      O => \rx_data[2]_i_2__0_n_0\
    );
\rx_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(54),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[30]_i_2_n_0\,
      O => D(22)
    );
\rx_data[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(30),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[30]_i_2__0_n_0\,
      O => \rx_data[30]_i_1__0_n_0\
    );
\rx_data[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(110),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[30]_i_2__1_n_0\,
      O => \link_data[127]\(22)
    );
\rx_data[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(86),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[30]_i_2__2_n_0\,
      O => \link_data[95]\(30)
    );
\rx_data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(36),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(42),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(48),
      O => \rx_data[30]_i_2_n_0\
    );
\rx_data[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(6),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(14),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(22),
      O => \rx_data[30]_i_2__0_n_0\
    );
\rx_data[30]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(92),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(98),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(104),
      O => \rx_data[30]_i_2__1_n_0\
    );
\rx_data[30]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(62),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(70),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(78),
      O => \rx_data[30]_i_2__2_n_0\
    );
\rx_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I1 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I2 => \rx_ip_sof_hold_reg_n_0_[3]\,
      I3 => \^rx_ip_sof_hold_reg[2]_0\(0),
      O => \^e\(0)
    );
\rx_data[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(31),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[31]_i_2__0_n_0\,
      O => \rx_data[31]_i_1__0_n_0\
    );
\rx_data[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(111),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[31]_i_2__1_n_0\,
      O => \link_data[127]\(23)
    );
\rx_data[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(87),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[31]_i_2__2_n_0\,
      O => \link_data[95]\(31)
    );
\rx_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(55),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[31]_i_3_n_0\,
      O => D(23)
    );
\rx_data[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(7),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(15),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(23),
      O => \rx_data[31]_i_2__0_n_0\
    );
\rx_data[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(93),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(99),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(105),
      O => \rx_data[31]_i_2__1_n_0\
    );
\rx_data[31]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(63),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(71),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(79),
      O => \rx_data[31]_i_2__2_n_0\
    );
\rx_data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => link_data(37),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => link_data(43),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(49),
      O => \rx_data[31]_i_3_n_0\
    );
\rx_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(33),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[3]_0\,
      O => D(1)
    );
\rx_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(3),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[3]_i_2__0_n_0\,
      O => \rx_data[3]_i_1__0_n_0\
    );
\rx_data[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(89),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[3]_1\,
      O => \link_data[127]\(1)
    );
\rx_data[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(59),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[3]_2\,
      O => \link_data[95]\(3)
    );
\rx_data[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(11),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(19),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => rx_ip_data_d(27),
      O => \rx_data[3]_i_2__0_n_0\
    );
\rx_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(34),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[4]_1\,
      O => D(2)
    );
\rx_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(4),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[4]_i_2__0_n_0\,
      O => \rx_data[4]_i_1__0_n_0\
    );
\rx_data[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(90),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[4]_2\,
      O => \link_data[127]\(2)
    );
\rx_data[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(60),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[4]_3\,
      O => \link_data[95]\(4)
    );
\rx_data[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(12),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(20),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => rx_ip_data_d(28),
      O => \rx_data[4]_i_2__0_n_0\
    );
\rx_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(35),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[5]_0\,
      O => D(3)
    );
\rx_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(5),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[5]_i_2__0_n_0\,
      O => \rx_data[5]_i_1__0_n_0\
    );
\rx_data[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(91),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[5]_1\,
      O => \link_data[127]\(3)
    );
\rx_data[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(61),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[5]_2\,
      O => \link_data[95]\(5)
    );
\rx_data[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(13),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(21),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => rx_ip_data_d(29),
      O => \rx_data[5]_i_2__0_n_0\
    );
\rx_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(36),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[6]_0\,
      O => D(4)
    );
\rx_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(6),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[6]_i_2__0_n_0\,
      O => \rx_data[6]_i_1__0_n_0\
    );
\rx_data[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(92),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[6]_1\,
      O => \link_data[127]\(4)
    );
\rx_data[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(62),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[6]_2\,
      O => \link_data[95]\(6)
    );
\rx_data[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(14),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(22),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => rx_ip_data_d(30),
      O => \rx_data[6]_i_2__0_n_0\
    );
\rx_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(37),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[7]_0\,
      O => D(5)
    );
\rx_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(7),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[7]_i_2__0_n_0\,
      O => \rx_data[7]_i_1__0_n_0\
    );
\rx_data[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(93),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[7]_1\,
      O => \link_data[127]\(5)
    );
\rx_data[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(63),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[7]_2\,
      O => \link_data[95]\(7)
    );
\rx_data[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(15),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(23),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => rx_ip_data_d(31),
      O => \rx_data[7]_i_2__0_n_0\
    );
\rx_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(8),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[8]_i_2_n_0\,
      O => \rx_data[8]_i_1_n_0\
    );
\rx_data[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(64),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[8]_0\,
      O => \link_data[95]\(8)
    );
\rx_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(16),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(24),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(0),
      O => \rx_data[8]_i_2_n_0\
    );
\rx_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(9),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data[9]_i_2_n_0\,
      O => \rx_data[9]_i_1_n_0\
    );
\rx_data[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => link_data(65),
      I1 => \rx_ip_sof_hold_reg_n_0_[0]\,
      I2 => \rx_data_reg[9]_0\,
      O => \link_data[95]\(9)
    );
\rx_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => rx_ip_data_d(17),
      I1 => \^rx_ip_sof_hold_reg[2]_0\(0),
      I2 => rx_ip_data_d(25),
      I3 => \^rx_ip_sof_hold_reg[2]_0\(1),
      I4 => link_data(1),
      O => \rx_data[9]_i_2_n_0\
    );
\rx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[0]_i_1_n_0\,
      Q => \^adc_data\(0),
      R => '0'
    );
\rx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[10]_i_1__0_n_0\,
      Q => \^adc_data\(10),
      R => '0'
    );
\rx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[11]_i_1__0_n_0\,
      Q => \^adc_data\(11),
      R => '0'
    );
\rx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[12]_i_1__0_n_0\,
      Q => \^adc_data\(12),
      R => '0'
    );
\rx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[13]_i_1__0_n_0\,
      Q => \^adc_data\(13),
      R => '0'
    );
\rx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[14]_i_1__0_n_0\,
      Q => \^adc_data\(14),
      R => '0'
    );
\rx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[15]_i_1__0_n_0\,
      Q => \^adc_data\(15),
      R => '0'
    );
\rx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[16]_i_1_n_0\,
      Q => \^adc_data\(16),
      R => '0'
    );
\rx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[17]_i_1_n_0\,
      Q => \^adc_data\(17),
      R => '0'
    );
\rx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[18]_i_1__0_n_0\,
      Q => \^adc_data\(18),
      R => '0'
    );
\rx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[19]_i_1__0_n_0\,
      Q => \^adc_data\(19),
      R => '0'
    );
\rx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[1]_i_1_n_0\,
      Q => \^adc_data\(1),
      R => '0'
    );
\rx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[20]_i_1__0_n_0\,
      Q => \^adc_data\(20),
      R => '0'
    );
\rx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[21]_i_1__0_n_0\,
      Q => \^adc_data\(21),
      R => '0'
    );
\rx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[22]_i_1__0_n_0\,
      Q => \^adc_data\(22),
      R => '0'
    );
\rx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[23]_i_1__0_n_0\,
      Q => \^adc_data\(23),
      R => '0'
    );
\rx_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[24]_i_1_n_0\,
      Q => \^adc_data\(24),
      R => '0'
    );
\rx_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[25]_i_1_n_0\,
      Q => \^adc_data\(25),
      R => '0'
    );
\rx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[26]_i_1__0_n_0\,
      Q => \^adc_data\(26),
      R => '0'
    );
\rx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[27]_i_1__0_n_0\,
      Q => \^adc_data\(27),
      R => '0'
    );
\rx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[28]_i_1__0_n_0\,
      Q => \^adc_data\(28),
      R => '0'
    );
\rx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[29]_i_1__0_n_0\,
      Q => \^adc_data\(29),
      R => '0'
    );
\rx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[2]_i_1__0_n_0\,
      Q => \^adc_data\(2),
      R => '0'
    );
\rx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[30]_i_1__0_n_0\,
      Q => \^adc_data\(30),
      R => '0'
    );
\rx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[31]_i_1__0_n_0\,
      Q => \^adc_data\(31),
      R => '0'
    );
\rx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[3]_i_1__0_n_0\,
      Q => \^adc_data\(3),
      R => '0'
    );
\rx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[4]_i_1__0_n_0\,
      Q => \^adc_data\(4),
      R => '0'
    );
\rx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[5]_i_1__0_n_0\,
      Q => \^adc_data\(5),
      R => '0'
    );
\rx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[6]_i_1__0_n_0\,
      Q => \^adc_data\(6),
      R => '0'
    );
\rx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[7]_i_1__0_n_0\,
      Q => \^adc_data\(7),
      R => '0'
    );
\rx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[8]_i_1_n_0\,
      Q => \^adc_data\(8),
      R => '0'
    );
\rx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => \^e\(0),
      D => \rx_data[9]_i_1_n_0\,
      Q => \^adc_data\(9),
      R => '0'
    );
\rx_ip_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(10),
      Q => rx_ip_data_d(10),
      R => '0'
    );
\rx_ip_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(11),
      Q => rx_ip_data_d(11),
      R => '0'
    );
\rx_ip_data_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(12),
      Q => rx_ip_data_d(12),
      R => '0'
    );
\rx_ip_data_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(13),
      Q => rx_ip_data_d(13),
      R => '0'
    );
\rx_ip_data_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(14),
      Q => rx_ip_data_d(14),
      R => '0'
    );
\rx_ip_data_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(15),
      Q => rx_ip_data_d(15),
      R => '0'
    );
\rx_ip_data_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(16),
      Q => rx_ip_data_d(16),
      R => '0'
    );
\rx_ip_data_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(17),
      Q => rx_ip_data_d(17),
      R => '0'
    );
\rx_ip_data_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(18),
      Q => rx_ip_data_d(18),
      R => '0'
    );
\rx_ip_data_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(19),
      Q => rx_ip_data_d(19),
      R => '0'
    );
\rx_ip_data_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(20),
      Q => rx_ip_data_d(20),
      R => '0'
    );
\rx_ip_data_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(21),
      Q => rx_ip_data_d(21),
      R => '0'
    );
\rx_ip_data_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(22),
      Q => rx_ip_data_d(22),
      R => '0'
    );
\rx_ip_data_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(23),
      Q => rx_ip_data_d(23),
      R => '0'
    );
\rx_ip_data_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(24),
      Q => rx_ip_data_d(24),
      R => '0'
    );
\rx_ip_data_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(25),
      Q => rx_ip_data_d(25),
      R => '0'
    );
\rx_ip_data_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(26),
      Q => rx_ip_data_d(26),
      R => '0'
    );
\rx_ip_data_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(27),
      Q => rx_ip_data_d(27),
      R => '0'
    );
\rx_ip_data_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(28),
      Q => rx_ip_data_d(28),
      R => '0'
    );
\rx_ip_data_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(29),
      Q => rx_ip_data_d(29),
      R => '0'
    );
\rx_ip_data_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(30),
      Q => rx_ip_data_d(30),
      R => '0'
    );
\rx_ip_data_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(31),
      Q => rx_ip_data_d(31),
      R => '0'
    );
\rx_ip_data_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(8),
      Q => rx_ip_data_d(8),
      R => '0'
    );
\rx_ip_data_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(9),
      Q => rx_ip_data_d(9),
      R => '0'
    );
rx_ip_sof_hold0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => link_sof(1),
      I1 => link_sof(0),
      I2 => link_sof(3),
      I3 => link_sof(2),
      O => p_0_in
    );
\rx_ip_sof_hold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => p_0_in,
      D => link_sof(0),
      Q => \rx_ip_sof_hold_reg_n_0_[0]\,
      R => '0'
    );
\rx_ip_sof_hold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => p_0_in,
      D => link_sof(1),
      Q => \^rx_ip_sof_hold_reg[2]_0\(0),
      R => '0'
    );
\rx_ip_sof_hold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => p_0_in,
      D => link_sof(2),
      Q => \^rx_ip_sof_hold_reg[2]_0\(1),
      R => '0'
    );
\rx_ip_sof_hold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => p_0_in,
      D => link_sof(3),
      Q => \rx_ip_sof_hold_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_xcvr_rx_if_1 is
  port (
    \rx_data_reg[2]_0\ : out STD_LOGIC;
    adc_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \rx_data_reg[18]_0\ : out STD_LOGIC;
    \rx_data_reg[30]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[10]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rx_ip_data_d_reg[11]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[12]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[13]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[14]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[15]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[18]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[19]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[20]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[21]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[22]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[23]_0\ : out STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    adc_pn_match_z_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rx_data_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    link_data : in STD_LOGIC_VECTOR ( 23 downto 0 );
    link_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_xcvr_rx_if_1 : entity is "ad_xcvr_rx_if";
end system_adc_tpl_core_0_ad_xcvr_rx_if_1;

architecture STRUCTURE of system_adc_tpl_core_0_ad_xcvr_rx_if_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal adc_pn_match_z_i_11_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_9_n_0 : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[23]\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  adc_data(23 downto 0) <= \^adc_data\(23 downto 0);
adc_pn_match_z_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(4),
      I1 => \^adc_data\(5),
      I2 => \^adc_data\(2),
      I3 => \^adc_data\(3),
      I4 => adc_pn_match_z_reg_1(1),
      I5 => adc_pn_match_z_reg_1(0),
      O => adc_pn_match_z_i_11_n_0
    );
adc_pn_match_z_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^adc_data\(12),
      I1 => \^adc_data\(13),
      I2 => adc_pn_match_z_reg_1(3),
      I3 => adc_pn_match_z_reg_1(2),
      I4 => \^adc_data\(15),
      I5 => \^adc_data\(14),
      O => \rx_data_reg[18]_0\
    );
adc_pn_match_z_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(22),
      I1 => \^adc_data\(23),
      I2 => \^adc_data\(20),
      I3 => \^adc_data\(21),
      I4 => adc_pn_match_z_reg_1(5),
      I5 => adc_pn_match_z_reg_1(4),
      O => \rx_data_reg[30]_0\
    );
adc_pn_match_z_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => adc_pn_match_z_reg,
      I1 => adc_pn_match_z_i_9_n_0,
      I2 => adc_pn_match_z_reg_0,
      I3 => adc_pn_match_z_i_11_n_0,
      I4 => \^adc_data\(0),
      I5 => \^adc_data\(1),
      O => \rx_data_reg[2]_0\
    );
adc_pn_match_z_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(8),
      I1 => \^adc_data\(9),
      I2 => \^adc_data\(6),
      I3 => \^adc_data\(7),
      I4 => \^adc_data\(11),
      I5 => \^adc_data\(10),
      O => adc_pn_match_z_i_9_n_0
    );
\rx_data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[18]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(0),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(0),
      O => \rx_ip_data_d_reg[18]_0\
    );
\rx_data[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[19]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(1),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(1),
      O => \rx_ip_data_d_reg[19]_0\
    );
\rx_data[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[20]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(2),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(2),
      O => \rx_ip_data_d_reg[20]_0\
    );
\rx_data[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[21]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(3),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(3),
      O => \rx_ip_data_d_reg[21]_0\
    );
\rx_data[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[22]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(4),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(4),
      O => \rx_ip_data_d_reg[22]_0\
    );
\rx_data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[23]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(5),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(5),
      O => \rx_ip_data_d_reg[23]_0\
    );
\rx_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[10]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[18]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(0),
      O => \rx_ip_data_d_reg[10]_0\
    );
\rx_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[11]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[19]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(1),
      O => \rx_ip_data_d_reg[11]_0\
    );
\rx_data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[12]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[20]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(2),
      O => \rx_ip_data_d_reg[12]_0\
    );
\rx_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[13]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[21]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(3),
      O => \rx_ip_data_d_reg[13]_0\
    );
\rx_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[14]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[22]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(4),
      O => \rx_ip_data_d_reg[14]_0\
    );
\rx_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[15]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[23]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(5),
      O => \rx_ip_data_d_reg[15]_0\
    );
\rx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(6),
      Q => \^adc_data\(6),
      R => '0'
    );
\rx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(7),
      Q => \^adc_data\(7),
      R => '0'
    );
\rx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(8),
      Q => \^adc_data\(8),
      R => '0'
    );
\rx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(9),
      Q => \^adc_data\(9),
      R => '0'
    );
\rx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(10),
      Q => \^adc_data\(10),
      R => '0'
    );
\rx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(11),
      Q => \^adc_data\(11),
      R => '0'
    );
\rx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(12),
      Q => \^adc_data\(12),
      R => '0'
    );
\rx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(13),
      Q => \^adc_data\(13),
      R => '0'
    );
\rx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(14),
      Q => \^adc_data\(14),
      R => '0'
    );
\rx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(15),
      Q => \^adc_data\(15),
      R => '0'
    );
\rx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(16),
      Q => \^adc_data\(16),
      R => '0'
    );
\rx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(17),
      Q => \^adc_data\(17),
      R => '0'
    );
\rx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(18),
      Q => \^adc_data\(18),
      R => '0'
    );
\rx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(19),
      Q => \^adc_data\(19),
      R => '0'
    );
\rx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(20),
      Q => \^adc_data\(20),
      R => '0'
    );
\rx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(21),
      Q => \^adc_data\(21),
      R => '0'
    );
\rx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(0),
      Q => \^adc_data\(0),
      R => '0'
    );
\rx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(22),
      Q => \^adc_data\(22),
      R => '0'
    );
\rx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(23),
      Q => \^adc_data\(23),
      R => '0'
    );
\rx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(1),
      Q => \^adc_data\(1),
      R => '0'
    );
\rx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(2),
      Q => \^adc_data\(2),
      R => '0'
    );
\rx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(3),
      Q => \^adc_data\(3),
      R => '0'
    );
\rx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(4),
      Q => \^adc_data\(4),
      R => '0'
    );
\rx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(5),
      Q => \^adc_data\(5),
      R => '0'
    );
\rx_ip_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(6),
      Q => \rx_ip_data_d_reg_n_0_[10]\,
      R => '0'
    );
\rx_ip_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(7),
      Q => \rx_ip_data_d_reg_n_0_[11]\,
      R => '0'
    );
\rx_ip_data_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(8),
      Q => \rx_ip_data_d_reg_n_0_[12]\,
      R => '0'
    );
\rx_ip_data_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(9),
      Q => \rx_ip_data_d_reg_n_0_[13]\,
      R => '0'
    );
\rx_ip_data_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(10),
      Q => \rx_ip_data_d_reg_n_0_[14]\,
      R => '0'
    );
\rx_ip_data_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(11),
      Q => \rx_ip_data_d_reg_n_0_[15]\,
      R => '0'
    );
\rx_ip_data_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(12),
      Q => \rx_ip_data_d_reg_n_0_[18]\,
      R => '0'
    );
\rx_ip_data_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(13),
      Q => \rx_ip_data_d_reg_n_0_[19]\,
      R => '0'
    );
\rx_ip_data_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(14),
      Q => \rx_ip_data_d_reg_n_0_[20]\,
      R => '0'
    );
\rx_ip_data_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(15),
      Q => \rx_ip_data_d_reg_n_0_[21]\,
      R => '0'
    );
\rx_ip_data_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(16),
      Q => \rx_ip_data_d_reg_n_0_[22]\,
      R => '0'
    );
\rx_ip_data_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(17),
      Q => \rx_ip_data_d_reg_n_0_[23]\,
      R => '0'
    );
\rx_ip_data_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(18),
      Q => \^q\(0),
      R => '0'
    );
\rx_ip_data_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(19),
      Q => \^q\(1),
      R => '0'
    );
\rx_ip_data_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(20),
      Q => \^q\(2),
      R => '0'
    );
\rx_ip_data_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(21),
      Q => \^q\(3),
      R => '0'
    );
\rx_ip_data_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(22),
      Q => \^q\(4),
      R => '0'
    );
\rx_ip_data_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(23),
      Q => \^q\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_xcvr_rx_if_2 is
  port (
    \rx_data_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rx_data_reg[16]_0\ : out STD_LOGIC;
    \rx_data_reg[10]_0\ : out STD_LOGIC;
    \rx_data_reg[4]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rx_ip_data_d_reg[9]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[10]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[11]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[12]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[13]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[14]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[15]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[16]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[17]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[18]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[19]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[20]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[21]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[22]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[23]_0\ : out STD_LOGIC;
    adc_pn_match_d_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    adc_pn_match_z_reg_1 : in STD_LOGIC;
    adc_pn_match_z_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    link_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    link_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_xcvr_rx_if_2 : entity is "ad_xcvr_rx_if";
end system_adc_tpl_core_0_ad_xcvr_rx_if_2;

architecture STRUCTURE of system_adc_tpl_core_0_ad_xcvr_rx_if_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adc_pn_match_z_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_6__0_n_0\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[9]\ : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  adc_data(31 downto 0) <= \^adc_data\(31 downto 0);
\adc_pn_match_d_s_carry__3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \^adc_data\(6),
      I1 => adc_pn_match_d_reg(0),
      I2 => \^adc_data\(7),
      I3 => adc_pn_match_d_reg(1),
      O => \rx_data_reg[6]_0\(0)
    );
\adc_pn_match_z_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^adc_data\(4),
      I1 => \^adc_data\(5),
      I2 => \^adc_data\(2),
      I3 => \^adc_data\(3),
      I4 => \^adc_data\(6),
      I5 => \^adc_data\(7),
      O => \rx_data_reg[4]_0\
    );
\adc_pn_match_z_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__0_n_0\,
      I1 => adc_pn_match_z_reg,
      I2 => \adc_pn_match_z_i_4__0_n_0\,
      I3 => adc_pn_match_z_reg_0,
      I4 => \adc_pn_match_z_i_6__0_n_0\,
      I5 => adc_pn_match_z_reg_1,
      O => \rx_data_reg[16]_0\
    );
\adc_pn_match_z_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(16),
      I1 => \^adc_data\(17),
      I2 => adc_pn_match_z_reg_2(0),
      I3 => adc_pn_match_z_reg_2(1),
      I4 => \^adc_data\(19),
      I5 => \^adc_data\(18),
      O => \adc_pn_match_z_i_2__0_n_0\
    );
\adc_pn_match_z_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^adc_data\(23),
      I1 => \^adc_data\(22),
      I2 => \^adc_data\(20),
      I3 => \^adc_data\(21),
      I4 => adc_pn_match_z_reg_2(3),
      I5 => adc_pn_match_z_reg_2(2),
      O => \adc_pn_match_z_i_4__0_n_0\
    );
\adc_pn_match_z_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^adc_data\(28),
      I1 => \^adc_data\(29),
      I2 => \^adc_data\(26),
      I3 => \^adc_data\(27),
      I4 => \^adc_data\(30),
      I5 => \^adc_data\(31),
      O => \adc_pn_match_z_i_6__0_n_0\
    );
\adc_pn_match_z_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(10),
      I1 => \^adc_data\(11),
      I2 => \^adc_data\(8),
      I3 => \^adc_data\(9),
      I4 => \^adc_data\(13),
      I5 => \^adc_data\(12),
      O => \rx_data_reg[10]_0\
    );
\rx_data[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[8]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \rx_ip_data_d_reg_n_0_[16]\,
      I3 => \rx_data_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \rx_ip_data_d_reg[8]_0\
    );
\rx_data[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[18]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \^q\(2),
      I3 => \rx_data_reg[0]_0\(1),
      I4 => link_data(2),
      O => \rx_ip_data_d_reg[18]_0\
    );
\rx_data[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[19]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \^q\(3),
      I3 => \rx_data_reg[0]_0\(1),
      I4 => link_data(3),
      O => \rx_ip_data_d_reg[19]_0\
    );
\rx_data[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[20]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \^q\(4),
      I3 => \rx_data_reg[0]_0\(1),
      I4 => link_data(4),
      O => \rx_ip_data_d_reg[20]_0\
    );
\rx_data[13]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[21]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \^q\(5),
      I3 => \rx_data_reg[0]_0\(1),
      I4 => link_data(5),
      O => \rx_ip_data_d_reg[21]_0\
    );
\rx_data[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[22]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \^q\(6),
      I3 => \rx_data_reg[0]_0\(1),
      I4 => link_data(6),
      O => \rx_ip_data_d_reg[22]_0\
    );
\rx_data[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[23]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \^q\(7),
      I3 => \rx_data_reg[0]_0\(1),
      I4 => link_data(7),
      O => \rx_ip_data_d_reg[23]_0\
    );
\rx_data[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[9]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \rx_ip_data_d_reg_n_0_[17]\,
      I3 => \rx_data_reg[0]_0\(1),
      I4 => \^q\(1),
      O => \rx_ip_data_d_reg[9]_0\
    );
\rx_data[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[10]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \rx_ip_data_d_reg_n_0_[18]\,
      I3 => \rx_data_reg[0]_0\(1),
      I4 => \^q\(2),
      O => \rx_ip_data_d_reg[10]_0\
    );
\rx_data[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[11]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \rx_ip_data_d_reg_n_0_[19]\,
      I3 => \rx_data_reg[0]_0\(1),
      I4 => \^q\(3),
      O => \rx_ip_data_d_reg[11]_0\
    );
\rx_data[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[12]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \rx_ip_data_d_reg_n_0_[20]\,
      I3 => \rx_data_reg[0]_0\(1),
      I4 => \^q\(4),
      O => \rx_ip_data_d_reg[12]_0\
    );
\rx_data[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[13]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \rx_ip_data_d_reg_n_0_[21]\,
      I3 => \rx_data_reg[0]_0\(1),
      I4 => \^q\(5),
      O => \rx_ip_data_d_reg[13]_0\
    );
\rx_data[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[14]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \rx_ip_data_d_reg_n_0_[22]\,
      I3 => \rx_data_reg[0]_0\(1),
      I4 => \^q\(6),
      O => \rx_ip_data_d_reg[14]_0\
    );
\rx_data[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[15]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \rx_ip_data_d_reg_n_0_[23]\,
      I3 => \rx_data_reg[0]_0\(1),
      I4 => \^q\(7),
      O => \rx_ip_data_d_reg[15]_0\
    );
\rx_data[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[16]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \^q\(0),
      I3 => \rx_data_reg[0]_0\(1),
      I4 => link_data(0),
      O => \rx_ip_data_d_reg[16]_0\
    );
\rx_data[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[17]\,
      I1 => \rx_data_reg[0]_0\(0),
      I2 => \^q\(1),
      I3 => \rx_data_reg[0]_0\(1),
      I4 => link_data(1),
      O => \rx_ip_data_d_reg[17]_0\
    );
\rx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(0),
      Q => \^adc_data\(0),
      R => '0'
    );
\rx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(10),
      Q => \^adc_data\(10),
      R => '0'
    );
\rx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(11),
      Q => \^adc_data\(11),
      R => '0'
    );
\rx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(12),
      Q => \^adc_data\(12),
      R => '0'
    );
\rx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(13),
      Q => \^adc_data\(13),
      R => '0'
    );
\rx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(14),
      Q => \^adc_data\(14),
      R => '0'
    );
\rx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(15),
      Q => \^adc_data\(15),
      R => '0'
    );
\rx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(16),
      Q => \^adc_data\(16),
      R => '0'
    );
\rx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(17),
      Q => \^adc_data\(17),
      R => '0'
    );
\rx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(18),
      Q => \^adc_data\(18),
      R => '0'
    );
\rx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(19),
      Q => \^adc_data\(19),
      R => '0'
    );
\rx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(1),
      Q => \^adc_data\(1),
      R => '0'
    );
\rx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(20),
      Q => \^adc_data\(20),
      R => '0'
    );
\rx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(21),
      Q => \^adc_data\(21),
      R => '0'
    );
\rx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(22),
      Q => \^adc_data\(22),
      R => '0'
    );
\rx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(23),
      Q => \^adc_data\(23),
      R => '0'
    );
\rx_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(24),
      Q => \^adc_data\(24),
      R => '0'
    );
\rx_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(25),
      Q => \^adc_data\(25),
      R => '0'
    );
\rx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(26),
      Q => \^adc_data\(26),
      R => '0'
    );
\rx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(27),
      Q => \^adc_data\(27),
      R => '0'
    );
\rx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(28),
      Q => \^adc_data\(28),
      R => '0'
    );
\rx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(29),
      Q => \^adc_data\(29),
      R => '0'
    );
\rx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(2),
      Q => \^adc_data\(2),
      R => '0'
    );
\rx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(30),
      Q => \^adc_data\(30),
      R => '0'
    );
\rx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(31),
      Q => \^adc_data\(31),
      R => '0'
    );
\rx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(3),
      Q => \^adc_data\(3),
      R => '0'
    );
\rx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(4),
      Q => \^adc_data\(4),
      R => '0'
    );
\rx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(5),
      Q => \^adc_data\(5),
      R => '0'
    );
\rx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(6),
      Q => \^adc_data\(6),
      R => '0'
    );
\rx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(7),
      Q => \^adc_data\(7),
      R => '0'
    );
\rx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(8),
      Q => \^adc_data\(8),
      R => '0'
    );
\rx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(9),
      Q => \^adc_data\(9),
      R => '0'
    );
\rx_ip_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(10),
      Q => \rx_ip_data_d_reg_n_0_[10]\,
      R => '0'
    );
\rx_ip_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(11),
      Q => \rx_ip_data_d_reg_n_0_[11]\,
      R => '0'
    );
\rx_ip_data_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(12),
      Q => \rx_ip_data_d_reg_n_0_[12]\,
      R => '0'
    );
\rx_ip_data_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(13),
      Q => \rx_ip_data_d_reg_n_0_[13]\,
      R => '0'
    );
\rx_ip_data_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(14),
      Q => \rx_ip_data_d_reg_n_0_[14]\,
      R => '0'
    );
\rx_ip_data_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(15),
      Q => \rx_ip_data_d_reg_n_0_[15]\,
      R => '0'
    );
\rx_ip_data_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(16),
      Q => \rx_ip_data_d_reg_n_0_[16]\,
      R => '0'
    );
\rx_ip_data_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(17),
      Q => \rx_ip_data_d_reg_n_0_[17]\,
      R => '0'
    );
\rx_ip_data_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(18),
      Q => \rx_ip_data_d_reg_n_0_[18]\,
      R => '0'
    );
\rx_ip_data_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(19),
      Q => \rx_ip_data_d_reg_n_0_[19]\,
      R => '0'
    );
\rx_ip_data_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(20),
      Q => \rx_ip_data_d_reg_n_0_[20]\,
      R => '0'
    );
\rx_ip_data_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(21),
      Q => \rx_ip_data_d_reg_n_0_[21]\,
      R => '0'
    );
\rx_ip_data_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(22),
      Q => \rx_ip_data_d_reg_n_0_[22]\,
      R => '0'
    );
\rx_ip_data_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(23),
      Q => \rx_ip_data_d_reg_n_0_[23]\,
      R => '0'
    );
\rx_ip_data_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(24),
      Q => \^q\(0),
      R => '0'
    );
\rx_ip_data_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(25),
      Q => \^q\(1),
      R => '0'
    );
\rx_ip_data_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(26),
      Q => \^q\(2),
      R => '0'
    );
\rx_ip_data_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(27),
      Q => \^q\(3),
      R => '0'
    );
\rx_ip_data_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(28),
      Q => \^q\(4),
      R => '0'
    );
\rx_ip_data_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(29),
      Q => \^q\(5),
      R => '0'
    );
\rx_ip_data_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(30),
      Q => \^q\(6),
      R => '0'
    );
\rx_ip_data_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(31),
      Q => \^q\(7),
      R => '0'
    );
\rx_ip_data_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(8),
      Q => \rx_ip_data_d_reg_n_0_[8]\,
      R => '0'
    );
\rx_ip_data_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(9),
      Q => \rx_ip_data_d_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_xcvr_rx_if_3 is
  port (
    \rx_data_reg[2]_0\ : out STD_LOGIC;
    adc_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \rx_data_reg[18]_0\ : out STD_LOGIC;
    \rx_data_reg[30]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[10]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rx_ip_data_d_reg[11]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[12]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[13]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[14]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[15]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[18]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[19]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[20]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[21]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[22]_0\ : out STD_LOGIC;
    \rx_ip_data_d_reg[23]_0\ : out STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    adc_pn_match_z_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rx_data_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    link_data : in STD_LOGIC_VECTOR ( 23 downto 0 );
    link_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_xcvr_rx_if_3 : entity is "ad_xcvr_rx_if";
end system_adc_tpl_core_0_ad_xcvr_rx_if_3;

architecture STRUCTURE of system_adc_tpl_core_0_ad_xcvr_rx_if_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \adc_pn_match_z_i_11__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_9__0_n_0\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_ip_data_d_reg_n_0_[23]\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  adc_data(23 downto 0) <= \^adc_data\(23 downto 0);
\adc_pn_match_z_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(4),
      I1 => \^adc_data\(5),
      I2 => \^adc_data\(2),
      I3 => \^adc_data\(3),
      I4 => adc_pn_match_z_reg_1(1),
      I5 => adc_pn_match_z_reg_1(0),
      O => \adc_pn_match_z_i_11__0_n_0\
    );
\adc_pn_match_z_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^adc_data\(12),
      I1 => \^adc_data\(13),
      I2 => adc_pn_match_z_reg_1(3),
      I3 => adc_pn_match_z_reg_1(2),
      I4 => \^adc_data\(15),
      I5 => \^adc_data\(14),
      O => \rx_data_reg[18]_0\
    );
\adc_pn_match_z_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(22),
      I1 => \^adc_data\(23),
      I2 => \^adc_data\(20),
      I3 => \^adc_data\(21),
      I4 => adc_pn_match_z_reg_1(5),
      I5 => adc_pn_match_z_reg_1(4),
      O => \rx_data_reg[30]_0\
    );
\adc_pn_match_z_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => adc_pn_match_z_reg,
      I1 => \adc_pn_match_z_i_9__0_n_0\,
      I2 => adc_pn_match_z_reg_0,
      I3 => \adc_pn_match_z_i_11__0_n_0\,
      I4 => \^adc_data\(0),
      I5 => \^adc_data\(1),
      O => \rx_data_reg[2]_0\
    );
\adc_pn_match_z_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^adc_data\(8),
      I1 => \^adc_data\(9),
      I2 => \^adc_data\(6),
      I3 => \^adc_data\(7),
      I4 => \^adc_data\(11),
      I5 => \^adc_data\(10),
      O => \adc_pn_match_z_i_9__0_n_0\
    );
\rx_data[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[18]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(0),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(0),
      O => \rx_ip_data_d_reg[18]_0\
    );
\rx_data[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[19]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(1),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(1),
      O => \rx_ip_data_d_reg[19]_0\
    );
\rx_data[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[20]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(2),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(2),
      O => \rx_ip_data_d_reg[20]_0\
    );
\rx_data[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[21]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(3),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(3),
      O => \rx_ip_data_d_reg[21]_0\
    );
\rx_data[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[22]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(4),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(4),
      O => \rx_ip_data_d_reg[22]_0\
    );
\rx_data[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[23]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \^q\(5),
      I3 => \rx_data_reg[2]_1\(1),
      I4 => link_data(5),
      O => \rx_ip_data_d_reg[23]_0\
    );
\rx_data[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[10]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[18]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(0),
      O => \rx_ip_data_d_reg[10]_0\
    );
\rx_data[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[11]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[19]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(1),
      O => \rx_ip_data_d_reg[11]_0\
    );
\rx_data[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[12]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[20]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(2),
      O => \rx_ip_data_d_reg[12]_0\
    );
\rx_data[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[13]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[21]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(3),
      O => \rx_ip_data_d_reg[13]_0\
    );
\rx_data[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[14]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[22]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(4),
      O => \rx_ip_data_d_reg[14]_0\
    );
\rx_data[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rx_ip_data_d_reg_n_0_[15]\,
      I1 => \rx_data_reg[2]_1\(0),
      I2 => \rx_ip_data_d_reg_n_0_[23]\,
      I3 => \rx_data_reg[2]_1\(1),
      I4 => \^q\(5),
      O => \rx_ip_data_d_reg[15]_0\
    );
\rx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(6),
      Q => \^adc_data\(6),
      R => '0'
    );
\rx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(7),
      Q => \^adc_data\(7),
      R => '0'
    );
\rx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(8),
      Q => \^adc_data\(8),
      R => '0'
    );
\rx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(9),
      Q => \^adc_data\(9),
      R => '0'
    );
\rx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(10),
      Q => \^adc_data\(10),
      R => '0'
    );
\rx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(11),
      Q => \^adc_data\(11),
      R => '0'
    );
\rx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(12),
      Q => \^adc_data\(12),
      R => '0'
    );
\rx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(13),
      Q => \^adc_data\(13),
      R => '0'
    );
\rx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(14),
      Q => \^adc_data\(14),
      R => '0'
    );
\rx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(15),
      Q => \^adc_data\(15),
      R => '0'
    );
\rx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(16),
      Q => \^adc_data\(16),
      R => '0'
    );
\rx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(17),
      Q => \^adc_data\(17),
      R => '0'
    );
\rx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(18),
      Q => \^adc_data\(18),
      R => '0'
    );
\rx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(19),
      Q => \^adc_data\(19),
      R => '0'
    );
\rx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(20),
      Q => \^adc_data\(20),
      R => '0'
    );
\rx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(21),
      Q => \^adc_data\(21),
      R => '0'
    );
\rx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(0),
      Q => \^adc_data\(0),
      R => '0'
    );
\rx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(22),
      Q => \^adc_data\(22),
      R => '0'
    );
\rx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(23),
      Q => \^adc_data\(23),
      R => '0'
    );
\rx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(1),
      Q => \^adc_data\(1),
      R => '0'
    );
\rx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(2),
      Q => \^adc_data\(2),
      R => '0'
    );
\rx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(3),
      Q => \^adc_data\(3),
      R => '0'
    );
\rx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(4),
      Q => \^adc_data\(4),
      R => '0'
    );
\rx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => E(0),
      D => D(5),
      Q => \^adc_data\(5),
      R => '0'
    );
\rx_ip_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(6),
      Q => \rx_ip_data_d_reg_n_0_[10]\,
      R => '0'
    );
\rx_ip_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(7),
      Q => \rx_ip_data_d_reg_n_0_[11]\,
      R => '0'
    );
\rx_ip_data_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(8),
      Q => \rx_ip_data_d_reg_n_0_[12]\,
      R => '0'
    );
\rx_ip_data_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(9),
      Q => \rx_ip_data_d_reg_n_0_[13]\,
      R => '0'
    );
\rx_ip_data_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(10),
      Q => \rx_ip_data_d_reg_n_0_[14]\,
      R => '0'
    );
\rx_ip_data_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(11),
      Q => \rx_ip_data_d_reg_n_0_[15]\,
      R => '0'
    );
\rx_ip_data_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(12),
      Q => \rx_ip_data_d_reg_n_0_[18]\,
      R => '0'
    );
\rx_ip_data_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(13),
      Q => \rx_ip_data_d_reg_n_0_[19]\,
      R => '0'
    );
\rx_ip_data_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(14),
      Q => \rx_ip_data_d_reg_n_0_[20]\,
      R => '0'
    );
\rx_ip_data_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(15),
      Q => \rx_ip_data_d_reg_n_0_[21]\,
      R => '0'
    );
\rx_ip_data_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(16),
      Q => \rx_ip_data_d_reg_n_0_[22]\,
      R => '0'
    );
\rx_ip_data_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(17),
      Q => \rx_ip_data_d_reg_n_0_[23]\,
      R => '0'
    );
\rx_ip_data_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(18),
      Q => \^q\(0),
      R => '0'
    );
\rx_ip_data_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(19),
      Q => \^q\(1),
      R => '0'
    );
\rx_ip_data_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(20),
      Q => \^q\(2),
      R => '0'
    );
\rx_ip_data_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(21),
      Q => \^q\(3),
      R => '0'
    );
\rx_ip_data_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(22),
      Q => \^q\(4),
      R => '0'
    );
\rx_ip_data_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(23),
      Q => \^q\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_up_axi is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_axi_rvalid_int_reg_0 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_wdata_int_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_sync0 : out STD_LOGIC;
    \up_wdata_int_reg[8]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_0\ : out STD_LOGIC;
    up_wreq_s : out STD_LOGIC;
    \up_wdata_int_reg[2]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_1\ : out STD_LOGIC;
    \up_timer1__3\ : out STD_LOGIC;
    \up_raddr_int_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    up_adc_softspan_int0 : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    up_adc_dfmt_se0 : out STD_LOGIC;
    \up_waddr_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int0 : out STD_LOGIC;
    \up_waddr_int_reg[3]_0\ : out STD_LOGIC;
    \up_waddr_int_reg[7]_0\ : out STD_LOGIC;
    \up_waddr_int_reg[3]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[3]_2\ : out STD_LOGIC;
    \up_waddr_int_reg[3]_3\ : out STD_LOGIC;
    \up_waddr_int_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[2]_0\ : out STD_LOGIC;
    up_adc_ext_sync_manual_req_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[4]_1\ : out STD_LOGIC;
    up_wreq_s_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[10]_0\ : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[5]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rreq_s : out STD_LOGIC;
    \up_raddr_int_reg[3]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \up_raddr_int_reg[3]_1\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_raddr_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_raddr_int_reg[2]_0\ : out STD_LOGIC;
    \up_waddr_int_reg[6]_1\ : out STD_LOGIC;
    up_rreq_s_1 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    up_cntrl_xfer_done_s : in STD_LOGIC;
    p_9_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    up_rack : in STD_LOGIC;
    up_pps_irq_mask : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    up_timer_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    up_wack : in STD_LOGIC;
    \up_rdata_int_reg[19]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \up_rdata_int_reg[16]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \up_rdata_int_reg[10]\ : in STD_LOGIC;
    \up_rdata_int_reg[12]\ : in STD_LOGIC;
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_rdata_int_reg[11]\ : in STD_LOGIC;
    \up_rdata_int_reg[14]\ : in STD_LOGIC;
    \up_rdata_int_reg[15]\ : in STD_LOGIC;
    \up_rdata_int_reg[16]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[13]\ : in STD_LOGIC;
    \up_rdata_int_reg[20]\ : in STD_LOGIC;
    \up_rdata_int_reg[21]\ : in STD_LOGIC;
    \up_rdata_int_reg[22]\ : in STD_LOGIC;
    \up_rdata_int_reg[23]\ : in STD_LOGIC;
    \up_rdata_int_reg[25]\ : in STD_LOGIC;
    \up_rdata_int_reg[26]\ : in STD_LOGIC;
    \up_rdata_int_reg[27]\ : in STD_LOGIC;
    \up_rdata_int_reg[28]\ : in STD_LOGIC;
    \up_rdata_int_reg[29]\ : in STD_LOGIC;
    \up_rdata_int_reg[30]\ : in STD_LOGIC;
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_profile_sel : in STD_LOGIC;
    \up_rdata_int_reg[1]\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    up_adc_softspan_int : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC;
    \data1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[10]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[11]_0\ : in STD_LOGIC;
    up_adc_pn_sel : in STD_LOGIC;
    up_adc_lb_enb : in STD_LOGIC;
    \up_rdata_int_reg[0]\ : in STD_LOGIC;
    \up_rdata_int_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[2]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[2]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[2]_2\ : in STD_LOGIC;
    \up_rdata_int_reg[3]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[4]\ : in STD_LOGIC;
    \up_rdata_int_reg[18]\ : in STD_LOGIC;
    \up_rdata_int_reg[24]\ : in STD_LOGIC;
    \up_rdata_int_reg[5]\ : in STD_LOGIC;
    \up_rdata_int_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \up_rdata_int_reg[6]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[7]\ : in STD_LOGIC;
    \up_rdata_d_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[19]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end system_adc_tpl_core_0_up_axi;

architecture STRUCTURE of system_adc_tpl_core_0_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_adc_common/up_adc_clk_enb0\ : STD_LOGIC;
  signal \i_up_adc_common/up_adc_ext_sync_arm0__2\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \^p_7_in\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \up_adc_config_wr[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_adc_custom_control[7]_i_2_n_0\ : STD_LOGIC;
  signal up_adc_pin_mode_i_2_n_0 : STD_LOGIC;
  signal \^up_adc_sync0\ : STD_LOGIC;
  signal up_axi_arready_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_arready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_awready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_bvalid_int_i_1_n_0 : STD_LOGIC;
  signal \up_axi_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal up_axi_rvalid_int_i_1_n_0 : STD_LOGIC;
  signal \^up_axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal up_axi_wready_int_i_1_n_0 : STD_LOGIC;
  signal up_pps_irq_mask_i_2_n_0 : STD_LOGIC;
  signal up_rack_d : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal \up_rack_s__0\ : STD_LOGIC;
  signal up_raddr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^up_raddr_int_reg[6]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_raddr_s : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_rdata_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[9]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_4_n_0\ : STD_LOGIC;
  signal up_rreq_int_i_1_n_0 : STD_LOGIC;
  signal up_rreq_s20_in : STD_LOGIC;
  signal \up_rreq_s__0\ : STD_LOGIC;
  signal up_rsel_inv_i_1_n_0 : STD_LOGIC;
  signal \^up_timer1__3\ : STD_LOGIC;
  signal \up_timer[0]_i_10_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_11_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_12_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_13_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_14_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_15_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal up_wack_d : STD_LOGIC;
  signal up_wack_int_i_2_n_0 : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal \^up_waddr_int_reg[2]_0\ : STD_LOGIC;
  signal \^up_waddr_int_reg[7]_0\ : STD_LOGIC;
  signal up_waddr_s : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \up_wcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_wreq_int_i_1_n_0 : STD_LOGIC;
  signal \^up_wreq_s\ : STD_LOGIC;
  signal \up_wreq_s__0\ : STD_LOGIC;
  signal up_wsel_inv_i_1_n_0 : STD_LOGIC;
  signal \NLW_up_timer_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of up_adc_clk_enb_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \up_adc_config_wr[31]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \up_adc_config_wr[31]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \up_adc_custom_control[7]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \up_adc_data_sel[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \up_adc_data_sel[3]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of up_adc_lb_enb_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \up_adc_lb_enb_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of up_adc_pin_mode_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of up_adc_pn_oos_int_i_2 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \up_adc_pn_oos_int_i_2__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of up_axi_awready_int_i_2 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of up_axi_wready_int_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of up_mmcm_resetn_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of up_pps_irq_mask_i_2 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \up_rcount[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \up_rdata_d[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \up_rdata_d[10]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \up_rdata_d[11]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \up_rdata_d[12]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \up_rdata_d[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \up_rdata_d[15]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \up_rdata_d[16]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \up_rdata_d[18]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \up_rdata_d[19]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \up_rdata_d[21]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \up_rdata_d[23]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \up_rdata_d[25]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \up_rdata_d[26]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \up_rdata_d[27]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \up_rdata_d[28]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \up_rdata_d[2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \up_rdata_d[30]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \up_rdata_d[31]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \up_rdata_d[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \up_rdata_d[5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \up_rdata_d[7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \up_rdata_d[9]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_2__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_6\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \up_rdata_int[13]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_5\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_7\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_8\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \up_rdata_int[20]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \up_rdata_int[21]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \up_rdata_int[22]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \up_rdata_int[23]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_3__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_3__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_6\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \up_rdata_int[25]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \up_rdata_int[26]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \up_rdata_int[27]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \up_rdata_int[28]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \up_rdata_int[29]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_5\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_6\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_8\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \up_rdata_int[30]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_6\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_5\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1\ : label is "soft_lutpair193";
  attribute inverted : string;
  attribute inverted of up_rsel_reg_inv : label is "yes";
  attribute SOFT_HLUTNM of up_status_ovf_i_2 : label is "soft_lutpair181";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \up_timer_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \up_wack_int_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair199";
  attribute inverted of up_wsel_reg_inv : label is "yes";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  p_7_in <= \^p_7_in\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
  up_adc_sync0 <= \^up_adc_sync0\;
  up_axi_rvalid_int_reg_0 <= \^up_axi_rvalid_int_reg_0\;
  \up_raddr_int_reg[6]_0\(5 downto 0) <= \^up_raddr_int_reg[6]_0\(5 downto 0);
  \up_timer1__3\ <= \^up_timer1__3\;
  \up_waddr_int_reg[2]_0\ <= \^up_waddr_int_reg[2]_0\;
  \up_waddr_int_reg[7]_0\ <= \^up_waddr_int_reg[7]_0\;
  up_wreq_s <= \^up_wreq_s\;
up_adc_clk_enb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \i_up_adc_common/up_adc_clk_enb0\,
      I2 => data2(2),
      O => \up_wdata_int_reg[2]_1\
    );
\up_adc_config_ctrl[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(5),
      I4 => up_waddr_s(0),
      I5 => \^up_waddr_int_reg[2]_0\,
      O => \up_waddr_int_reg[4]_0\(0)
    );
\up_adc_config_ctrl[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => \^up_wreq_s\,
      I2 => up_waddr_s(1),
      O => \^up_waddr_int_reg[2]_0\
    );
\up_adc_config_wr[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \up_adc_config_wr[31]_i_2_n_0\,
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(5),
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_s\,
      O => \up_waddr_int_reg[6]_0\(0)
    );
\up_adc_config_wr[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(4),
      O => \up_adc_config_wr[31]_i_2_n_0\
    );
\up_adc_custom_control[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_8_in(2),
      I1 => \^up_waddr_int_reg[2]_0\,
      I2 => \up_adc_custom_control[7]_i_2_n_0\,
      I3 => up_waddr_s(4),
      I4 => up_waddr_s(3),
      I5 => up_waddr_s(0),
      O => up_adc_ext_sync_manual_req_reg(0)
    );
\up_adc_custom_control[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(6),
      O => \up_adc_custom_control[7]_i_2_n_0\
    );
\up_adc_data_sel[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^p_7_in\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(2),
      O => \up_waddr_int_reg[0]_0\(0)
    );
\up_adc_data_sel[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^up_waddr_int_reg[7]_0\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(2),
      O => E(0)
    );
up_adc_ext_sync_arm_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A30"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_cntrl_xfer_done_s,
      I2 => p_8_in(0),
      I3 => \i_up_adc_common/up_adc_ext_sync_arm0__2\,
      O => \up_wdata_int_reg[1]_0\
    );
up_adc_ext_sync_disarm_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A30"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_cntrl_xfer_done_s,
      I2 => p_8_in(1),
      I3 => \i_up_adc_common/up_adc_ext_sync_arm0__2\,
      O => \up_wdata_int_reg[2]_0\
    );
up_adc_ext_sync_manual_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A30"
    )
        port map (
      I0 => \^q\(8),
      I1 => up_cntrl_xfer_done_s,
      I2 => p_8_in(2),
      I3 => \i_up_adc_common/up_adc_ext_sync_arm0__2\,
      O => \up_wdata_int_reg[8]_0\
    );
up_adc_ext_sync_manual_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(4),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(5),
      I5 => \^up_waddr_int_reg[2]_0\,
      O => \i_up_adc_common/up_adc_ext_sync_arm0__2\
    );
up_adc_lb_enb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^p_7_in\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      O => up_adc_dfmt_se0
    );
\up_adc_lb_enb_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^up_waddr_int_reg[7]_0\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      O => \up_waddr_int_reg[3]_1\
    );
up_adc_pin_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^up_wreq_s\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(0),
      I5 => up_adc_pin_mode_i_2_n_0,
      O => \^up_adc_sync0\
    );
up_adc_pin_mode_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(5),
      O => up_adc_pin_mode_i_2_n_0
    );
up_adc_pn_oos_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^p_7_in\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      O => up_adc_crc_err_int0
    );
\up_adc_pn_oos_int_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^up_waddr_int_reg[7]_0\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      O => \up_waddr_int_reg[3]_2\
    );
\up_adc_softspan_int[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^p_7_in\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(0),
      O => up_adc_softspan_int0
    );
\up_adc_softspan_int[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^up_waddr_int_reg[7]_0\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(0),
      O => \up_waddr_int_reg[3]_0\
    );
up_adc_sync_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A30"
    )
        port map (
      I0 => \^q\(3),
      I1 => up_cntrl_xfer_done_s,
      I2 => p_9_in(0),
      I3 => \^up_adc_sync0\,
      O => \up_wdata_int_reg[3]_0\
    );
up_axi_arready_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => p_0_in6_in,
      I2 => up_rack,
      I3 => up_axi_arready_int_i_2_n_0,
      O => up_axi_arready_int_i_1_n_0
    );
up_axi_arready_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[3]\,
      O => up_axi_arready_int_i_2_n_0
    );
up_axi_arready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_arready_int_i_1_n_0,
      Q => \^s_axi_arready\,
      R => p_0_in
    );
up_axi_awready_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => up_wack_s,
      O => up_axi_awready_int_i_2_n_0
    );
up_axi_awready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_awready_int_i_2_n_0,
      Q => \^s_axi_awready\,
      R => p_0_in
    );
up_axi_bvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_wack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => up_axi_bvalid_int_i_1_n_0
    );
up_axi_bvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_bvalid_int_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\up_axi_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^up_axi_rvalid_int_reg_0\,
      I1 => s_axi_rready,
      I2 => s_axi_aresetn,
      O => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(0),
      Q => s_axi_rdata(0),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(10),
      Q => s_axi_rdata(10),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(11),
      Q => s_axi_rdata(11),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(12),
      Q => s_axi_rdata(12),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(13),
      Q => s_axi_rdata(13),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(14),
      Q => s_axi_rdata(14),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(15),
      Q => s_axi_rdata(15),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(16),
      Q => s_axi_rdata(16),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(17),
      Q => s_axi_rdata(17),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(18),
      Q => s_axi_rdata(18),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(19),
      Q => s_axi_rdata(19),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(1),
      Q => s_axi_rdata(1),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(20),
      Q => s_axi_rdata(20),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(21),
      Q => s_axi_rdata(21),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(22),
      Q => s_axi_rdata(22),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(23),
      Q => s_axi_rdata(23),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(24),
      Q => s_axi_rdata(24),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(25),
      Q => s_axi_rdata(25),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(26),
      Q => s_axi_rdata(26),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(27),
      Q => s_axi_rdata(27),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(28),
      Q => s_axi_rdata(28),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(29),
      Q => s_axi_rdata(29),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(2),
      Q => s_axi_rdata(2),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(30),
      Q => s_axi_rdata(30),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(31),
      Q => s_axi_rdata(31),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(3),
      Q => s_axi_rdata(3),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(4),
      Q => s_axi_rdata(4),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(5),
      Q => s_axi_rdata(5),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(6),
      Q => s_axi_rdata(6),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(7),
      Q => s_axi_rdata(7),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(8),
      Q => s_axi_rdata(8),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(9),
      Q => s_axi_rdata(9),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
up_axi_rvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_rack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_rready,
      I3 => \^up_axi_rvalid_int_reg_0\,
      O => up_axi_rvalid_int_i_1_n_0
    );
up_axi_rvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_rvalid_int_i_1_n_0,
      Q => \^up_axi_rvalid_int_reg_0\,
      R => '0'
    );
up_axi_wready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => up_wack_s,
      O => up_axi_wready_int_i_1_n_0
    );
up_axi_wready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_wready_int_i_1_n_0,
      Q => \^s_axi_wready\,
      R => p_0_in
    );
up_mmcm_resetn_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \i_up_adc_common/up_adc_clk_enb0\,
      I2 => data2(1),
      O => \up_wdata_int_reg[1]_1\
    );
up_pps_irq_mask_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(6),
      I3 => up_pps_irq_mask_i_2_n_0,
      I4 => \^up_wreq_s\,
      I5 => up_pps_irq_mask,
      O => \up_wdata_int_reg[0]_0\
    );
up_pps_irq_mask_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(3),
      I4 => up_waddr_s(4),
      O => up_pps_irq_mask_i_2_n_0
    );
\up_profile_sel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \up_adc_custom_control[7]_i_2_n_0\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      I5 => up_waddr_s(4),
      O => \up_waddr_int_reg[3]_3\
    );
up_rack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => up_rack,
      I5 => p_0_in6_in,
      O => up_rack_s
    );
up_rack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_s,
      Q => up_rack_d,
      R => p_0_in
    );
up_rack_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => up_raddr_s(10),
      I1 => up_raddr_s(9),
      I2 => up_raddr_s(8),
      I3 => \up_rreq_s__0\,
      I4 => up_raddr_s(7),
      I5 => \up_rdata_int[24]_i_2_n_0\,
      O => \up_raddr_int_reg[10]_0\
    );
\up_rack_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(7),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rreq_s__0\,
      I5 => up_rreq_s20_in,
      O => \up_raddr_int_reg[5]_0\
    );
\up_rack_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(10),
      I4 => up_raddr_s(9),
      O => up_rreq_s
    );
\up_rack_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(10),
      I4 => up_raddr_s(9),
      O => up_rreq_s_1
    );
\up_raddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(0),
      Q => \^up_raddr_int_reg[6]_0\(0),
      R => p_0_in
    );
\up_raddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(10),
      Q => up_raddr_s(10),
      R => p_0_in
    );
\up_raddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(1),
      Q => \^up_raddr_int_reg[6]_0\(1),
      R => p_0_in
    );
\up_raddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(2),
      Q => \^up_raddr_int_reg[6]_0\(2),
      R => p_0_in
    );
\up_raddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(3),
      Q => up_raddr(3),
      R => p_0_in
    );
\up_raddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(4),
      Q => \^up_raddr_int_reg[6]_0\(3),
      R => p_0_in
    );
\up_raddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(5),
      Q => \^up_raddr_int_reg[6]_0\(4),
      R => p_0_in
    );
\up_raddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(6),
      Q => \^up_raddr_int_reg[6]_0\(5),
      R => p_0_in
    );
\up_raddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(7),
      Q => up_raddr_s(7),
      R => p_0_in
    );
\up_raddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(8),
      Q => up_raddr_s(8),
      R => p_0_in
    );
\up_raddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(9),
      Q => up_raddr_s(9),
      R => p_0_in
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_rack,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => p_0_in6_in,
      I3 => up_rack,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => up_rack,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F008000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => up_rack,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => p_0_in6_in,
      I2 => \up_rack_s__0\,
      O => \up_rcount[4]_i_1_n_0\
    );
\up_rcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F5F5F5F5F5F5F5F"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[4]_i_2_n_0\
    );
\up_rcount[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0A0A0A0A0A0A0"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rack_s__0\
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\,
      R => p_0_in
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\,
      R => p_0_in
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\,
      R => p_0_in
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[3]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[3]\,
      R => p_0_in
    );
\up_rcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[4]_i_2_n_0\,
      Q => p_0_in6_in,
      R => p_0_in
    );
\up_rdata_d[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(0),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[0]_i_1_n_0\
    );
\up_rdata_d[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(10),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[10]_i_1_n_0\
    );
\up_rdata_d[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(11),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[11]_i_1_n_0\
    );
\up_rdata_d[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(12),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[12]_i_1_n_0\
    );
\up_rdata_d[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(14),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[14]_i_1_n_0\
    );
\up_rdata_d[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(15),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[15]_i_1_n_0\
    );
\up_rdata_d[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(16),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[16]_i_1_n_0\
    );
\up_rdata_d[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(18),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[18]_i_1_n_0\
    );
\up_rdata_d[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(19),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[19]_i_1_n_0\
    );
\up_rdata_d[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(21),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[21]_i_1_n_0\
    );
\up_rdata_d[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(23),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[23]_i_1_n_0\
    );
\up_rdata_d[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(25),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[25]_i_1_n_0\
    );
\up_rdata_d[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(26),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[26]_i_1_n_0\
    );
\up_rdata_d[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(27),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[27]_i_1_n_0\
    );
\up_rdata_d[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(28),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[28]_i_1_n_0\
    );
\up_rdata_d[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => s_axi_aresetn,
      O => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(2),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[2]_i_1_n_0\
    );
\up_rdata_d[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(30),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[30]_i_1_n_0\
    );
\up_rdata_d[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => s_axi_aresetn,
      O => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(31),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[31]_i_2_n_0\
    );
\up_rdata_d[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(3),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[3]_i_1_n_0\
    );
\up_rdata_d[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(5),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[5]_i_1_n_0\
    );
\up_rdata_d[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(7),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[7]_i_1_n_0\
    );
\up_rdata_d[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(9),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[9]_i_1_n_0\
    );
\up_rdata_d_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[0]_i_1_n_0\,
      Q => up_rdata_d(0),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[10]_i_1_n_0\,
      Q => up_rdata_d(10),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[11]_i_1_n_0\,
      Q => up_rdata_d(11),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[12]_i_1_n_0\,
      Q => up_rdata_d(12),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(13),
      Q => up_rdata_d(13),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[14]_i_1_n_0\,
      Q => up_rdata_d(14),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[15]_i_1_n_0\,
      Q => up_rdata_d(15),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[16]_i_1_n_0\,
      Q => up_rdata_d(16),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(17),
      Q => up_rdata_d(17),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[18]_i_1_n_0\,
      Q => up_rdata_d(18),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[19]_i_1_n_0\,
      Q => up_rdata_d(19),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(1),
      Q => up_rdata_d(1),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(20),
      Q => up_rdata_d(20),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[21]_i_1_n_0\,
      Q => up_rdata_d(21),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(22),
      Q => up_rdata_d(22),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[23]_i_1_n_0\,
      Q => up_rdata_d(23),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(24),
      Q => up_rdata_d(24),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[25]_i_1_n_0\,
      Q => up_rdata_d(25),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[26]_i_1_n_0\,
      Q => up_rdata_d(26),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[27]_i_1_n_0\,
      Q => up_rdata_d(27),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[28]_i_1_n_0\,
      Q => up_rdata_d(28),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(29),
      Q => up_rdata_d(29),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[2]_i_1_n_0\,
      Q => up_rdata_d(2),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[30]_i_1_n_0\,
      Q => up_rdata_d(30),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[31]_i_2_n_0\,
      Q => up_rdata_d(31),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[3]_i_1_n_0\,
      Q => up_rdata_d(3),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(4),
      Q => up_rdata_d(4),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[5]_i_1_n_0\,
      Q => up_rdata_d(5),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(6),
      Q => up_rdata_d(6),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[7]_i_1_n_0\,
      Q => up_rdata_d(7),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(8),
      Q => up_rdata_d(8),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[9]_i_1_n_0\,
      Q => up_rdata_d(9),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFAAFFAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2_n_0\,
      I1 => \up_rdata_int[24]_i_5_n_0\,
      I2 => \up_rdata_int[0]_i_3_n_0\,
      I3 => \up_rdata_int[0]_i_4_n_0\,
      I4 => \up_rdata_int[0]_i_5_n_0\,
      I5 => \up_rdata_int[0]_i_6_n_0\,
      O => D(0)
    );
\up_rdata_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04010400"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => \up_rdata_int_reg[6]\(0),
      I5 => \up_rdata_int[0]_i_2__1_n_0\,
      O => \up_raddr_int_reg[3]_0\(0)
    );
\up_rdata_int[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04010400"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => \up_rdata_int_reg[6]_0\(0),
      I5 => \up_rdata_int[0]_i_2__2_n_0\,
      O => \up_raddr_int_reg[3]_1\(0)
    );
\up_rdata_int[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000000"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr(3),
      I3 => up_profile_sel,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[24]_i_2__1_n_0\,
      O => \up_raddr_int_reg[1]_0\(0)
    );
\up_rdata_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \up_rdata_int_reg[19]\(0),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[19]_i_4_n_0\,
      O => \up_rdata_int[0]_i_2_n_0\
    );
\up_rdata_int[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[0]_i_2__0_n_0\
    );
\up_rdata_int[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000C000"
    )
        port map (
      I0 => \up_rdata_int_reg[0]\,
      I1 => \up_rdata_int_reg[3]\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => up_raddr(3),
      O => \up_rdata_int[0]_i_2__1_n_0\
    );
\up_rdata_int[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000C000"
    )
        port map (
      I0 => up_adc_softspan_int(0),
      I1 => \up_rdata_int_reg[3]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => up_raddr(3),
      O => \up_rdata_int[0]_i_2__2_n_0\
    );
\up_rdata_int[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF550000E4E4"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int_reg[31]_0\(0),
      I2 => \up_rdata_int_reg[8]\(0),
      I3 => data8(0),
      I4 => up_raddr(3),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[0]_i_3_n_0\
    );
\up_rdata_int[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[0]_i_7_n_0\,
      I3 => \up_rdata_int[0]_i_8_n_0\,
      I4 => \up_rdata_int[0]_i_9_n_0\,
      O => \up_rdata_int[0]_i_4_n_0\
    );
\up_rdata_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3A28000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \up_rdata_int_reg[31]\(0),
      I3 => \up_rdata_int_reg[16]\(0),
      I4 => up_raddr(3),
      I5 => \up_rdata_int[24]_i_6_n_0\,
      O => \up_rdata_int[0]_i_5_n_0\
    );
\up_rdata_int[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000506"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => up_raddr(3),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[0]_i_6_n_0\
    );
\up_rdata_int[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300202000000000"
    )
        port map (
      I0 => up_pps_irq_mask,
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => up_timer_reg(0),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \up_rdata_int[24]_i_4_n_0\,
      O => \up_rdata_int[0]_i_7_n_0\
    );
\up_rdata_int[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => data2(0),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[0]_i_8_n_0\
    );
\up_rdata_int[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_2\(0),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[0]_i_9_n_0\
    );
\up_rdata_int[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
        port map (
      I0 => \up_rdata_int[10]_i_2_n_0\,
      I1 => \up_rdata_int[10]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rdata_int_reg[10]\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(10)
    );
\up_rdata_int[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => \up_rdata_int_reg[10]_0\,
      O => \up_raddr_int_reg[3]_0\(7)
    );
\up_rdata_int[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => up_adc_pn_sel,
      O => \up_raddr_int_reg[3]_1\(7)
    );
\up_rdata_int[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABBBBB"
    )
        port map (
      I0 => \up_rdata_int[10]_i_5_n_0\,
      I1 => \up_rdata_int[0]_i_2__0_n_0\,
      I2 => \up_rdata_int_reg[16]\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => up_raddr(3),
      O => \up_rdata_int[10]_i_2_n_0\
    );
\up_rdata_int[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEDFFFD00000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_0\(9),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[10]_i_3_n_0\
    );
\up_rdata_int[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444444444"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => up_raddr(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int_reg[31]\(9),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[10]_i_5_n_0\
    );
\up_rdata_int[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888A888A888"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[11]_i_2_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(10),
      I3 => \up_rdata_int[16]_i_3_n_0\,
      I4 => \up_rdata_int_reg[11]\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(11)
    );
\up_rdata_int[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => \up_rdata_int_reg[11]_0\,
      O => \up_raddr_int_reg[3]_0\(8)
    );
\up_rdata_int[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => up_adc_lb_enb,
      O => \up_raddr_int_reg[3]_1\(8)
    );
\up_rdata_int[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FF8888888888"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(10),
      I1 => \up_rdata_int[7]_i_3_n_0\,
      I2 => \up_rdata_int_reg[16]\(6),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[16]_i_5_n_0\,
      O => \up_rdata_int[11]_i_2_n_0\
    );
\up_rdata_int[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
        port map (
      I0 => \up_rdata_int[12]_i_2_n_0\,
      I1 => \up_rdata_int[12]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rdata_int_reg[12]\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(12)
    );
\up_rdata_int[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[24]_i_2__1_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => up_raddr(3),
      O => \up_raddr_int_reg[1]_0\(2)
    );
\up_rdata_int[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABBBBB"
    )
        port map (
      I0 => \up_rdata_int[12]_i_5_n_0\,
      I1 => \up_rdata_int[0]_i_2__0_n_0\,
      I2 => \up_rdata_int_reg[16]\(7),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => up_raddr(3),
      O => \up_rdata_int[12]_i_2_n_0\
    );
\up_rdata_int[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEDFFFD00000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_0\(11),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[12]_i_3_n_0\
    );
\up_rdata_int[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444444444"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => up_raddr(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int_reg[31]\(11),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[12]_i_5_n_0\
    );
\up_rdata_int[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[13]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[13]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(12),
      O => D(13)
    );
\up_rdata_int[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(12),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[13]_i_3_n_0\
    );
\up_rdata_int[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888A888A888"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[14]_i_2_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(13),
      I3 => \up_rdata_int[16]_i_3_n_0\,
      I4 => \up_rdata_int_reg[14]\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(14)
    );
\up_rdata_int[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FF8888888888"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(13),
      I1 => \up_rdata_int[7]_i_3_n_0\,
      I2 => \up_rdata_int_reg[16]\(8),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[16]_i_5_n_0\,
      O => \up_rdata_int[14]_i_2_n_0\
    );
\up_rdata_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888A888A888"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[15]_i_2_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(14),
      I3 => \up_rdata_int[16]_i_3_n_0\,
      I4 => \up_rdata_int_reg[15]\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(15)
    );
\up_rdata_int[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FF8888888888"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(14),
      I1 => \up_rdata_int[7]_i_3_n_0\,
      I2 => \up_rdata_int_reg[16]\(9),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[16]_i_5_n_0\,
      O => \up_rdata_int[15]_i_2_n_0\
    );
\up_rdata_int[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888A888A888"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[16]_i_2_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(15),
      I3 => \up_rdata_int[16]_i_3_n_0\,
      I4 => \up_rdata_int_reg[16]_0\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(16)
    );
\up_rdata_int[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000080"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => up_raddr(3),
      O => \up_raddr_int_reg[3]_0\(9)
    );
\up_rdata_int[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000080"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_1\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => up_raddr(3),
      O => \up_raddr_int_reg[3]_1\(9)
    );
\up_rdata_int[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FF8888888888"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(15),
      I1 => \up_rdata_int[7]_i_3_n_0\,
      I2 => \up_rdata_int_reg[16]\(10),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[16]_i_5_n_0\,
      O => \up_rdata_int[16]_i_2_n_0\
    );
\up_rdata_int[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[16]_i_3_n_0\
    );
\up_rdata_int[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[16]_i_5_n_0\
    );
\up_rdata_int[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAAAEAAAA"
    )
        port map (
      I0 => \up_rdata_int[17]_i_2_n_0\,
      I1 => \up_rdata_int_reg[19]\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int[31]_i_3_n_0\,
      I5 => \up_rdata_int[17]_i_3_n_0\,
      O => D(17)
    );
\up_rdata_int[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[19]_0\(1),
      O => \up_raddr_int_reg[3]_0\(10)
    );
\up_rdata_int[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[19]_1\(1),
      O => \up_raddr_int_reg[3]_1\(10)
    );
\up_rdata_int[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000888F0000"
    )
        port map (
      I0 => \up_rdata_int[17]_i_4_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(16),
      I2 => \up_rdata_int[17]_i_5_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[17]_i_2_n_0\
    );
\up_rdata_int[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007531"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \up_rdata_int_reg[19]_2\(4),
      I3 => up_timer_reg(17),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[17]_i_3_n_0\
    );
\up_rdata_int[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[17]_i_4_n_0\
    );
\up_rdata_int[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FFF"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \up_rdata_int_reg[31]\(16),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[17]_i_5_n_0\
    );
\up_rdata_int[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[19]_0\(2),
      O => \up_raddr_int_reg[3]_0\(11)
    );
\up_rdata_int[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[19]_1\(2),
      O => \up_raddr_int_reg[3]_1\(11)
    );
\up_rdata_int[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8FFF8F8"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[18]\,
      I2 => \up_rdata_int[18]_i_3_n_0\,
      I3 => \up_rdata_int[18]_i_4_n_0\,
      I4 => \up_rdata_int[24]_i_5_n_0\,
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => D(18)
    );
\up_rdata_int[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \up_rdata_int[24]_i_6_n_0\,
      I3 => \up_rdata_int[24]_i_7_n_0\,
      I4 => \up_rdata_int_reg[31]\(17),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[18]_i_3_n_0\
    );
\up_rdata_int[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFDF"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(17),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[18]_i_4_n_0\
    );
\up_rdata_int[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAAAEAAAA"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2_n_0\,
      I1 => \up_rdata_int_reg[19]\(5),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int[31]_i_3_n_0\,
      I5 => \up_rdata_int[19]_i_3_n_0\,
      O => D(19)
    );
\up_rdata_int[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[19]_0\(3),
      O => \up_raddr_int_reg[3]_0\(12)
    );
\up_rdata_int[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[19]_1\(3),
      O => \up_raddr_int_reg[3]_1\(12)
    );
\up_rdata_int[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0AA80AA80AA80"
    )
        port map (
      I0 => \up_rdata_int[31]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(18),
      I2 => \up_rdata_int[19]_i_4_n_0\,
      I3 => \up_rdata_int[19]_i_5_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(18),
      O => \up_rdata_int[19]_i_2_n_0\
    );
\up_rdata_int[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007531"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \up_rdata_int_reg[19]_2\(5),
      I3 => up_timer_reg(19),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[19]_i_3_n_0\
    );
\up_rdata_int[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => up_raddr(3),
      O => \up_rdata_int[19]_i_4_n_0\
    );
\up_rdata_int[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"94"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => up_raddr(3),
      O => \up_rdata_int[19]_i_5_n_0\
    );
\up_rdata_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100110F"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \up_rdata_int[1]_i_3_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => D(1)
    );
\up_rdata_int[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \up_rdata_int[24]_i_2__1_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_raddr(3),
      O => \up_raddr_int_reg[1]_0\(1)
    );
\up_rdata_int[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => \up_rdata_int_reg[1]\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => up_raddr(3),
      I5 => \up_rdata_int_reg[1]_0\,
      O => \up_raddr_int_reg[3]_0\(1)
    );
\up_rdata_int[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => up_adc_softspan_int(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => up_raddr(3),
      I5 => \up_rdata_int_reg[1]_1\,
      O => \up_raddr_int_reg[3]_1\(1)
    );
\up_rdata_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \up_rdata_int[1]_i_4_n_0\,
      I1 => \up_rdata_int[1]_i_5_n_0\,
      I2 => \up_rdata_int[1]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[1]_i_2_n_0\
    );
\up_rdata_int[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEE4E0000EE4E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int[1]_i_7_n_0\,
      I2 => data2(1),
      I3 => \up_rdata_int[1]_i_8_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \up_rdata_int[1]_i_9_n_0\,
      O => \up_rdata_int[1]_i_3_n_0\
    );
\up_rdata_int[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0009"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int_reg[31]\(1),
      I4 => up_raddr(3),
      O => \up_rdata_int[1]_i_4_n_0\
    );
\up_rdata_int[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000335700033357"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => up_raddr(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[16]\(1),
      O => \up_rdata_int[1]_i_5_n_0\
    );
\up_rdata_int[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82A282A280A082A2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int_reg[8]\(1),
      I4 => \up_rdata_int_reg[31]_0\(1),
      I5 => up_raddr(3),
      O => \up_rdata_int[1]_i_6_n_0\
    );
\up_rdata_int[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFFF77"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => up_timer_reg(1),
      I2 => \up_rdata_int_reg[19]_2\(1),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[1]_i_7_n_0\
    );
\up_rdata_int[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[1]_i_8_n_0\
    );
\up_rdata_int[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFFFEFFFEFF"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int_reg[19]\(1),
      I4 => p_8_in(0),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[1]_i_9_n_0\
    );
\up_rdata_int[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[20]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[20]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(19),
      O => D(20)
    );
\up_rdata_int[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(19),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[20]_i_3_n_0\
    );
\up_rdata_int[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[21]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[21]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(20),
      O => D(21)
    );
\up_rdata_int[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(20),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[21]_i_3_n_0\
    );
\up_rdata_int[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[22]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[22]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(21),
      O => D(22)
    );
\up_rdata_int[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(21),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[22]_i_3_n_0\
    );
\up_rdata_int[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[23]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[23]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(22),
      O => D(23)
    );
\up_rdata_int[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(22),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[23]_i_3_n_0\
    );
\up_rdata_int[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_2_n_0\,
      I2 => up_raddr_s(7),
      I3 => \up_rreq_s__0\,
      I4 => up_raddr_s(8),
      I5 => \up_rdata_int[24]_i_3__0_n_0\,
      O => SR(0)
    );
\up_rdata_int[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => up_rreq_s20_in,
      I2 => \up_rreq_s__0\,
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => up_raddr_s(7),
      I5 => \up_rdata_int[24]_i_4_n_0\,
      O => s_axi_aresetn_0(0)
    );
\up_rdata_int[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[24]_i_2__1_n_0\,
      O => \up_raddr_int_reg[1]_0\(3)
    );
\up_rdata_int[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8FFF8F8"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[24]\,
      I2 => \up_rdata_int[24]_i_3__2_n_0\,
      I3 => \up_rdata_int[24]_i_4__0_n_0\,
      I4 => \up_rdata_int[24]_i_5_n_0\,
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => D(24)
    );
\up_rdata_int[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[24]_i_2_n_0\
    );
\up_rdata_int[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_raddr_int_reg[3]_0\(13)
    );
\up_rdata_int[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__1_n_0\,
      I1 => up_raddr_s(9),
      I2 => up_raddr_s(10),
      I3 => up_raddr_s(8),
      I4 => up_raddr_s(7),
      I5 => \up_rreq_s__0\,
      O => \up_rdata_int[24]_i_2__1_n_0\
    );
\up_rdata_int[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => up_raddr_s(10),
      I1 => up_raddr_s(9),
      I2 => up_raddr_s(8),
      O => up_rreq_s20_in
    );
\up_rdata_int[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_raddr_s(9),
      I1 => up_raddr_s(10),
      O => \up_rdata_int[24]_i_3__0_n_0\
    );
\up_rdata_int[24]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[24]_i_3__1_n_0\
    );
\up_rdata_int[24]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \up_rdata_int[24]_i_6_n_0\,
      I3 => \up_rdata_int[24]_i_7_n_0\,
      I4 => \up_rdata_int_reg[31]\(23),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[24]_i_3__2_n_0\
    );
\up_rdata_int[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[24]_i_4_n_0\
    );
\up_rdata_int[24]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFDF"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(23),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[24]_i_4__0_n_0\
    );
\up_rdata_int[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[24]_i_5_n_0\
    );
\up_rdata_int[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[24]_i_6_n_0\
    );
\up_rdata_int[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[24]_i_7_n_0\
    );
\up_rdata_int[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[25]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[25]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(24),
      O => D(25)
    );
\up_rdata_int[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(24),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[25]_i_3_n_0\
    );
\up_rdata_int[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[26]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[26]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(25),
      O => D(26)
    );
\up_rdata_int[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(25),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[26]_i_3_n_0\
    );
\up_rdata_int[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[27]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[27]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(26),
      O => D(27)
    );
\up_rdata_int[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(26),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[27]_i_3_n_0\
    );
\up_rdata_int[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[28]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[28]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(27),
      O => D(28)
    );
\up_rdata_int[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(27),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[28]_i_3_n_0\
    );
\up_rdata_int[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[29]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[29]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(28),
      O => D(29)
    );
\up_rdata_int[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(28),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[29]_i_3_n_0\
    );
\up_rdata_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \up_rdata_int[2]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \data1__0\(0),
      I5 => up_raddr(3),
      O => \up_raddr_int_reg[3]_0\(2)
    );
\up_rdata_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \up_rdata_int[2]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[2]\(0),
      I5 => up_raddr(3),
      O => \up_raddr_int_reg[3]_1\(2)
    );
\up_rdata_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AACCFCCCEE"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_1\,
      I1 => \up_rdata_int[2]_i_3_n_0\,
      I2 => \up_rdata_int_reg[2]_2\,
      I3 => \up_rdata_int[2]_i_5_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int[2]_i_6_n_0\,
      O => D(2)
    );
\up_rdata_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000C000"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_0\,
      I1 => \up_rdata_int_reg[3]\(1),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => up_raddr(3),
      O => \up_rdata_int[2]_i_2_n_0\
    );
\up_rdata_int[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000C000"
    )
        port map (
      I0 => up_adc_softspan_int(2),
      I1 => \up_rdata_int_reg[3]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => up_raddr(3),
      O => \up_rdata_int[2]_i_2__0_n_0\
    );
\up_rdata_int[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => up_timer_reg(2),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[2]_i_3_n_0\
    );
\up_rdata_int[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => up_raddr(3),
      O => \up_rdata_int[2]_i_5_n_0\
    );
\up_rdata_int[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[2]_i_6_n_0\
    );
\up_rdata_int[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[2]_0\
    );
\up_rdata_int[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[30]\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[30]_i_3_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(29),
      O => D(30)
    );
\up_rdata_int[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(29),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[30]_i_3_n_0\
    );
\up_rdata_int[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => up_raddr_s(9),
      I2 => up_raddr_s(10),
      I3 => up_raddr_s(8),
      I4 => up_raddr_s(7),
      I5 => \up_rreq_s__0\,
      O => s_axi_aresetn_1(0)
    );
\up_rdata_int[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_1\,
      I2 => \up_rdata_int[31]_i_5_n_0\,
      I3 => \up_rdata_int[31]_i_6_n_0\,
      I4 => \up_rdata_int[31]_i_7_n_0\,
      I5 => \up_rdata_int_reg[31]\(30),
      O => D(31)
    );
\up_rdata_int[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[31]_i_3_n_0\
    );
\up_rdata_int[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[31]_i_5_n_0\
    );
\up_rdata_int[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(30),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[31]_i_6_n_0\
    );
\up_rdata_int[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[31]_i_7_n_0\
    );
\up_rdata_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[3]\(2),
      O => \up_raddr_int_reg[3]_0\(3)
    );
\up_rdata_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[3]_0\(2),
      O => \up_raddr_int_reg[3]_1\(3)
    );
\up_rdata_int[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF88888F8F88888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[3]_1\,
      I2 => \up_rdata_int[3]_i_3_n_0\,
      I3 => \up_rdata_int[3]_i_4_n_0\,
      I4 => \up_rdata_int[4]_i_5_n_0\,
      I5 => \up_rdata_int[24]_i_5_n_0\,
      O => D(3)
    );
\up_rdata_int[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7362626200000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \up_rdata_int_reg[31]\(2),
      I3 => p_9_in(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[24]_i_6_n_0\,
      O => \up_rdata_int[3]_i_3_n_0\
    );
\up_rdata_int[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E4FF0000E4"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int_reg[31]_0\(2),
      I2 => \up_rdata_int_reg[8]\(2),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => data8(1),
      O => \up_rdata_int[3]_i_4_n_0\
    );
\up_rdata_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \up_rdata_int_reg[6]\(1),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_raddr_int_reg[3]_0\(4)
    );
\up_rdata_int[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \up_rdata_int_reg[6]_0\(1),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_raddr_int_reg[3]_1\(4)
    );
\up_rdata_int[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF88888F8F88888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[4]\,
      I2 => \up_rdata_int[4]_i_3_n_0\,
      I3 => \up_rdata_int[4]_i_4_n_0\,
      I4 => \up_rdata_int[4]_i_5_n_0\,
      I5 => \up_rdata_int[24]_i_5_n_0\,
      O => D(4)
    );
\up_rdata_int[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7362626200000000"
    )
        port map (
      I0 => up_raddr(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \up_rdata_int_reg[31]\(3),
      I3 => \up_rdata_int_reg[16]\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[24]_i_6_n_0\,
      O => \up_rdata_int[4]_i_3_n_0\
    );
\up_rdata_int[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C2C0C2"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(3),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[8]\(3),
      O => \up_rdata_int[4]_i_4_n_0\
    );
\up_rdata_int[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100014"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[4]_i_5_n_0\
    );
\up_rdata_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => \up_rdata_int_reg[6]\(2),
      O => \up_raddr_int_reg[3]_0\(5)
    );
\up_rdata_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => \up_rdata_int_reg[6]_0\(2),
      O => \up_raddr_int_reg[3]_1\(5)
    );
\up_rdata_int[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888A888A888"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[5]_i_2_n_0\,
      I2 => \up_rdata_int_reg[31]\(4),
      I3 => \up_rdata_int[7]_i_3_n_0\,
      I4 => \up_rdata_int_reg[5]\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(5)
    );
\up_rdata_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CA000000000"
    )
        port map (
      I0 => \up_rdata_int_reg[8]\(4),
      I1 => \up_rdata_int_reg[31]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \up_rdata_int[19]_i_4_n_0\,
      O => \up_rdata_int[5]_i_2_n_0\
    );
\up_rdata_int[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => \up_rdata_int_reg[6]\(3),
      O => \up_raddr_int_reg[3]_0\(6)
    );
\up_rdata_int[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_raddr(3),
      I4 => \up_rdata_int_reg[6]_0\(3),
      O => \up_raddr_int_reg[3]_1\(6)
    );
\up_rdata_int[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888A888A888"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[6]_i_2_n_0\,
      I2 => \up_rdata_int_reg[31]\(5),
      I3 => \up_rdata_int[7]_i_3_n_0\,
      I4 => \up_rdata_int_reg[6]_1\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(6)
    );
\up_rdata_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CA000000000"
    )
        port map (
      I0 => \up_rdata_int_reg[8]\(5),
      I1 => \up_rdata_int_reg[31]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \up_rdata_int[19]_i_4_n_0\,
      O => \up_rdata_int[6]_i_2_n_0\
    );
\up_rdata_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888A888A888"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int[7]_i_2_n_0\,
      I2 => \up_rdata_int_reg[31]\(6),
      I3 => \up_rdata_int[7]_i_3_n_0\,
      I4 => \up_rdata_int_reg[7]\,
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => D(7)
    );
\up_rdata_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CA000000000"
    )
        port map (
      I0 => \up_rdata_int_reg[8]\(6),
      I1 => \up_rdata_int_reg[31]_0\(6),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \up_rdata_int[19]_i_4_n_0\,
      O => \up_rdata_int[7]_i_2_n_0\
    );
\up_rdata_int[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_raddr(3),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[7]_i_3_n_0\
    );
\up_rdata_int[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAEEAAEEAAEEAA"
    )
        port map (
      I0 => \up_rdata_int[8]_i_2_n_0\,
      I1 => \up_rdata_int[8]_i_3_n_0\,
      I2 => \up_rdata_int[8]_i_4_n_0\,
      I3 => \up_rdata_int[8]_i_5_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => D(8)
    );
\up_rdata_int[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \up_rdata_int[8]_i_6_n_0\,
      I4 => \up_rdata_int[8]_i_7_n_0\,
      O => \up_rdata_int[8]_i_2_n_0\
    );
\up_rdata_int[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFC800000000"
    )
        port map (
      I0 => \up_rdata_int_reg[16]\(3),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[8]_i_3_n_0\
    );
\up_rdata_int[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C2C0C2"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(7),
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[8]\(7),
      O => \up_rdata_int[8]_i_4_n_0\
    );
\up_rdata_int[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014001400000014"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => up_raddr(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]\(7),
      O => \up_rdata_int[8]_i_5_n_0\
    );
\up_rdata_int[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111010100110001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rdata_int_reg[19]_2\(2),
      I5 => up_timer_reg(8),
      O => \up_rdata_int[8]_i_6_n_0\
    );
\up_rdata_int[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008000F0000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => p_8_in(2),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int_reg[19]\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[8]_i_7_n_0\
    );
\up_rdata_int[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF000200"
    )
        port map (
      I0 => \up_rdata_int_reg[19]\(3),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int[31]_i_3_n_0\,
      I4 => \up_rdata_int[9]_i_2_n_0\,
      I5 => \up_rdata_int[9]_i_3_n_0\,
      O => D(9)
    );
\up_rdata_int[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007531"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \up_rdata_int_reg[19]_2\(3),
      I3 => up_timer_reg(9),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[9]_i_2_n_0\
    );
\up_rdata_int[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF88800000000"
    )
        port map (
      I0 => \up_rdata_int[16]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(8),
      I2 => \up_rdata_int_reg[31]\(8),
      I3 => \up_rdata_int[7]_i_3_n_0\,
      I4 => \up_rdata_int[9]_i_4_n_0\,
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[9]_i_3_n_0\
    );
\up_rdata_int[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__0_n_0\,
      I1 => up_raddr(3),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int_reg[16]\(4),
      O => \up_rdata_int[9]_i_4_n_0\
    );
up_resetn_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \i_up_adc_common/up_adc_clk_enb0\,
      I2 => data2(0),
      O => \up_wdata_int_reg[0]_1\
    );
up_resetn_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^up_wreq_s\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      I5 => up_adc_pin_mode_i_2_n_0,
      O => \i_up_adc_common/up_adc_clk_enb0\
    );
up_rreq_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_aresetn,
      I2 => p_1_in,
      O => up_rreq_int_i_1_n_0
    );
up_rreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_int_i_1_n_0,
      Q => \up_rreq_s__0\,
      R => '0'
    );
up_rsel_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55C0"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^up_axi_rvalid_int_reg_0\,
      I2 => s_axi_rready,
      I3 => p_1_in,
      O => up_rsel_inv_i_1_n_0
    );
up_rsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rsel_inv_i_1_n_0,
      Q => p_1_in,
      S => p_0_in
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(4),
      I4 => up_waddr_s(0),
      I5 => \^up_waddr_int_reg[2]_0\,
      O => \up_waddr_int_reg[5]_0\(0)
    );
up_status_ovf_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(0),
      O => \up_waddr_int_reg[6]_1\
    );
up_status_ovf_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(3),
      O => \up_waddr_int_reg[4]_1\
    );
\up_timer[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(1),
      O => \up_timer[0]_i_10_n_0\
    );
\up_timer[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(0),
      O => \up_timer[0]_i_11_n_0\
    );
\up_timer[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(3),
      I1 => \^q\(3),
      I2 => \^up_timer1__3\,
      O => \up_timer[0]_i_12_n_0\
    );
\up_timer[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(2),
      I1 => \^q\(2),
      I2 => \^up_timer1__3\,
      O => \up_timer[0]_i_13_n_0\
    );
\up_timer[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(1),
      I1 => \^q\(1),
      I2 => \^up_timer1__3\,
      O => \up_timer[0]_i_14_n_0\
    );
\up_timer[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(0),
      I1 => \^q\(0),
      I2 => \^up_timer1__3\,
      O => \up_timer[0]_i_15_n_0\
    );
\up_timer[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \up_adc_config_wr[31]_i_2_n_0\,
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_s\,
      O => \^up_timer1__3\
    );
\up_timer[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(3),
      O => \up_timer[0]_i_8_n_0\
    );
\up_timer[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(2),
      O => \up_timer[0]_i_9_n_0\
    );
\up_timer[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(15),
      O => \up_timer[12]_i_2_n_0\
    );
\up_timer[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(14),
      O => \up_timer[12]_i_3_n_0\
    );
\up_timer[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(13),
      O => \up_timer[12]_i_4_n_0\
    );
\up_timer[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(12),
      O => \up_timer[12]_i_5_n_0\
    );
\up_timer[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(15),
      I1 => \^q\(15),
      I2 => \^up_timer1__3\,
      O => \up_timer[12]_i_6_n_0\
    );
\up_timer[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(14),
      I1 => \^q\(14),
      I2 => \^up_timer1__3\,
      O => \up_timer[12]_i_7_n_0\
    );
\up_timer[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(13),
      I1 => \^q\(13),
      I2 => \^up_timer1__3\,
      O => \up_timer[12]_i_8_n_0\
    );
\up_timer[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(12),
      I1 => \^q\(12),
      I2 => \^up_timer1__3\,
      O => \up_timer[12]_i_9_n_0\
    );
\up_timer[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(19),
      O => \up_timer[16]_i_2_n_0\
    );
\up_timer[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(18),
      O => \up_timer[16]_i_3_n_0\
    );
\up_timer[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(17),
      O => \up_timer[16]_i_4_n_0\
    );
\up_timer[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(16),
      O => \up_timer[16]_i_5_n_0\
    );
\up_timer[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(19),
      I1 => \^q\(19),
      I2 => \^up_timer1__3\,
      O => \up_timer[16]_i_6_n_0\
    );
\up_timer[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(18),
      I1 => \^q\(18),
      I2 => \^up_timer1__3\,
      O => \up_timer[16]_i_7_n_0\
    );
\up_timer[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(17),
      I1 => \^q\(17),
      I2 => \^up_timer1__3\,
      O => \up_timer[16]_i_8_n_0\
    );
\up_timer[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(16),
      I1 => \^q\(16),
      I2 => \^up_timer1__3\,
      O => \up_timer[16]_i_9_n_0\
    );
\up_timer[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(23),
      O => \up_timer[20]_i_2_n_0\
    );
\up_timer[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(22),
      O => \up_timer[20]_i_3_n_0\
    );
\up_timer[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(21),
      O => \up_timer[20]_i_4_n_0\
    );
\up_timer[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(20),
      O => \up_timer[20]_i_5_n_0\
    );
\up_timer[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(23),
      I1 => \^q\(23),
      I2 => \^up_timer1__3\,
      O => \up_timer[20]_i_6_n_0\
    );
\up_timer[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(22),
      I1 => \^q\(22),
      I2 => \^up_timer1__3\,
      O => \up_timer[20]_i_7_n_0\
    );
\up_timer[20]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(21),
      I1 => \^q\(21),
      I2 => \^up_timer1__3\,
      O => \up_timer[20]_i_8_n_0\
    );
\up_timer[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(20),
      I1 => \^q\(20),
      I2 => \^up_timer1__3\,
      O => \up_timer[20]_i_9_n_0\
    );
\up_timer[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(27),
      O => \up_timer[24]_i_2_n_0\
    );
\up_timer[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(26),
      O => \up_timer[24]_i_3_n_0\
    );
\up_timer[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(25),
      O => \up_timer[24]_i_4_n_0\
    );
\up_timer[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(24),
      O => \up_timer[24]_i_5_n_0\
    );
\up_timer[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(27),
      I1 => \^q\(27),
      I2 => \^up_timer1__3\,
      O => \up_timer[24]_i_6_n_0\
    );
\up_timer[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(26),
      I1 => \^q\(26),
      I2 => \^up_timer1__3\,
      O => \up_timer[24]_i_7_n_0\
    );
\up_timer[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(25),
      I1 => \^q\(25),
      I2 => \^up_timer1__3\,
      O => \up_timer[24]_i_8_n_0\
    );
\up_timer[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(24),
      I1 => \^q\(24),
      I2 => \^up_timer1__3\,
      O => \up_timer[24]_i_9_n_0\
    );
\up_timer[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(30),
      O => \up_timer[28]_i_2_n_0\
    );
\up_timer[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(29),
      O => \up_timer[28]_i_3_n_0\
    );
\up_timer[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(28),
      O => \up_timer[28]_i_4_n_0\
    );
\up_timer[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(31),
      I1 => \^q\(31),
      I2 => \^up_timer1__3\,
      O => \up_timer[28]_i_5_n_0\
    );
\up_timer[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(30),
      I1 => \^q\(30),
      I2 => \^up_timer1__3\,
      O => \up_timer[28]_i_6_n_0\
    );
\up_timer[28]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(29),
      I1 => \^q\(29),
      I2 => \^up_timer1__3\,
      O => \up_timer[28]_i_7_n_0\
    );
\up_timer[28]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(28),
      I1 => \^q\(28),
      I2 => \^up_timer1__3\,
      O => \up_timer[28]_i_8_n_0\
    );
\up_timer[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(7),
      O => \up_timer[4]_i_2_n_0\
    );
\up_timer[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(6),
      O => \up_timer[4]_i_3_n_0\
    );
\up_timer[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(5),
      O => \up_timer[4]_i_4_n_0\
    );
\up_timer[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(4),
      O => \up_timer[4]_i_5_n_0\
    );
\up_timer[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(7),
      I1 => \^q\(7),
      I2 => \^up_timer1__3\,
      O => \up_timer[4]_i_6_n_0\
    );
\up_timer[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(6),
      I1 => \^q\(6),
      I2 => \^up_timer1__3\,
      O => \up_timer[4]_i_7_n_0\
    );
\up_timer[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(5),
      I1 => \^q\(5),
      I2 => \^up_timer1__3\,
      O => \up_timer[4]_i_8_n_0\
    );
\up_timer[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(4),
      I1 => \^q\(4),
      I2 => \^up_timer1__3\,
      O => \up_timer[4]_i_9_n_0\
    );
\up_timer[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(11),
      O => \up_timer[8]_i_2_n_0\
    );
\up_timer[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(10),
      O => \up_timer[8]_i_3_n_0\
    );
\up_timer[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(9),
      O => \up_timer[8]_i_4_n_0\
    );
\up_timer[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^up_timer1__3\,
      I2 => up_timer_reg(8),
      O => \up_timer[8]_i_5_n_0\
    );
\up_timer[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(11),
      I1 => \^q\(11),
      I2 => \^up_timer1__3\,
      O => \up_timer[8]_i_6_n_0\
    );
\up_timer[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(10),
      I1 => \^q\(10),
      I2 => \^up_timer1__3\,
      O => \up_timer[8]_i_7_n_0\
    );
\up_timer[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(9),
      I1 => \^q\(9),
      I2 => \^up_timer1__3\,
      O => \up_timer[8]_i_8_n_0\
    );
\up_timer[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(8),
      I1 => \^q\(8),
      I2 => \^up_timer1__3\,
      O => \up_timer[8]_i_9_n_0\
    );
\up_timer_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_timer_reg[0]_i_2_n_0\,
      CO(2) => \up_timer_reg[0]_i_2_n_1\,
      CO(1) => \up_timer_reg[0]_i_2_n_2\,
      CO(0) => \up_timer_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[0]_i_8_n_0\,
      DI(2) => \up_timer[0]_i_9_n_0\,
      DI(1) => \up_timer[0]_i_10_n_0\,
      DI(0) => \up_timer[0]_i_11_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \up_timer[0]_i_12_n_0\,
      S(2) => \up_timer[0]_i_13_n_0\,
      S(1) => \up_timer[0]_i_14_n_0\,
      S(0) => \up_timer[0]_i_15_n_0\
    );
\up_timer_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[8]_i_1_n_0\,
      CO(3) => \up_timer_reg[12]_i_1_n_0\,
      CO(2) => \up_timer_reg[12]_i_1_n_1\,
      CO(1) => \up_timer_reg[12]_i_1_n_2\,
      CO(0) => \up_timer_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[12]_i_2_n_0\,
      DI(2) => \up_timer[12]_i_3_n_0\,
      DI(1) => \up_timer[12]_i_4_n_0\,
      DI(0) => \up_timer[12]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[15]_0\(3 downto 0),
      S(3) => \up_timer[12]_i_6_n_0\,
      S(2) => \up_timer[12]_i_7_n_0\,
      S(1) => \up_timer[12]_i_8_n_0\,
      S(0) => \up_timer[12]_i_9_n_0\
    );
\up_timer_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[12]_i_1_n_0\,
      CO(3) => \up_timer_reg[16]_i_1_n_0\,
      CO(2) => \up_timer_reg[16]_i_1_n_1\,
      CO(1) => \up_timer_reg[16]_i_1_n_2\,
      CO(0) => \up_timer_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[16]_i_2_n_0\,
      DI(2) => \up_timer[16]_i_3_n_0\,
      DI(1) => \up_timer[16]_i_4_n_0\,
      DI(0) => \up_timer[16]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[19]_0\(3 downto 0),
      S(3) => \up_timer[16]_i_6_n_0\,
      S(2) => \up_timer[16]_i_7_n_0\,
      S(1) => \up_timer[16]_i_8_n_0\,
      S(0) => \up_timer[16]_i_9_n_0\
    );
\up_timer_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[16]_i_1_n_0\,
      CO(3) => \up_timer_reg[20]_i_1_n_0\,
      CO(2) => \up_timer_reg[20]_i_1_n_1\,
      CO(1) => \up_timer_reg[20]_i_1_n_2\,
      CO(0) => \up_timer_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[20]_i_2_n_0\,
      DI(2) => \up_timer[20]_i_3_n_0\,
      DI(1) => \up_timer[20]_i_4_n_0\,
      DI(0) => \up_timer[20]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[23]_0\(3 downto 0),
      S(3) => \up_timer[20]_i_6_n_0\,
      S(2) => \up_timer[20]_i_7_n_0\,
      S(1) => \up_timer[20]_i_8_n_0\,
      S(0) => \up_timer[20]_i_9_n_0\
    );
\up_timer_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[20]_i_1_n_0\,
      CO(3) => \up_timer_reg[24]_i_1_n_0\,
      CO(2) => \up_timer_reg[24]_i_1_n_1\,
      CO(1) => \up_timer_reg[24]_i_1_n_2\,
      CO(0) => \up_timer_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[24]_i_2_n_0\,
      DI(2) => \up_timer[24]_i_3_n_0\,
      DI(1) => \up_timer[24]_i_4_n_0\,
      DI(0) => \up_timer[24]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[27]_0\(3 downto 0),
      S(3) => \up_timer[24]_i_6_n_0\,
      S(2) => \up_timer[24]_i_7_n_0\,
      S(1) => \up_timer[24]_i_8_n_0\,
      S(0) => \up_timer[24]_i_9_n_0\
    );
\up_timer_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[24]_i_1_n_0\,
      CO(3) => \NLW_up_timer_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \up_timer_reg[28]_i_1_n_1\,
      CO(1) => \up_timer_reg[28]_i_1_n_2\,
      CO(0) => \up_timer_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \up_timer[28]_i_2_n_0\,
      DI(1) => \up_timer[28]_i_3_n_0\,
      DI(0) => \up_timer[28]_i_4_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[30]_0\(3 downto 0),
      S(3) => \up_timer[28]_i_5_n_0\,
      S(2) => \up_timer[28]_i_6_n_0\,
      S(1) => \up_timer[28]_i_7_n_0\,
      S(0) => \up_timer[28]_i_8_n_0\
    );
\up_timer_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[0]_i_2_n_0\,
      CO(3) => \up_timer_reg[4]_i_1_n_0\,
      CO(2) => \up_timer_reg[4]_i_1_n_1\,
      CO(1) => \up_timer_reg[4]_i_1_n_2\,
      CO(0) => \up_timer_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[4]_i_2_n_0\,
      DI(2) => \up_timer[4]_i_3_n_0\,
      DI(1) => \up_timer[4]_i_4_n_0\,
      DI(0) => \up_timer[4]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[7]_0\(3 downto 0),
      S(3) => \up_timer[4]_i_6_n_0\,
      S(2) => \up_timer[4]_i_7_n_0\,
      S(1) => \up_timer[4]_i_8_n_0\,
      S(0) => \up_timer[4]_i_9_n_0\
    );
\up_timer_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[4]_i_1_n_0\,
      CO(3) => \up_timer_reg[8]_i_1_n_0\,
      CO(2) => \up_timer_reg[8]_i_1_n_1\,
      CO(1) => \up_timer_reg[8]_i_1_n_2\,
      CO(0) => \up_timer_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[8]_i_2_n_0\,
      DI(2) => \up_timer[8]_i_3_n_0\,
      DI(1) => \up_timer[8]_i_4_n_0\,
      DI(0) => \up_timer[8]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[11]_0\(3 downto 0),
      S(3) => \up_timer[8]_i_6_n_0\,
      S(2) => \up_timer[8]_i_7_n_0\,
      S(1) => \up_timer[8]_i_8_n_0\,
      S(0) => \up_timer[8]_i_9_n_0\
    );
up_wack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[3]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => up_wack_s
    );
up_wack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_s,
      Q => up_wack_d,
      R => p_0_in
    );
up_wack_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \up_adc_custom_control[7]_i_2_n_0\,
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(4),
      I3 => \up_wreq_s__0\,
      I4 => up_waddr_s(8),
      I5 => up_wack_int_i_2_n_0,
      O => \^p_7_in\
    );
\up_wack_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \up_adc_custom_control[7]_i_2_n_0\,
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(4),
      I3 => \up_wreq_s__0\,
      I4 => up_waddr_s(8),
      I5 => up_wack_int_i_2_n_0,
      O => \^up_waddr_int_reg[7]_0\
    );
\up_wack_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(10),
      I4 => up_waddr_s(9),
      O => \^up_wreq_s\
    );
\up_wack_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(10),
      I4 => up_waddr_s(9),
      O => up_wreq_s_0
    );
up_wack_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(9),
      I1 => up_waddr_s(10),
      O => up_wack_int_i_2_n_0
    );
\up_waddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(0),
      Q => up_waddr_s(0),
      R => p_0_in
    );
\up_waddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(10),
      Q => up_waddr_s(10),
      R => p_0_in
    );
\up_waddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(1),
      Q => up_waddr_s(1),
      R => p_0_in
    );
\up_waddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(2),
      Q => up_waddr_s(2),
      R => p_0_in
    );
\up_waddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(3),
      Q => up_waddr_s(3),
      R => p_0_in
    );
\up_waddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(4),
      Q => up_waddr_s(4),
      R => p_0_in
    );
\up_waddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(5),
      Q => up_waddr_s(5),
      R => p_0_in
    );
\up_waddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(6),
      Q => up_waddr_s(6),
      R => p_0_in
    );
\up_waddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(7),
      Q => up_waddr_s(7),
      R => p_0_in
    );
\up_waddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(8),
      Q => up_waddr_s(8),
      R => p_0_in
    );
\up_waddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(9),
      Q => up_waddr_s(9),
      R => p_0_in
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_wack,
      I1 => p_0_in7_in,
      I2 => \up_wcount_reg_n_0_[0]\,
      O => \up_wcount[0]_i_1_n_0\
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[0]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => up_wack,
      O => \up_wcount[1]_i_1_n_0\
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[2]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => up_wack,
      O => \up_wcount[2]_i_1_n_0\
    );
\up_wcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028A0A0A0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[2]\,
      I2 => \up_wcount_reg_n_0_[3]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[1]\,
      I5 => up_wack,
      O => \up_wcount[3]_i_1_n_0\
    );
\up_wcount[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => p_0_in7_in,
      I2 => up_wack_s,
      O => \up_wcount[4]_i_1_n_0\
    );
\up_wcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777777777777777"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => up_wack,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[3]\,
      I5 => \up_wcount_reg_n_0_[2]\,
      O => \up_wcount[4]_i_2_n_0\
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[0]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[0]\,
      R => p_0_in
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[1]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[1]\,
      R => p_0_in
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[2]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[2]\,
      R => p_0_in
    );
\up_wcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[3]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[3]\,
      R => p_0_in
    );
\up_wcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[4]_i_2_n_0\,
      Q => p_0_in7_in,
      R => p_0_in
    );
\up_wdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => p_0_in
    );
\up_wdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => p_0_in
    );
\up_wdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => p_0_in
    );
\up_wdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => p_0_in
    );
\up_wdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => p_0_in
    );
\up_wdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => p_0_in
    );
\up_wdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => p_0_in
    );
\up_wdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(16),
      Q => \^q\(16),
      R => p_0_in
    );
\up_wdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(17),
      Q => \^q\(17),
      R => p_0_in
    );
\up_wdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(18),
      Q => \^q\(18),
      R => p_0_in
    );
\up_wdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(19),
      Q => \^q\(19),
      R => p_0_in
    );
\up_wdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => p_0_in
    );
\up_wdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(20),
      Q => \^q\(20),
      R => p_0_in
    );
\up_wdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(21),
      Q => \^q\(21),
      R => p_0_in
    );
\up_wdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(22),
      Q => \^q\(22),
      R => p_0_in
    );
\up_wdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(23),
      Q => \^q\(23),
      R => p_0_in
    );
\up_wdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(24),
      Q => \^q\(24),
      R => p_0_in
    );
\up_wdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(25),
      Q => \^q\(25),
      R => p_0_in
    );
\up_wdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(26),
      Q => \^q\(26),
      R => p_0_in
    );
\up_wdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(27),
      Q => \^q\(27),
      R => p_0_in
    );
\up_wdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(28),
      Q => \^q\(28),
      R => p_0_in
    );
\up_wdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(29),
      Q => \^q\(29),
      R => p_0_in
    );
\up_wdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => p_0_in
    );
\up_wdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(30),
      Q => \^q\(30),
      R => p_0_in
    );
\up_wdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(31),
      Q => \^q\(31),
      R => p_0_in
    );
\up_wdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => p_0_in
    );
\up_wdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => p_0_in
    );
\up_wdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => p_0_in
    );
\up_wdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => p_0_in
    );
\up_wdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => p_0_in
    );
\up_wdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => p_0_in
    );
\up_wdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => p_0_in
    );
up_wreq_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_5_in,
      I1 => s_axi_aresetn,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => up_wreq_int_i_1_n_0
    );
up_wreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_int_i_1_n_0,
      Q => \up_wreq_s__0\,
      R => '0'
    );
up_wsel_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777F000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      I4 => p_5_in,
      O => up_wsel_inv_i_1_n_0
    );
up_wsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wsel_inv_i_1_n_0,
      Q => p_5_in,
      S => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_up_clock_mon is
  port (
    \up_scratch_reg[2]\ : out STD_LOGIC;
    \up_d_count_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_count_running_m3_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]\ : in STD_LOGIC;
    \up_rdata_int_reg[2]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_adc_tpl_core_0_up_clock_mon;

architecture STRUCTURE of system_adc_tpl_core_0_up_clock_mon is
  signal \d_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[9]\ : STD_LOGIC;
  signal d_count_reset_s : STD_LOGIC;
  signal d_count_run_m1 : STD_LOGIC;
  signal d_count_run_m2 : STD_LOGIC;
  signal d_count_run_m3 : STD_LOGIC;
  signal up_count0 : STD_LOGIC;
  signal \up_count[0]_i_3_n_0\ : STD_LOGIC;
  signal up_count_capture_s : STD_LOGIC;
  signal up_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \up_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal up_count_run : STD_LOGIC;
  signal up_count_run_i_1_n_0 : STD_LOGIC;
  signal up_count_running_m1 : STD_LOGIC;
  signal up_count_running_m2 : STD_LOGIC;
  signal up_count_running_m3 : STD_LOGIC;
  signal up_d_count : STD_LOGIC_VECTOR ( 2 to 2 );
  signal up_d_count10_in : STD_LOGIC;
  signal \up_d_count[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_7_n_0\ : STD_LOGIC;
  signal \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \d_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[8]_i_1\ : label is 11;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_count_run_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m3_reg : label is std.standard.true;
  attribute ADDER_THRESHOLD of \up_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[8]_i_1\ : label is 11;
  attribute ASYNC_REG of up_count_running_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[12]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[13]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[14]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[15]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[16]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[17]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[18]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[19]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[20]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[21]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[22]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[23]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[24]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[25]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[26]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[27]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[28]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[29]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[30]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[31]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[9]\ : label is std.standard.true;
begin
\d_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d_count_run_m2,
      I1 => d_count_run_m3,
      O => d_count_reset_s
    );
\d_count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[0]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_3_n_0\
    );
\d_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[3]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_4_n_0\
    );
\d_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[2]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_5_n_0\
    );
\d_count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[1]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_6_n_0\
    );
\d_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \d_count_reg_n_0_[0]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_7_n_0\
    );
\d_count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[15]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[12]_i_2_n_0\
    );
\d_count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[14]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[12]_i_3_n_0\
    );
\d_count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[13]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[12]_i_4_n_0\
    );
\d_count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[12]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[12]_i_5_n_0\
    );
\d_count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[19]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[16]_i_2_n_0\
    );
\d_count[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[18]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[16]_i_3_n_0\
    );
\d_count[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[17]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[16]_i_4_n_0\
    );
\d_count[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[16]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[16]_i_5_n_0\
    );
\d_count[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[23]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[20]_i_2_n_0\
    );
\d_count[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[22]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[20]_i_3_n_0\
    );
\d_count[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[21]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[20]_i_4_n_0\
    );
\d_count[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[20]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[20]_i_5_n_0\
    );
\d_count[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[27]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[24]_i_2_n_0\
    );
\d_count[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[26]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[24]_i_3_n_0\
    );
\d_count[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[25]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[24]_i_4_n_0\
    );
\d_count[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[24]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[24]_i_5_n_0\
    );
\d_count[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[31]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[28]_i_2_n_0\
    );
\d_count[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[30]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[28]_i_3_n_0\
    );
\d_count[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[29]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[28]_i_4_n_0\
    );
\d_count[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[28]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[28]_i_5_n_0\
    );
\d_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[7]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[4]_i_2_n_0\
    );
\d_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[6]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[4]_i_3_n_0\
    );
\d_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[5]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[4]_i_4_n_0\
    );
\d_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[4]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[4]_i_5_n_0\
    );
\d_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[11]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[8]_i_2_n_0\
    );
\d_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[10]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[8]_i_3_n_0\
    );
\d_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[9]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[8]_i_4_n_0\
    );
\d_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[8]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[8]_i_5_n_0\
    );
\d_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_7\,
      Q => \d_count_reg_n_0_[0]\,
      R => d_count_reset_s
    );
\d_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_count_reg[0]_i_2_n_0\,
      CO(2) => \d_count_reg[0]_i_2_n_1\,
      CO(1) => \d_count_reg[0]_i_2_n_2\,
      CO(0) => \d_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \d_count[0]_i_3_n_0\,
      O(3) => \d_count_reg[0]_i_2_n_4\,
      O(2) => \d_count_reg[0]_i_2_n_5\,
      O(1) => \d_count_reg[0]_i_2_n_6\,
      O(0) => \d_count_reg[0]_i_2_n_7\,
      S(3) => \d_count[0]_i_4_n_0\,
      S(2) => \d_count[0]_i_5_n_0\,
      S(1) => \d_count[0]_i_6_n_0\,
      S(0) => \d_count[0]_i_7_n_0\
    );
\d_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_5\,
      Q => \d_count_reg_n_0_[10]\,
      R => d_count_reset_s
    );
\d_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_4\,
      Q => \d_count_reg_n_0_[11]\,
      R => d_count_reset_s
    );
\d_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_7\,
      Q => \d_count_reg_n_0_[12]\,
      R => d_count_reset_s
    );
\d_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[8]_i_1_n_0\,
      CO(3) => \d_count_reg[12]_i_1_n_0\,
      CO(2) => \d_count_reg[12]_i_1_n_1\,
      CO(1) => \d_count_reg[12]_i_1_n_2\,
      CO(0) => \d_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[12]_i_1_n_4\,
      O(2) => \d_count_reg[12]_i_1_n_5\,
      O(1) => \d_count_reg[12]_i_1_n_6\,
      O(0) => \d_count_reg[12]_i_1_n_7\,
      S(3) => \d_count[12]_i_2_n_0\,
      S(2) => \d_count[12]_i_3_n_0\,
      S(1) => \d_count[12]_i_4_n_0\,
      S(0) => \d_count[12]_i_5_n_0\
    );
\d_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_6\,
      Q => \d_count_reg_n_0_[13]\,
      R => d_count_reset_s
    );
\d_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_5\,
      Q => \d_count_reg_n_0_[14]\,
      R => d_count_reset_s
    );
\d_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_4\,
      Q => \d_count_reg_n_0_[15]\,
      R => d_count_reset_s
    );
\d_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_7\,
      Q => \d_count_reg_n_0_[16]\,
      R => d_count_reset_s
    );
\d_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[12]_i_1_n_0\,
      CO(3) => \d_count_reg[16]_i_1_n_0\,
      CO(2) => \d_count_reg[16]_i_1_n_1\,
      CO(1) => \d_count_reg[16]_i_1_n_2\,
      CO(0) => \d_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[16]_i_1_n_4\,
      O(2) => \d_count_reg[16]_i_1_n_5\,
      O(1) => \d_count_reg[16]_i_1_n_6\,
      O(0) => \d_count_reg[16]_i_1_n_7\,
      S(3) => \d_count[16]_i_2_n_0\,
      S(2) => \d_count[16]_i_3_n_0\,
      S(1) => \d_count[16]_i_4_n_0\,
      S(0) => \d_count[16]_i_5_n_0\
    );
\d_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_6\,
      Q => \d_count_reg_n_0_[17]\,
      R => d_count_reset_s
    );
\d_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_5\,
      Q => \d_count_reg_n_0_[18]\,
      R => d_count_reset_s
    );
\d_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_4\,
      Q => \d_count_reg_n_0_[19]\,
      R => d_count_reset_s
    );
\d_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_6\,
      Q => \d_count_reg_n_0_[1]\,
      R => d_count_reset_s
    );
\d_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_7\,
      Q => \d_count_reg_n_0_[20]\,
      R => d_count_reset_s
    );
\d_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[16]_i_1_n_0\,
      CO(3) => \d_count_reg[20]_i_1_n_0\,
      CO(2) => \d_count_reg[20]_i_1_n_1\,
      CO(1) => \d_count_reg[20]_i_1_n_2\,
      CO(0) => \d_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[20]_i_1_n_4\,
      O(2) => \d_count_reg[20]_i_1_n_5\,
      O(1) => \d_count_reg[20]_i_1_n_6\,
      O(0) => \d_count_reg[20]_i_1_n_7\,
      S(3) => \d_count[20]_i_2_n_0\,
      S(2) => \d_count[20]_i_3_n_0\,
      S(1) => \d_count[20]_i_4_n_0\,
      S(0) => \d_count[20]_i_5_n_0\
    );
\d_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_6\,
      Q => \d_count_reg_n_0_[21]\,
      R => d_count_reset_s
    );
\d_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_5\,
      Q => \d_count_reg_n_0_[22]\,
      R => d_count_reset_s
    );
\d_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_4\,
      Q => \d_count_reg_n_0_[23]\,
      R => d_count_reset_s
    );
\d_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_7\,
      Q => \d_count_reg_n_0_[24]\,
      R => d_count_reset_s
    );
\d_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[20]_i_1_n_0\,
      CO(3) => \d_count_reg[24]_i_1_n_0\,
      CO(2) => \d_count_reg[24]_i_1_n_1\,
      CO(1) => \d_count_reg[24]_i_1_n_2\,
      CO(0) => \d_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[24]_i_1_n_4\,
      O(2) => \d_count_reg[24]_i_1_n_5\,
      O(1) => \d_count_reg[24]_i_1_n_6\,
      O(0) => \d_count_reg[24]_i_1_n_7\,
      S(3) => \d_count[24]_i_2_n_0\,
      S(2) => \d_count[24]_i_3_n_0\,
      S(1) => \d_count[24]_i_4_n_0\,
      S(0) => \d_count[24]_i_5_n_0\
    );
\d_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_6\,
      Q => \d_count_reg_n_0_[25]\,
      R => d_count_reset_s
    );
\d_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_5\,
      Q => \d_count_reg_n_0_[26]\,
      R => d_count_reset_s
    );
\d_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_4\,
      Q => \d_count_reg_n_0_[27]\,
      R => d_count_reset_s
    );
\d_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_7\,
      Q => \d_count_reg_n_0_[28]\,
      R => d_count_reset_s
    );
\d_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[24]_i_1_n_0\,
      CO(3) => \d_count_reg[28]_i_1_n_0\,
      CO(2) => \d_count_reg[28]_i_1_n_1\,
      CO(1) => \d_count_reg[28]_i_1_n_2\,
      CO(0) => \d_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[28]_i_1_n_4\,
      O(2) => \d_count_reg[28]_i_1_n_5\,
      O(1) => \d_count_reg[28]_i_1_n_6\,
      O(0) => \d_count_reg[28]_i_1_n_7\,
      S(3) => \d_count[28]_i_2_n_0\,
      S(2) => \d_count[28]_i_3_n_0\,
      S(1) => \d_count[28]_i_4_n_0\,
      S(0) => \d_count[28]_i_5_n_0\
    );
\d_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_6\,
      Q => \d_count_reg_n_0_[29]\,
      R => d_count_reset_s
    );
\d_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_5\,
      Q => \d_count_reg_n_0_[2]\,
      R => d_count_reset_s
    );
\d_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_5\,
      Q => \d_count_reg_n_0_[30]\,
      R => d_count_reset_s
    );
\d_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_4\,
      Q => \d_count_reg_n_0_[31]\,
      R => d_count_reset_s
    );
\d_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[32]_i_1_n_7\,
      Q => \d_count_reg_n_0_[32]\,
      R => d_count_reset_s
    );
\d_count_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \d_count_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \d_count_reg_n_0_[32]\
    );
\d_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_4\,
      Q => \d_count_reg_n_0_[3]\,
      R => d_count_reset_s
    );
\d_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_7\,
      Q => \d_count_reg_n_0_[4]\,
      R => d_count_reset_s
    );
\d_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[0]_i_2_n_0\,
      CO(3) => \d_count_reg[4]_i_1_n_0\,
      CO(2) => \d_count_reg[4]_i_1_n_1\,
      CO(1) => \d_count_reg[4]_i_1_n_2\,
      CO(0) => \d_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[4]_i_1_n_4\,
      O(2) => \d_count_reg[4]_i_1_n_5\,
      O(1) => \d_count_reg[4]_i_1_n_6\,
      O(0) => \d_count_reg[4]_i_1_n_7\,
      S(3) => \d_count[4]_i_2_n_0\,
      S(2) => \d_count[4]_i_3_n_0\,
      S(1) => \d_count[4]_i_4_n_0\,
      S(0) => \d_count[4]_i_5_n_0\
    );
\d_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_6\,
      Q => \d_count_reg_n_0_[5]\,
      R => d_count_reset_s
    );
\d_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_5\,
      Q => \d_count_reg_n_0_[6]\,
      R => d_count_reset_s
    );
\d_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_4\,
      Q => \d_count_reg_n_0_[7]\,
      R => d_count_reset_s
    );
\d_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_7\,
      Q => \d_count_reg_n_0_[8]\,
      R => d_count_reset_s
    );
\d_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[4]_i_1_n_0\,
      CO(3) => \d_count_reg[8]_i_1_n_0\,
      CO(2) => \d_count_reg[8]_i_1_n_1\,
      CO(1) => \d_count_reg[8]_i_1_n_2\,
      CO(0) => \d_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[8]_i_1_n_4\,
      O(2) => \d_count_reg[8]_i_1_n_5\,
      O(1) => \d_count_reg[8]_i_1_n_6\,
      O(0) => \d_count_reg[8]_i_1_n_7\,
      S(3) => \d_count[8]_i_2_n_0\,
      S(2) => \d_count[8]_i_3_n_0\,
      S(1) => \d_count[8]_i_4_n_0\,
      S(0) => \d_count[8]_i_5_n_0\
    );
\d_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_6\,
      Q => \d_count_reg_n_0_[9]\,
      R => d_count_reset_s
    );
d_count_run_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_count_run,
      Q => d_count_run_m1
    );
d_count_run_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_count_run_m1,
      Q => d_count_run_m2
    );
d_count_run_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_count_run_m2,
      Q => d_count_run_m3
    );
\up_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_run,
      I1 => up_count_running_m3,
      O => up_count0
    );
\up_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_reg(0),
      O => \up_count[0]_i_3_n_0\
    );
\up_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_7\,
      Q => up_count_reg(0),
      S => up_count0
    );
\up_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_count_reg[0]_i_2_n_0\,
      CO(2) => \up_count_reg[0]_i_2_n_1\,
      CO(1) => \up_count_reg[0]_i_2_n_2\,
      CO(0) => \up_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \up_count_reg[0]_i_2_n_4\,
      O(2) => \up_count_reg[0]_i_2_n_5\,
      O(1) => \up_count_reg[0]_i_2_n_6\,
      O(0) => \up_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => up_count_reg(3 downto 1),
      S(0) => \up_count[0]_i_3_n_0\
    );
\up_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_5\,
      Q => up_count_reg(10),
      R => up_count0
    );
\up_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_4\,
      Q => up_count_reg(11),
      R => up_count0
    );
\up_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_7\,
      Q => up_count_reg(12),
      R => up_count0
    );
\up_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \up_count_reg[12]_i_1_n_1\,
      CO(1) => \up_count_reg[12]_i_1_n_2\,
      CO(0) => \up_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[12]_i_1_n_4\,
      O(2) => \up_count_reg[12]_i_1_n_5\,
      O(1) => \up_count_reg[12]_i_1_n_6\,
      O(0) => \up_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(15 downto 12)
    );
\up_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_6\,
      Q => up_count_reg(13),
      R => up_count0
    );
\up_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_5\,
      Q => up_count_reg(14),
      R => up_count0
    );
\up_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_4\,
      Q => up_count_reg(15),
      R => up_count0
    );
\up_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_6\,
      Q => up_count_reg(1),
      R => up_count0
    );
\up_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_5\,
      Q => up_count_reg(2),
      R => up_count0
    );
\up_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_4\,
      Q => up_count_reg(3),
      R => up_count0
    );
\up_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_7\,
      Q => up_count_reg(4),
      R => up_count0
    );
\up_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[0]_i_2_n_0\,
      CO(3) => \up_count_reg[4]_i_1_n_0\,
      CO(2) => \up_count_reg[4]_i_1_n_1\,
      CO(1) => \up_count_reg[4]_i_1_n_2\,
      CO(0) => \up_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[4]_i_1_n_4\,
      O(2) => \up_count_reg[4]_i_1_n_5\,
      O(1) => \up_count_reg[4]_i_1_n_6\,
      O(0) => \up_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(7 downto 4)
    );
\up_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_6\,
      Q => up_count_reg(5),
      R => up_count0
    );
\up_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_5\,
      Q => up_count_reg(6),
      R => up_count0
    );
\up_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_4\,
      Q => up_count_reg(7),
      R => up_count0
    );
\up_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_7\,
      Q => up_count_reg(8),
      R => up_count0
    );
\up_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[4]_i_1_n_0\,
      CO(3) => \up_count_reg[8]_i_1_n_0\,
      CO(2) => \up_count_reg[8]_i_1_n_1\,
      CO(1) => \up_count_reg[8]_i_1_n_2\,
      CO(0) => \up_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[8]_i_1_n_4\,
      O(2) => \up_count_reg[8]_i_1_n_5\,
      O(1) => \up_count_reg[8]_i_1_n_6\,
      O(0) => \up_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(11 downto 8)
    );
\up_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_6\,
      Q => up_count_reg(9),
      R => up_count0
    );
up_count_run_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => up_d_count10_in,
      I1 => up_count_running_m3,
      I2 => up_count_run,
      O => up_count_run_i_1_n_0
    );
up_count_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_run_i_1_n_0,
      Q => up_count_run,
      R => up_count_running_m3_reg_0
    );
up_count_running_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_count_run_m3,
      Q => up_count_running_m1,
      R => up_count_running_m3_reg_0
    );
up_count_running_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m1,
      Q => up_count_running_m2,
      R => up_count_running_m3_reg_0
    );
up_count_running_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m2,
      Q => up_count_running_m3,
      R => up_count_running_m3_reg_0
    );
\up_d_count[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2088FFFF"
    )
        port map (
      I0 => up_d_count10_in,
      I1 => up_count_run,
      I2 => up_count_running_m2,
      I3 => up_count_running_m3,
      I4 => s_axi_aresetn,
      O => \up_d_count[31]_i_1_n_0\
    );
\up_d_count[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_running_m2,
      O => up_count_capture_s
    );
\up_d_count[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \up_d_count[31]_i_4_n_0\,
      I1 => up_count_reg(1),
      I2 => up_count_reg(0),
      I3 => up_count_reg(3),
      I4 => up_count_reg(2),
      I5 => \up_d_count[31]_i_5_n_0\,
      O => up_d_count10_in
    );
\up_d_count[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(7),
      I1 => up_count_reg(6),
      I2 => up_count_reg(5),
      I3 => up_count_reg(4),
      O => \up_d_count[31]_i_4_n_0\
    );
\up_d_count[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => up_count_reg(12),
      I1 => up_count_reg(13),
      I2 => up_count_reg(14),
      I3 => up_count_reg(15),
      I4 => \up_d_count[31]_i_6_n_0\,
      O => \up_d_count[31]_i_5_n_0\
    );
\up_d_count[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(11),
      I1 => up_count_reg(10),
      I2 => up_count_reg(9),
      I3 => up_count_reg(8),
      O => \up_d_count[31]_i_6_n_0\
    );
\up_d_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[0]\,
      Q => \up_d_count_reg[31]_0\(0),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[10]\,
      Q => \up_d_count_reg[31]_0\(9),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[11]\,
      Q => \up_d_count_reg[31]_0\(10),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[12]\,
      Q => \up_d_count_reg[31]_0\(11),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[13]\,
      Q => \up_d_count_reg[31]_0\(12),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[14]\,
      Q => \up_d_count_reg[31]_0\(13),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[15]\,
      Q => \up_d_count_reg[31]_0\(14),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[16]\,
      Q => \up_d_count_reg[31]_0\(15),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[17]\,
      Q => \up_d_count_reg[31]_0\(16),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[18]\,
      Q => \up_d_count_reg[31]_0\(17),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[19]\,
      Q => \up_d_count_reg[31]_0\(18),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[1]\,
      Q => \up_d_count_reg[31]_0\(1),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[20]\,
      Q => \up_d_count_reg[31]_0\(19),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[21]\,
      Q => \up_d_count_reg[31]_0\(20),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[22]\,
      Q => \up_d_count_reg[31]_0\(21),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[23]\,
      Q => \up_d_count_reg[31]_0\(22),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[24]\,
      Q => \up_d_count_reg[31]_0\(23),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[25]\,
      Q => \up_d_count_reg[31]_0\(24),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[26]\,
      Q => \up_d_count_reg[31]_0\(25),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[27]\,
      Q => \up_d_count_reg[31]_0\(26),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[28]\,
      Q => \up_d_count_reg[31]_0\(27),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[29]\,
      Q => \up_d_count_reg[31]_0\(28),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[2]\,
      Q => up_d_count(2),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[30]\,
      Q => \up_d_count_reg[31]_0\(29),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[31]\,
      Q => \up_d_count_reg[31]_0\(30),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[3]\,
      Q => \up_d_count_reg[31]_0\(2),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[4]\,
      Q => \up_d_count_reg[31]_0\(3),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[5]\,
      Q => \up_d_count_reg[31]_0\(4),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[6]\,
      Q => \up_d_count_reg[31]_0\(5),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[7]\,
      Q => \up_d_count_reg[31]_0\(6),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[8]\,
      Q => \up_d_count_reg[31]_0\(7),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[9]\,
      Q => \up_d_count_reg[31]_0\(8),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_rdata_int[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C0C0AAAAC0C0"
    )
        port map (
      I0 => \up_rdata_int[2]_i_7_n_0\,
      I1 => Q(0),
      I2 => \up_rdata_int_reg[2]\,
      I3 => \up_rdata_int_reg[2]_0\,
      I4 => \up_rdata_int_reg[2]_1\(3),
      I5 => \up_rdata_int_reg[2]_1\(1),
      O => \up_scratch_reg[2]\
    );
\up_rdata_int[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data2(0),
      I1 => data3(0),
      I2 => \up_rdata_int_reg[2]_1\(0),
      I3 => \up_rdata_int_reg[2]_1\(2),
      I4 => up_d_count(2),
      O => \up_rdata_int[2]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_up_tpl_common is
  port (
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_profile_sel : out STD_LOGIC;
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_wreq_s : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_profile_sel_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end system_adc_tpl_core_0_up_tpl_common;

architecture STRUCTURE of system_adc_tpl_core_0_up_tpl_common is
  signal \^up_profile_sel\ : STD_LOGIC;
  signal \up_profile_sel[0]_i_1_n_0\ : STD_LOGIC;
begin
  up_profile_sel <= \^up_profile_sel\;
\up_profile_sel[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => \up_profile_sel_reg[0]_0\,
      I2 => up_wreq_s,
      I3 => \^up_profile_sel\,
      O => \up_profile_sel[0]_i_1_n_0\
    );
\up_profile_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => \up_profile_sel[0]_i_1_n_0\,
      Q => \^up_profile_sel\
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => up_rreq_s,
      Q => up_rack_s(0)
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => D(0),
      Q => \up_rdata_int_reg[24]_0\(0)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => D(2),
      Q => \up_rdata_int_reg[24]_0\(2)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => D(1),
      Q => \up_rdata_int_reg[24]_0\(1)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => D(3),
      Q => \up_rdata_int_reg[24]_0\(3)
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => up_wreq_s,
      Q => up_wack_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_up_xfer_cntrl is
  port (
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_data_cntrl_int_reg[7]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_2\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_3\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_4\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_5\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_6\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_7\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_8\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_9\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_10\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_11\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_12\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_13\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_14\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_15\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_16\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_17\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_18\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_19\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[76]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_2\ : out STD_LOGIC;
    enable : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pn_data_pn_reg[1]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC_VECTOR ( 42 downto 0 );
    \pn_data_pn_reg[47]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \pn_data_pn_reg[1]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[10]\ : in STD_LOGIC;
    \pn_data_pn_reg[11]\ : in STD_LOGIC;
    \pn_data_pn_reg[12]\ : in STD_LOGIC;
    \pn_data_pn_reg[13]\ : in STD_LOGIC;
    \pn_data_pn_reg[14]\ : in STD_LOGIC;
    \pn_data_pn_reg[15]\ : in STD_LOGIC;
    \pn_data_pn_reg[16]\ : in STD_LOGIC;
    \pn_data_pn_reg[17]\ : in STD_LOGIC;
    \pn_data_pn_reg[18]\ : in STD_LOGIC;
    \pn_data_pn_reg[19]\ : in STD_LOGIC;
    \pn_data_pn_reg[20]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_xfer_data_reg[7]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end system_adc_tpl_core_0_up_xfer_cntrl;

architecture STRUCTURE of system_adc_tpl_core_0_up_xfer_cntrl is
  signal \^d_data_cntrl_int_reg[7]_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[7]_1\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[9]_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[9]_1\ : STD_LOGIC;
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 1 to 1 );
  signal dfmt_sign_extend_s : STD_LOGIC_VECTOR ( 1 to 1 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \pn_data_pn[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[29]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[34]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[35]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[37]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[39]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[47]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4__0_n_0\ : STD_LOGIC;
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal \up_xfer_toggle_i_2__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[15]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data_int[15]_i_1__3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data_int[15]_i_1__4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data_int[15]_i_2__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_2__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_2__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \pn_data_pn[55]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pn_data_pn[55]_i_4__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \pn_data_pn[5]_i_5__0\ : label is "soft_lutpair161";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
  \d_data_cntrl_int_reg[7]_0\ <= \^d_data_cntrl_int_reg[7]_0\;
  \d_data_cntrl_int_reg[7]_1\ <= \^d_data_cntrl_int_reg[7]_1\;
  \d_data_cntrl_int_reg[9]_0\ <= \^d_data_cntrl_int_reg[9]_0\;
  \d_data_cntrl_int_reg[9]_1\ <= \^d_data_cntrl_int_reg[9]_1\;
\d_data_cntrl_int[75]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => pn_seq_sel_s(7)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[75]\,
      Q => enable(0)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[76]\,
      Q => dfmt_enable_s(1)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[77]\,
      Q => dfmt_type_s(1)
    );
\d_data_cntrl_int_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[78]\,
      Q => dfmt_sign_extend_s(1)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[7]\,
      Q => pn_seq_sel_s(4)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[8]\,
      Q => pn_seq_sel_s(5)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => pn_seq_sel_s(6)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\data_int[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[13]\(2),
      I1 => dfmt_enable_s(1),
      I2 => dfmt_type_s(1),
      O => \rx_data_reg[23]\(0)
    );
\data_int[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[13]\(1),
      I1 => dfmt_enable_s(1),
      I2 => dfmt_type_s(1),
      O => \rx_data_reg[15]\(0)
    );
\data_int[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[13]\(0),
      I1 => dfmt_enable_s(1),
      I2 => dfmt_type_s(1),
      O => \rx_data_reg[7]\(0)
    );
\data_int[15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dfmt_enable_s(1),
      I1 => dfmt_sign_extend_s(1),
      O => \d_data_cntrl_int_reg[76]_0\
    );
\data_int[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[13]\(3),
      I1 => dfmt_enable_s(1),
      I2 => dfmt_type_s(1),
      O => \rx_data_reg[31]\(0)
    );
\pn_data_pn[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666066606660"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(16),
      I1 => \pn_data_pn_reg[1]_0\(18),
      I2 => pn_seq_sel_s(5),
      I3 => pn_seq_sel_s(7),
      I4 => pn_seq_sel_s(4),
      I5 => pn_seq_sel_s(6),
      O => \d_data_cntrl_int_reg[8]_2\
    );
\pn_data_pn[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(4),
      I3 => \pn_data_pn_reg[10]\,
      I4 => \pn_data_pn_reg[55]\(4),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(5)
    );
\pn_data_pn[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(7),
      I5 => \pn_data_pn_reg[1]_0\(6),
      O => \pn_data_pn[10]_i_2__0_n_0\
    );
\pn_data_pn[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[11]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(5),
      I3 => \pn_data_pn_reg[11]\,
      I4 => \pn_data_pn_reg[55]\(5),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(6)
    );
\pn_data_pn[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(8),
      I5 => \pn_data_pn_reg[1]_0\(7),
      O => \pn_data_pn[11]_i_2__0_n_0\
    );
\pn_data_pn[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[12]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(6),
      I3 => \pn_data_pn_reg[12]\,
      I4 => \pn_data_pn_reg[55]\(6),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(7)
    );
\pn_data_pn[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(9),
      I5 => \pn_data_pn_reg[1]_0\(8),
      O => \pn_data_pn[12]_i_2__0_n_0\
    );
\pn_data_pn[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[13]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(7),
      I3 => \pn_data_pn_reg[13]\,
      I4 => \pn_data_pn_reg[55]\(7),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(8)
    );
\pn_data_pn[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[47]\(28),
      I5 => \pn_data_pn_reg[1]_0\(9),
      O => \pn_data_pn[13]_i_2__0_n_0\
    );
\pn_data_pn[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[14]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(8),
      I3 => \pn_data_pn_reg[14]\,
      I4 => \pn_data_pn_reg[55]\(8),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(9)
    );
\pn_data_pn[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[47]\(22),
      O => \pn_data_pn[14]_i_2__0_n_0\
    );
\pn_data_pn[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[15]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(9),
      I3 => \pn_data_pn_reg[15]\,
      I4 => \pn_data_pn_reg[55]\(9),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(10)
    );
\pn_data_pn[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[47]\(23),
      O => \pn_data_pn[15]_i_2__0_n_0\
    );
\pn_data_pn[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[16]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(10),
      I3 => \pn_data_pn_reg[16]\,
      I4 => \pn_data_pn_reg[55]\(10),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(11)
    );
\pn_data_pn[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[47]\(24),
      O => \pn_data_pn[16]_i_2__0_n_0\
    );
\pn_data_pn[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[17]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(11),
      I3 => \pn_data_pn_reg[17]\,
      I4 => \pn_data_pn_reg[55]\(11),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(12)
    );
\pn_data_pn[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[47]\(25),
      O => \pn_data_pn[17]_i_2__0_n_0\
    );
\pn_data_pn[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[18]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(12),
      I3 => \pn_data_pn_reg[18]\,
      I4 => \pn_data_pn_reg[55]\(12),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(13)
    );
\pn_data_pn[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(0),
      O => \pn_data_pn[18]_i_2__0_n_0\
    );
\pn_data_pn[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[19]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(13),
      I3 => \pn_data_pn_reg[19]\,
      I4 => \pn_data_pn_reg[55]\(13),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(14)
    );
\pn_data_pn[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(1),
      O => \pn_data_pn[19]_i_2__0_n_0\
    );
\pn_data_pn[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn[1]_i_2__0_n_0\,
      I1 => \pn_data_pn_reg[1]\,
      I2 => \pn_data_pn[1]_i_4__0_n_0\,
      I3 => \pn_data_pn_reg[55]\(0),
      I4 => \pn_data_pn_reg[55]\(4),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(0)
    );
\pn_data_pn[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666066606660"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(17),
      I1 => \pn_data_pn_reg[1]_0\(19),
      I2 => pn_seq_sel_s(5),
      I3 => pn_seq_sel_s(7),
      I4 => pn_seq_sel_s(4),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[1]_i_2__0_n_0\
    );
\pn_data_pn[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[55]_0\(1),
      I5 => \pn_data_pn_reg[55]_0\(0),
      O => \pn_data_pn[1]_i_4__0_n_0\
    );
\pn_data_pn[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[20]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(14),
      I3 => \pn_data_pn_reg[20]\,
      I4 => \pn_data_pn_reg[55]\(14),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(15)
    );
\pn_data_pn[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(2),
      O => \pn_data_pn[20]_i_2__0_n_0\
    );
\pn_data_pn[20]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pn_seq_sel_s(4),
      I1 => pn_seq_sel_s(5),
      I2 => pn_seq_sel_s(7),
      I3 => pn_seq_sel_s(6),
      O => \^d_data_cntrl_int_reg[7]_0\
    );
\pn_data_pn[26]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(3),
      I1 => \pn_data_pn_reg[55]\(15),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \d_data_cntrl_int_reg[7]_2\
    );
\pn_data_pn[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(9),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(15),
      I4 => \pn_data_pn[27]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(16)
    );
\pn_data_pn[27]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(4),
      I1 => \pn_data_pn_reg[55]\(16),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[27]_i_4__0_n_0\
    );
\pn_data_pn[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[47]\(28),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(16),
      I4 => \pn_data_pn[28]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(17)
    );
\pn_data_pn[28]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(5),
      I1 => \pn_data_pn_reg[55]\(17),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[28]_i_4__0_n_0\
    );
\pn_data_pn[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[47]\(29),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(17),
      I4 => \pn_data_pn[29]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(18)
    );
\pn_data_pn[29]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(6),
      I1 => \pn_data_pn_reg[55]\(18),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[29]_i_4__0_n_0\
    );
\pn_data_pn[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[47]\(18),
      O => \d_data_cntrl_int_reg[8]_0\
    );
\pn_data_pn[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(7),
      I1 => \pn_data_pn_reg[55]\(19),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \d_data_cntrl_int_reg[7]_3\
    );
\pn_data_pn[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(8),
      I1 => \pn_data_pn_reg[55]\(20),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \d_data_cntrl_int_reg[7]_4\
    );
\pn_data_pn[32]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(9),
      I1 => \pn_data_pn_reg[55]\(21),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \d_data_cntrl_int_reg[7]_5\
    );
\pn_data_pn[33]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(10),
      I1 => \pn_data_pn_reg[55]\(22),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \d_data_cntrl_int_reg[7]_6\
    );
\pn_data_pn[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(10),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(18),
      I4 => \pn_data_pn[34]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(19)
    );
\pn_data_pn[34]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(11),
      I1 => \pn_data_pn_reg[55]\(23),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[34]_i_4__0_n_0\
    );
\pn_data_pn[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(11),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(19),
      I4 => \pn_data_pn[35]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(20)
    );
\pn_data_pn[35]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(12),
      I1 => \pn_data_pn_reg[55]\(24),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[35]_i_4__0_n_0\
    );
\pn_data_pn[36]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(12),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(20),
      I4 => \pn_data_pn[36]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(21)
    );
\pn_data_pn[36]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(13),
      I1 => \pn_data_pn_reg[55]\(25),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[36]_i_4__0_n_0\
    );
\pn_data_pn[37]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(13),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(21),
      I4 => \pn_data_pn[37]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(22)
    );
\pn_data_pn[37]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(14),
      I1 => \pn_data_pn_reg[55]\(26),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[37]_i_4__0_n_0\
    );
\pn_data_pn[39]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(14),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(23),
      I4 => \pn_data_pn[39]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(23)
    );
\pn_data_pn[39]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(15),
      I1 => \pn_data_pn_reg[55]\(27),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[39]_i_4__0_n_0\
    );
\pn_data_pn[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(0),
      I5 => \pn_data_pn_reg[47]\(25),
      O => \d_data_cntrl_int_reg[8]_1\
    );
\pn_data_pn[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(15),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(24),
      I4 => \pn_data_pn[40]_i_4__0_n_0\,
      O => \pn_data_pn_reg[5]\(24)
    );
\pn_data_pn[40]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(16),
      I1 => \pn_data_pn_reg[55]\(28),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[40]_i_4__0_n_0\
    );
\pn_data_pn[42]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(29),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(17),
      I4 => \pn_data_pn_reg[47]\(26),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_7\
    );
\pn_data_pn[43]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(30),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(18),
      I4 => \pn_data_pn_reg[47]\(27),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_8\
    );
\pn_data_pn[44]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(31),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(19),
      I4 => \pn_data_pn_reg[47]\(28),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_9\
    );
\pn_data_pn[45]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(32),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(20),
      I4 => \pn_data_pn_reg[47]\(29),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_10\
    );
\pn_data_pn[46]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(33),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(21),
      I4 => \pn_data_pn_reg[47]\(30),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_11\
    );
\pn_data_pn[47]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[47]\(39),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(31),
      I4 => \pn_data_pn[47]_i_5__0_n_0\,
      O => \pn_data_pn_reg[5]\(25)
    );
\pn_data_pn[47]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => pn_seq_sel_s(4),
      I1 => pn_seq_sel_s(5),
      I2 => pn_seq_sel_s(7),
      I3 => pn_seq_sel_s(6),
      O => \^d_data_cntrl_int_reg[7]_1\
    );
\pn_data_pn[47]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(22),
      I1 => \pn_data_pn_reg[55]\(34),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(5),
      I4 => pn_seq_sel_s(7),
      I5 => pn_seq_sel_s(6),
      O => \pn_data_pn[47]_i_5__0_n_0\
    );
\pn_data_pn[48]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(35),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(23),
      I4 => \pn_data_pn_reg[47]\(32),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_12\
    );
\pn_data_pn[49]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(36),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(24),
      I4 => \pn_data_pn_reg[47]\(33),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_13\
    );
\pn_data_pn[50]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(37),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(25),
      I4 => \pn_data_pn_reg[47]\(34),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_14\
    );
\pn_data_pn[51]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(38),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(26),
      I4 => \pn_data_pn_reg[47]\(35),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_15\
    );
\pn_data_pn[52]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(39),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(27),
      I4 => \pn_data_pn_reg[47]\(36),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_16\
    );
\pn_data_pn[53]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(40),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(28),
      I4 => \pn_data_pn_reg[47]\(37),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_17\
    );
\pn_data_pn[54]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(41),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(29),
      I4 => \pn_data_pn_reg[47]\(38),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_18\
    );
\pn_data_pn[55]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(7),
      I1 => pn_seq_sel_s(5),
      O => \d_data_cntrl_int_reg[10]_0\(0)
    );
\pn_data_pn[55]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => pn_seq_sel_s(6),
      I1 => pn_seq_sel_s(4),
      I2 => pn_seq_sel_s(7),
      I3 => pn_seq_sel_s(5),
      O => \^d_data_cntrl_int_reg[9]_0\
    );
\pn_data_pn[55]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(42),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(30),
      I4 => \pn_data_pn_reg[47]\(39),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_19\
    );
\pn_data_pn[5]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => pn_seq_sel_s(6),
      I1 => pn_seq_sel_s(4),
      I2 => pn_seq_sel_s(7),
      I3 => pn_seq_sel_s(5),
      O => \^d_data_cntrl_int_reg[9]_1\
    );
\pn_data_pn[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[6]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(0),
      I3 => \pn_data_pn[6]_i_4__0_n_0\,
      I4 => \pn_data_pn_reg[55]\(0),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(1)
    );
\pn_data_pn[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(3),
      I5 => \pn_data_pn_reg[1]_0\(2),
      O => \pn_data_pn[6]_i_2__0_n_0\
    );
\pn_data_pn[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[55]_0\(6),
      I5 => \pn_data_pn_reg[55]_0\(1),
      O => \pn_data_pn[6]_i_4__0_n_0\
    );
\pn_data_pn[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[7]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(1),
      I3 => \pn_data_pn[7]_i_4__0_n_0\,
      I4 => \pn_data_pn_reg[55]\(1),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(2)
    );
\pn_data_pn[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(4),
      I5 => \pn_data_pn_reg[1]_0\(3),
      O => \pn_data_pn[7]_i_2__0_n_0\
    );
\pn_data_pn[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[55]_0\(7),
      I5 => \pn_data_pn_reg[55]_0\(2),
      O => \pn_data_pn[7]_i_4__0_n_0\
    );
\pn_data_pn[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(2),
      I3 => \pn_data_pn[8]_i_4__0_n_0\,
      I4 => \pn_data_pn_reg[55]\(2),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(3)
    );
\pn_data_pn[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(5),
      I5 => \pn_data_pn_reg[1]_0\(4),
      O => \pn_data_pn[8]_i_2__0_n_0\
    );
\pn_data_pn[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[55]_0\(8),
      I5 => \pn_data_pn_reg[55]_0\(3),
      O => \pn_data_pn[8]_i_4__0_n_0\
    );
\pn_data_pn[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2__0_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(3),
      I3 => \pn_data_pn[9]_i_4__0_n_0\,
      I4 => \pn_data_pn_reg[55]\(3),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(4)
    );
\pn_data_pn[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[1]_0\(6),
      I5 => \pn_data_pn_reg[1]_0\(5),
      O => \pn_data_pn[9]_i_2__0_n_0\
    );
\pn_data_pn[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      I2 => pn_seq_sel_s(4),
      I3 => pn_seq_sel_s(6),
      I4 => \pn_data_pn_reg[55]_0\(9),
      I5 => \pn_data_pn_reg[55]_0\(4),
      O => \pn_data_pn[9]_i_4__0_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(3),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(4),
      Q => \up_xfer_data_reg_n_0_[75]\,
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(5),
      Q => \up_xfer_data_reg_n_0_[76]\,
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(6),
      Q => \up_xfer_data_reg_n_0_[77]\,
      R => p_0_in
    );
\up_xfer_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(7),
      Q => \up_xfer_data_reg_n_0_[78]\,
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(0),
      Q => \up_xfer_data_reg_n_0_[7]\,
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(1),
      Q => \up_xfer_data_reg_n_0_[8]\,
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(2),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in
    );
up_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \up_xfer_data_reg[7]_0\,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => up_xfer_toggle_i_1_n_0
    );
\up_xfer_toggle_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \up_xfer_toggle_i_2__0_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_toggle_i_2__0_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_adc_tpl_core_0_up_xfer_cntrl__parameterized0\ is
  port (
    up_xfer_toggle_reg_0 : out STD_LOGIC;
    up_xfer_state : out STD_LOGIC;
    up_cntrl_xfer_done_s : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]_1\ : out STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_state_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_xfer_done_int_reg_0 : in STD_LOGIC;
    \up_xfer_data_reg[0]_0\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_adc_tpl_core_0_up_xfer_cntrl__parameterized0\ : entity is "up_xfer_cntrl";
end \system_adc_tpl_core_0_up_xfer_cntrl__parameterized0\;

architecture STRUCTURE of \system_adc_tpl_core_0_up_xfer_cntrl__parameterized0\ is
  signal \d_data_cntrl_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[0]_1\ : STD_LOGIC;
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal \up_xfer_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \^up_xfer_state\ : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal \up_xfer_toggle_i_1__1_n_0\ : STD_LOGIC;
  signal \^up_xfer_toggle_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of adc_rst_INST_0 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \d_data_cntrl_int[0]_i_1\ : label is "soft_lutpair170";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_data[0]_i_1\ : label is "soft_lutpair169";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_toggle_i_1__1\ : label is "soft_lutpair169";
begin
  \d_data_cntrl_int_reg[0]_1\ <= \^d_data_cntrl_int_reg[0]_1\;
  up_xfer_state <= \^up_xfer_state\;
  up_xfer_toggle_reg_0 <= \^up_xfer_toggle_reg_0\;
adc_rst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[0]_1\,
      O => \d_data_cntrl_int_reg[0]_0\
    );
\d_data_cntrl_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \up_xfer_data_reg_n_0_[0]\,
      I1 => d_xfer_toggle_m2,
      I2 => d_xfer_toggle_m3,
      I3 => \^d_data_cntrl_int_reg[0]_1\,
      O => \d_data_cntrl_int[0]_i_1_n_0\
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_data_cntrl_int[0]_i_1_n_0\,
      Q => \^d_data_cntrl_int_reg[0]_1\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \^up_xfer_toggle_reg_0\,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\up_xfer_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => data2(0),
      I1 => \up_xfer_data_reg[0]_0\,
      I2 => \^up_xfer_state\,
      I3 => \^up_xfer_toggle_reg_0\,
      I4 => \up_xfer_data_reg_n_0_[0]\,
      O => \up_xfer_data[0]_i_1_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_data[0]_i_1_n_0\,
      Q => \up_xfer_data_reg_n_0_[0]\,
      R => up_xfer_state_reg_0
    );
up_xfer_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_done_int_reg_0,
      Q => up_cntrl_xfer_done_s,
      R => '0'
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => up_xfer_state_reg_0
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => up_xfer_state_reg_0
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => \^up_xfer_state\,
      R => up_xfer_state_reg_0
    );
\up_xfer_toggle_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^up_xfer_state\,
      I1 => \up_xfer_data_reg[0]_0\,
      I2 => \^up_xfer_toggle_reg_0\,
      O => \up_xfer_toggle_i_1__1_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_toggle_i_1__1_n_0\,
      Q => \^up_xfer_toggle_reg_0\,
      R => up_xfer_state_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_adc_tpl_core_0_up_xfer_cntrl__xdcDup__1\ is
  port (
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_data_cntrl_int_reg[7]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_2\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_3\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_4\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_5\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_6\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_7\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_8\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_9\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_10\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_11\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_12\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_13\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_14\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_15\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_16\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_17\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_18\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_19\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[76]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_2\ : out STD_LOGIC;
    \up_xfer_count_reg[0]_0\ : out STD_LOGIC;
    \up_xfer_count_reg[2]_0\ : out STD_LOGIC;
    enable : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pn_data_pn_reg[1]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC_VECTOR ( 42 downto 0 );
    \pn_data_pn_reg[47]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \pn_data_pn_reg[1]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[10]\ : in STD_LOGIC;
    \pn_data_pn_reg[11]\ : in STD_LOGIC;
    \pn_data_pn_reg[12]\ : in STD_LOGIC;
    \pn_data_pn_reg[13]\ : in STD_LOGIC;
    \pn_data_pn_reg[14]\ : in STD_LOGIC;
    \pn_data_pn_reg[15]\ : in STD_LOGIC;
    \pn_data_pn_reg[16]\ : in STD_LOGIC;
    \pn_data_pn_reg[17]\ : in STD_LOGIC;
    \pn_data_pn_reg[18]\ : in STD_LOGIC;
    \pn_data_pn_reg[19]\ : in STD_LOGIC;
    \pn_data_pn_reg[20]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_state : in STD_LOGIC;
    up_xfer_toggle : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_adc_tpl_core_0_up_xfer_cntrl__xdcDup__1\ : entity is "up_xfer_cntrl";
end \system_adc_tpl_core_0_up_xfer_cntrl__xdcDup__1\;

architecture STRUCTURE of \system_adc_tpl_core_0_up_xfer_cntrl__xdcDup__1\ is
  signal \^d_data_cntrl_int_reg[7]_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[7]_1\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[9]_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[9]_1\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dfmt_sign_extend_s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \pn_data_pn[10]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[16]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[17]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[18]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[19]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[20]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[27]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[28]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[29]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[34]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[35]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[36]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[37]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[39]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[40]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[47]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4_n_0\ : STD_LOGIC;
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^up_xfer_count_reg[2]_0\ : STD_LOGIC;
  signal up_xfer_data : STD_LOGIC_VECTOR ( 78 downto 7 );
  signal up_xfer_done_int_i_2_n_0 : STD_LOGIC;
  signal up_xfer_state_1 : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle_0 : STD_LOGIC;
  signal \up_xfer_toggle_i_1__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[15]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data_int[15]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data_int[15]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data_int[15]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pn_data_pn[55]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pn_data_pn[55]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pn_data_pn[5]_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \up_xfer_count[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of up_xfer_done_int_i_1 : label is "soft_lutpair148";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
  \d_data_cntrl_int_reg[7]_0\ <= \^d_data_cntrl_int_reg[7]_0\;
  \d_data_cntrl_int_reg[7]_1\ <= \^d_data_cntrl_int_reg[7]_1\;
  \d_data_cntrl_int_reg[9]_0\ <= \^d_data_cntrl_int_reg[9]_0\;
  \d_data_cntrl_int_reg[9]_1\ <= \^d_data_cntrl_int_reg[9]_1\;
  \up_xfer_count_reg[2]_0\ <= \^up_xfer_count_reg[2]_0\;
\d_data_cntrl_int[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(10),
      Q => pn_seq_sel_s(3)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(75),
      Q => enable(0)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(76),
      Q => dfmt_enable_s(0)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(77),
      Q => dfmt_type_s(0)
    );
\d_data_cntrl_int_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(78),
      Q => dfmt_sign_extend_s(0)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(7),
      Q => pn_seq_sel_s(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(8),
      Q => pn_seq_sel_s(1)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(9),
      Q => pn_seq_sel_s(2)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle_0,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\data_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[13]\(2),
      I1 => dfmt_enable_s(0),
      I2 => dfmt_type_s(0),
      O => \rx_data_reg[23]\(0)
    );
\data_int[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[13]\(1),
      I1 => dfmt_enable_s(0),
      I2 => dfmt_type_s(0),
      O => \rx_data_reg[15]\(0)
    );
\data_int[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[13]\(0),
      I1 => dfmt_enable_s(0),
      I2 => dfmt_type_s(0),
      O => \rx_data_reg[7]\(0)
    );
\data_int[15]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dfmt_enable_s(0),
      I1 => dfmt_sign_extend_s(0),
      O => \d_data_cntrl_int_reg[76]_0\
    );
\data_int[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[13]\(3),
      I1 => dfmt_enable_s(0),
      I2 => dfmt_type_s(0),
      O => \rx_data_reg[31]\(0)
    );
\pn_data_pn[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666066606660"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(16),
      I1 => \pn_data_pn_reg[1]_0\(18),
      I2 => pn_seq_sel_s(1),
      I3 => pn_seq_sel_s(3),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(2),
      O => \d_data_cntrl_int_reg[8]_2\
    );
\pn_data_pn[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(4),
      I3 => \pn_data_pn_reg[10]\,
      I4 => \pn_data_pn_reg[55]\(4),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(5)
    );
\pn_data_pn[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(7),
      I5 => \pn_data_pn_reg[1]_0\(6),
      O => \pn_data_pn[10]_i_2_n_0\
    );
\pn_data_pn[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[11]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(5),
      I3 => \pn_data_pn_reg[11]\,
      I4 => \pn_data_pn_reg[55]\(5),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(6)
    );
\pn_data_pn[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(8),
      I5 => \pn_data_pn_reg[1]_0\(7),
      O => \pn_data_pn[11]_i_2_n_0\
    );
\pn_data_pn[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[12]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(6),
      I3 => \pn_data_pn_reg[12]\,
      I4 => \pn_data_pn_reg[55]\(6),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(7)
    );
\pn_data_pn[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(9),
      I5 => \pn_data_pn_reg[1]_0\(8),
      O => \pn_data_pn[12]_i_2_n_0\
    );
\pn_data_pn[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[13]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(7),
      I3 => \pn_data_pn_reg[13]\,
      I4 => \pn_data_pn_reg[55]\(7),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(8)
    );
\pn_data_pn[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[47]\(28),
      I5 => \pn_data_pn_reg[1]_0\(9),
      O => \pn_data_pn[13]_i_2_n_0\
    );
\pn_data_pn[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[14]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(8),
      I3 => \pn_data_pn_reg[14]\,
      I4 => \pn_data_pn_reg[55]\(8),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(9)
    );
\pn_data_pn[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[47]\(22),
      O => \pn_data_pn[14]_i_2_n_0\
    );
\pn_data_pn[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[15]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(9),
      I3 => \pn_data_pn_reg[15]\,
      I4 => \pn_data_pn_reg[55]\(9),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(10)
    );
\pn_data_pn[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[47]\(23),
      O => \pn_data_pn[15]_i_2_n_0\
    );
\pn_data_pn[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[16]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(10),
      I3 => \pn_data_pn_reg[16]\,
      I4 => \pn_data_pn_reg[55]\(10),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(11)
    );
\pn_data_pn[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[47]\(24),
      O => \pn_data_pn[16]_i_2_n_0\
    );
\pn_data_pn[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[17]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(11),
      I3 => \pn_data_pn_reg[17]\,
      I4 => \pn_data_pn_reg[55]\(11),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(12)
    );
\pn_data_pn[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[47]\(25),
      O => \pn_data_pn[17]_i_2_n_0\
    );
\pn_data_pn[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[18]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(12),
      I3 => \pn_data_pn_reg[18]\,
      I4 => \pn_data_pn_reg[55]\(12),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(13)
    );
\pn_data_pn[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(0),
      O => \pn_data_pn[18]_i_2_n_0\
    );
\pn_data_pn[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[19]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(13),
      I3 => \pn_data_pn_reg[19]\,
      I4 => \pn_data_pn_reg[55]\(13),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(14)
    );
\pn_data_pn[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(1),
      O => \pn_data_pn[19]_i_2_n_0\
    );
\pn_data_pn[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \pn_data_pn[1]_i_2_n_0\,
      I1 => \pn_data_pn_reg[1]\,
      I2 => \pn_data_pn[1]_i_4_n_0\,
      I3 => \pn_data_pn_reg[55]\(0),
      I4 => \pn_data_pn_reg[55]\(4),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(0)
    );
\pn_data_pn[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666066606660"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(17),
      I1 => \pn_data_pn_reg[1]_0\(19),
      I2 => pn_seq_sel_s(1),
      I3 => pn_seq_sel_s(3),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[1]_i_2_n_0\
    );
\pn_data_pn[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[55]_0\(1),
      I5 => \pn_data_pn_reg[55]_0\(0),
      O => \pn_data_pn[1]_i_4_n_0\
    );
\pn_data_pn[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[20]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(14),
      I3 => \pn_data_pn_reg[20]\,
      I4 => \pn_data_pn_reg[55]\(14),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(15)
    );
\pn_data_pn[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(2),
      O => \pn_data_pn[20]_i_2_n_0\
    );
\pn_data_pn[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => pn_seq_sel_s(3),
      I3 => pn_seq_sel_s(2),
      O => \^d_data_cntrl_int_reg[7]_0\
    );
\pn_data_pn[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(3),
      I1 => \pn_data_pn_reg[55]\(15),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \d_data_cntrl_int_reg[7]_2\
    );
\pn_data_pn[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(9),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(15),
      I4 => \pn_data_pn[27]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(16)
    );
\pn_data_pn[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(4),
      I1 => \pn_data_pn_reg[55]\(16),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[27]_i_4_n_0\
    );
\pn_data_pn[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[47]\(28),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(16),
      I4 => \pn_data_pn[28]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(17)
    );
\pn_data_pn[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(5),
      I1 => \pn_data_pn_reg[55]\(17),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[28]_i_4_n_0\
    );
\pn_data_pn[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[47]\(29),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(17),
      I4 => \pn_data_pn[29]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(18)
    );
\pn_data_pn[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(6),
      I1 => \pn_data_pn_reg[55]\(18),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[29]_i_4_n_0\
    );
\pn_data_pn[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[47]\(18),
      O => \d_data_cntrl_int_reg[8]_0\
    );
\pn_data_pn[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(7),
      I1 => \pn_data_pn_reg[55]\(19),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \d_data_cntrl_int_reg[7]_3\
    );
\pn_data_pn[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(8),
      I1 => \pn_data_pn_reg[55]\(20),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \d_data_cntrl_int_reg[7]_4\
    );
\pn_data_pn[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(9),
      I1 => \pn_data_pn_reg[55]\(21),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \d_data_cntrl_int_reg[7]_5\
    );
\pn_data_pn[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(10),
      I1 => \pn_data_pn_reg[55]\(22),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \d_data_cntrl_int_reg[7]_6\
    );
\pn_data_pn[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(10),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(18),
      I4 => \pn_data_pn[34]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(19)
    );
\pn_data_pn[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(11),
      I1 => \pn_data_pn_reg[55]\(23),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[34]_i_4_n_0\
    );
\pn_data_pn[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(11),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(19),
      I4 => \pn_data_pn[35]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(20)
    );
\pn_data_pn[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(12),
      I1 => \pn_data_pn_reg[55]\(24),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[35]_i_4_n_0\
    );
\pn_data_pn[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(12),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(20),
      I4 => \pn_data_pn[36]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(21)
    );
\pn_data_pn[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(13),
      I1 => \pn_data_pn_reg[55]\(25),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[36]_i_4_n_0\
    );
\pn_data_pn[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(13),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(21),
      I4 => \pn_data_pn[37]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(22)
    );
\pn_data_pn[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(14),
      I1 => \pn_data_pn_reg[55]\(26),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[37]_i_4_n_0\
    );
\pn_data_pn[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(14),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(23),
      I4 => \pn_data_pn[39]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(23)
    );
\pn_data_pn[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(15),
      I1 => \pn_data_pn_reg[55]\(27),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[39]_i_4_n_0\
    );
\pn_data_pn[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(0),
      I5 => \pn_data_pn_reg[47]\(25),
      O => \d_data_cntrl_int_reg[8]_1\
    );
\pn_data_pn[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[1]_0\(15),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(24),
      I4 => \pn_data_pn[40]_i_4_n_0\,
      O => \pn_data_pn_reg[5]\(24)
    );
\pn_data_pn[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(16),
      I1 => \pn_data_pn_reg[55]\(28),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[40]_i_4_n_0\
    );
\pn_data_pn[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(29),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(17),
      I4 => \pn_data_pn_reg[47]\(26),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_7\
    );
\pn_data_pn[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(30),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(18),
      I4 => \pn_data_pn_reg[47]\(27),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_8\
    );
\pn_data_pn[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(31),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(19),
      I4 => \pn_data_pn_reg[47]\(28),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_9\
    );
\pn_data_pn[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(32),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(20),
      I4 => \pn_data_pn_reg[47]\(29),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_10\
    );
\pn_data_pn[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(33),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(21),
      I4 => \pn_data_pn_reg[47]\(30),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_11\
    );
\pn_data_pn[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \pn_data_pn_reg[47]\(39),
      I1 => \^d_data_cntrl_int_reg[9]_0\,
      I2 => \^d_data_cntrl_int_reg[7]_1\,
      I3 => \pn_data_pn_reg[47]\(31),
      I4 => \pn_data_pn[47]_i_5_n_0\,
      O => \pn_data_pn_reg[5]\(25)
    );
\pn_data_pn[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => pn_seq_sel_s(3),
      I3 => pn_seq_sel_s(2),
      O => \^d_data_cntrl_int_reg[7]_1\
    );
\pn_data_pn[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AC"
    )
        port map (
      I0 => \pn_data_pn_reg[55]_0\(22),
      I1 => \pn_data_pn_reg[55]\(34),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(3),
      I5 => pn_seq_sel_s(2),
      O => \pn_data_pn[47]_i_5_n_0\
    );
\pn_data_pn[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(35),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(23),
      I4 => \pn_data_pn_reg[47]\(32),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_12\
    );
\pn_data_pn[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(36),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(24),
      I4 => \pn_data_pn_reg[47]\(33),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_13\
    );
\pn_data_pn[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(37),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(25),
      I4 => \pn_data_pn_reg[47]\(34),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_14\
    );
\pn_data_pn[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(38),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(26),
      I4 => \pn_data_pn_reg[47]\(35),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_15\
    );
\pn_data_pn[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(39),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(27),
      I4 => \pn_data_pn_reg[47]\(36),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_16\
    );
\pn_data_pn[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(40),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(28),
      I4 => \pn_data_pn_reg[47]\(37),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_17\
    );
\pn_data_pn[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(41),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(29),
      I4 => \pn_data_pn_reg[47]\(38),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_18\
    );
\pn_data_pn[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(3),
      I1 => pn_seq_sel_s(1),
      O => E(0)
    );
\pn_data_pn[55]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => pn_seq_sel_s(2),
      I1 => pn_seq_sel_s(0),
      I2 => pn_seq_sel_s(3),
      I3 => pn_seq_sel_s(1),
      O => \^d_data_cntrl_int_reg[9]_0\
    );
\pn_data_pn[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[7]_0\,
      I1 => \pn_data_pn_reg[55]\(42),
      I2 => \^d_data_cntrl_int_reg[9]_1\,
      I3 => \pn_data_pn_reg[55]_0\(30),
      I4 => \pn_data_pn_reg[47]\(39),
      I5 => \^d_data_cntrl_int_reg[7]_1\,
      O => \d_data_cntrl_int_reg[7]_19\
    );
\pn_data_pn[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => pn_seq_sel_s(2),
      I1 => pn_seq_sel_s(0),
      I2 => pn_seq_sel_s(3),
      I3 => pn_seq_sel_s(1),
      O => \^d_data_cntrl_int_reg[9]_1\
    );
\pn_data_pn[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[6]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(0),
      I3 => \pn_data_pn[6]_i_4_n_0\,
      I4 => \pn_data_pn_reg[55]\(0),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(1)
    );
\pn_data_pn[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(3),
      I5 => \pn_data_pn_reg[1]_0\(2),
      O => \pn_data_pn[6]_i_2_n_0\
    );
\pn_data_pn[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[55]_0\(6),
      I5 => \pn_data_pn_reg[55]_0\(1),
      O => \pn_data_pn[6]_i_4_n_0\
    );
\pn_data_pn[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[7]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(1),
      I3 => \pn_data_pn[7]_i_4_n_0\,
      I4 => \pn_data_pn_reg[55]\(1),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(2)
    );
\pn_data_pn[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(4),
      I5 => \pn_data_pn_reg[1]_0\(3),
      O => \pn_data_pn[7]_i_2_n_0\
    );
\pn_data_pn[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[55]_0\(7),
      I5 => \pn_data_pn_reg[55]_0\(2),
      O => \pn_data_pn[7]_i_4_n_0\
    );
\pn_data_pn[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(2),
      I3 => \pn_data_pn[8]_i_4_n_0\,
      I4 => \pn_data_pn_reg[55]\(2),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(3)
    );
\pn_data_pn[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(5),
      I5 => \pn_data_pn_reg[1]_0\(4),
      O => \pn_data_pn[8]_i_2_n_0\
    );
\pn_data_pn[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[55]_0\(8),
      I5 => \pn_data_pn_reg[55]_0\(3),
      O => \pn_data_pn[8]_i_4_n_0\
    );
\pn_data_pn[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2_n_0\,
      I1 => \^d_data_cntrl_int_reg[7]_1\,
      I2 => \pn_data_pn_reg[47]\(3),
      I3 => \pn_data_pn[9]_i_4_n_0\,
      I4 => \pn_data_pn_reg[55]\(3),
      I5 => \^d_data_cntrl_int_reg[7]_0\,
      O => \pn_data_pn_reg[5]\(4)
    );
\pn_data_pn[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEEEFEEE0000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[1]_0\(6),
      I5 => \pn_data_pn_reg[1]_0\(5),
      O => \pn_data_pn[9]_i_2_n_0\
    );
\pn_data_pn[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(2),
      I4 => \pn_data_pn_reg[55]_0\(9),
      I5 => \pn_data_pn_reg[55]_0\(4),
      O => \pn_data_pn[9]_i_4_n_0\
    );
\up_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      O => \p_0_in__2\(0)
    );
\up_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      O => \p_0_in__2\(1)
    );
\up_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      O => \p_0_in__2\(2)
    );
\up_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      O => \p_0_in__2\(3)
    );
\up_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I4 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      O => \p_0_in__2\(4)
    );
\up_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I4 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      I5 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      O => \p_0_in__2\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      R => p_0_in
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      R => p_0_in
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      R => p_0_in
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      R => p_0_in
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      R => p_0_in
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__2\(5),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      R => p_0_in
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => D(3),
      Q => up_xfer_data(10),
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => D(4),
      Q => up_xfer_data(75),
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => D(5),
      Q => up_xfer_data(76),
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => D(6),
      Q => up_xfer_data(77),
      R => p_0_in
    );
\up_xfer_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => D(7),
      Q => up_xfer_data(78),
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => D(0),
      Q => up_xfer_data(7),
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => D(1),
      Q => up_xfer_data(8),
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => D(2),
      Q => up_xfer_data(9),
      R => p_0_in
    );
up_xfer_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => up_xfer_done_int_i_2_n_0,
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      O => \up_xfer_count_reg[0]_0\
    );
up_xfer_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      I2 => s_axi_aresetn,
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      I4 => up_xfer_state,
      I5 => up_xfer_toggle,
      O => up_xfer_done_int_i_2_n_0
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state_1,
      R => p_0_in
    );
\up_xfer_toggle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_xfer_count_reg[2]_0\,
      I1 => up_xfer_toggle_0,
      I2 => up_xfer_state_1,
      O => \up_xfer_toggle_i_1__0_n_0\
    );
up_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle_0,
      O => p_2_in
    );
up_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I4 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      I5 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      O => \^up_xfer_count_reg[2]_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => p_2_in,
      Q => up_xfer_toggle_0,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_up_xfer_status is
  port (
    \up_data_status_int_reg[33]_0\ : out STD_LOGIC;
    \up_data_status_int_reg[34]_0\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    d_xfer_toggle_reg_0 : in STD_LOGIC;
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_adc_tpl_core_0_up_xfer_status;

architecture STRUCTURE of system_adc_tpl_core_0_up_xfer_status is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_xfer_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__0_n_0\ : STD_LOGIC;
  signal \up_data_status_int[33]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[34]_i_1_n_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[33]_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[34]_0\ : STD_LOGIC;
  signal up_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[33]_i_1__0\ : label is "soft_lutpair165";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \d_xfer_toggle_i_1__0\ : label is "soft_lutpair165";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  \up_data_status_int_reg[33]_0\ <= \^up_data_status_int_reg[33]_0\;
  \up_data_status_int_reg[34]_0\ <= \^up_data_status_int_reg[34]_0\;
\d_acc_data[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AA8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[33]\,
      I1 => d_xfer_toggle_reg_0,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AA8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[34]\,
      I1 => d_xfer_toggle_reg_0,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBE0082"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[33]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle_reg_0,
      I4 => \d_xfer_data_reg_n_0_[33]\,
      O => \d_xfer_data[33]_i_1_n_0\
    );
\d_xfer_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBE0082"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[34]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle_reg_0,
      I4 => \d_xfer_data_reg_n_0_[34]\,
      O => \d_xfer_data[34]_i_1_n_0\
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[33]_i_1_n_0\,
      Q => \d_xfer_data_reg_n_0_[33]\
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[34]_i_1_n_0\,
      Q => \d_xfer_data_reg_n_0_[34]\
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle_reg_n_0,
      Q => d_xfer_state_m1_reg_n_0
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1_reg_n_0,
      Q => d_xfer_state_m2_reg_n_0
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2_reg_n_0,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B1"
    )
        port map (
      I0 => d_xfer_toggle_reg_0,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__0_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_toggle_i_1__0_n_0\,
      Q => d_xfer_toggle
    );
\up_data_status_int[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[33]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[33]_0\,
      O => \up_data_status_int[33]_i_1_n_0\
    );
\up_data_status_int[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[34]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[34]_0\,
      O => \up_data_status_int[34]_i_1_n_0\
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[33]_i_1_n_0\,
      Q => \^up_data_status_int_reg[33]_0\,
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[34]_i_1_n_0\,
      Q => \^up_data_status_int_reg[34]_0\,
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1_reg_n_0,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle_reg_n_0,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_adc_tpl_core_0_up_xfer_status__parameterized0\ is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    up_status_ovf_s : out STD_LOGIC;
    \up_data_status_int_reg[34]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_dovf : in STD_LOGIC;
    adc_status : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_adc_tpl_core_0_up_xfer_status__parameterized0\ : entity is "up_xfer_status";
end \system_adc_tpl_core_0_up_xfer_status__parameterized0\;

architecture STRUCTURE of \system_adc_tpl_core_0_up_xfer_status__parameterized0\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data[34]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_acc_data[34]_i_3_n_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \d_xfer_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__1_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal \up_data_status_int[33]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[34]_i_1_n_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[34]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^up_status_ovf_s\ : STD_LOGIC;
  signal up_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[33]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \d_acc_data[34]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \d_acc_data[34]_i_2__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \d_acc_data[34]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \d_xfer_count[0]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \d_xfer_data[33]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \d_xfer_data[34]_i_1\ : label is "soft_lutpair175";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \d_xfer_toggle_i_1__1\ : label is "soft_lutpair173";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  \up_data_status_int_reg[34]_0\(0) <= \^up_data_status_int_reg[34]_0\(0);
  up_status_ovf_s <= \^up_status_ovf_s\;
\d_acc_data[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[33]\,
      I1 => \d_acc_data[34]_i_2__0_n_0\,
      I2 => adc_dovf,
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[34]\,
      I1 => \d_acc_data[34]_i_2__0_n_0\,
      I2 => adc_status,
      O => d_acc_data(34)
    );
\d_acc_data[34]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(3),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => \d_acc_data[34]_i_3_n_0\,
      O => \d_acc_data[34]_i_2__0_n_0\
    );
\d_acc_data[34]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      O => \d_acc_data[34]_i_3_n_0\
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__1\(0)
    );
\d_xfer_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__1\(1)
    );
\d_xfer_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__1\(2)
    );
\d_xfer_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__1\(3)
    );
\d_xfer_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__1\(4)
    );
\d_xfer_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(4),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(2),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__1\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \d_acc_data[34]_i_2__0_n_0\,
      I1 => \d_acc_data_reg_n_0_[33]\,
      I2 => \d_xfer_data_reg_n_0_[33]\,
      O => \d_xfer_data[33]_i_1_n_0\
    );
\d_xfer_data[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => \d_acc_data[34]_i_2__0_n_0\,
      I1 => \d_acc_data_reg_n_0_[34]\,
      I2 => \d_xfer_data_reg_n_0_[34]\,
      O => \d_xfer_data[34]_i_1_n_0\
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[33]_i_1_n_0\,
      Q => \d_xfer_data_reg_n_0_[33]\
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[34]_i_1_n_0\,
      Q => \d_xfer_data_reg_n_0_[34]\
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle_reg_n_0,
      Q => d_xfer_state_m1_reg_n_0
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1_reg_n_0,
      Q => d_xfer_state_m2_reg_n_0
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2_reg_n_0,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_acc_data[34]_i_2__0_n_0\,
      I1 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__1_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_toggle_i_1__1_n_0\,
      Q => d_xfer_toggle
    );
up_axi_awready_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
\up_data_status_int[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[33]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_status_ovf_s\,
      O => \up_data_status_int[33]_i_1_n_0\
    );
\up_data_status_int[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[34]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[34]_0\(0),
      O => \up_data_status_int[34]_i_1_n_0\
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[33]_i_1_n_0\,
      Q => \^up_status_ovf_s\,
      R => \^s_axi_aresetn_0\
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[34]_i_1_n_0\,
      Q => \^up_data_status_int_reg[34]_0\(0),
      R => \^s_axi_aresetn_0\
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1_reg_n_0,
      Q => up_xfer_toggle_m2,
      R => \^s_axi_aresetn_0\
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => \^s_axi_aresetn_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_adc_tpl_core_0_up_xfer_status__xdcDup__1\ is
  port (
    \d_xfer_count_reg[4]_0\ : out STD_LOGIC;
    up_adc_pn_oos_s : out STD_LOGIC;
    up_adc_pn_err_s : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_adc_tpl_core_0_up_xfer_status__xdcDup__1\ : entity is "up_xfer_status";
end \system_adc_tpl_core_0_up_xfer_status__xdcDup__1\;

architecture STRUCTURE of \system_adc_tpl_core_0_up_xfer_status__xdcDup__1\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \^d_xfer_count_reg[4]_0\ : STD_LOGIC;
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_xfer_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[34]_i_1_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^up_adc_pn_err_s\ : STD_LOGIC;
  signal \^up_adc_pn_oos_s\ : STD_LOGIC;
  signal \up_data_status_int[33]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[34]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_toggle__0\ : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[33]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1\ : label is "soft_lutpair152";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of d_xfer_toggle_i_1 : label is "soft_lutpair153";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  \d_xfer_count_reg[4]_0\ <= \^d_xfer_count_reg[4]_0\;
  up_adc_pn_err_s <= \^up_adc_pn_err_s\;
  up_adc_pn_oos_s <= \^up_adc_pn_oos_s\;
\d_acc_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AA8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[33]\,
      I1 => \^d_xfer_count_reg[4]_0\,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AA8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[34]\,
      I1 => \^d_xfer_count_reg[4]_0\,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(4),
      I1 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(5),
      I2 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      I3 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3),
      I4 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I5 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      O => \^d_xfer_count_reg[4]_0\
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      O => \p_0_in__0\(0)
    );
\d_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I1 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      O => \p_0_in__0\(1)
    );
\d_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I1 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I2 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      O => \p_0_in__0\(2)
    );
\d_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      I1 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I2 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I3 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3),
      O => \p_0_in__0\(3)
    );
\d_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I1 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I2 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      I3 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3),
      I4 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(4),
      O => \p_0_in__0\(4)
    );
\d_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I1 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I2 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(4),
      I3 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3),
      I4 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      I5 => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(5),
      O => \p_0_in__0\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(0),
      Q => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(1),
      Q => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(2),
      Q => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(3),
      Q => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(4),
      Q => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(5),
      Q => \g_channel[1].i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(5)
    );
\d_xfer_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBE0082"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[33]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => \^d_xfer_count_reg[4]_0\,
      I4 => d_xfer_data(33),
      O => \d_xfer_data[33]_i_1_n_0\
    );
\d_xfer_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBE0082"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[34]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => \^d_xfer_count_reg[4]_0\,
      I4 => d_xfer_data(34),
      O => \d_xfer_data[34]_i_1_n_0\
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[33]_i_1_n_0\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[34]_i_1_n_0\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \up_xfer_toggle__0\,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
d_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B1"
    )
        port map (
      I0 => \^d_xfer_count_reg[4]_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => d_xfer_toggle_i_1_n_0
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_i_1_n_0,
      Q => d_xfer_toggle
    );
\up_data_status_int[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(33),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_adc_pn_oos_s\,
      O => \up_data_status_int[33]_i_1_n_0\
    );
\up_data_status_int[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(34),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_adc_pn_err_s\,
      O => \up_data_status_int[34]_i_1_n_0\
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[33]_i_1_n_0\,
      Q => \^up_adc_pn_oos_s\,
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[34]_i_1_n_0\,
      Q => \^up_adc_pn_err_s\,
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => \up_xfer_toggle__0\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_deframer is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 111 downto 0 );
    \rx_data_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[16]\ : out STD_LOGIC;
    \rx_data_reg[16]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    link_sof : in STD_LOGIC_VECTOR ( 3 downto 0 );
    link_clk : in STD_LOGIC;
    link_data : in STD_LOGIC_VECTOR ( 111 downto 0 )
  );
end system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_deframer;

architecture STRUCTURE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_deframer is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal \g_xcvr_if[0].i_xcvr_if_n_100\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_101\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_102\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_103\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_104\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_105\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_106\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_107\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_108\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_109\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_110\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_111\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_112\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_113\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_114\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_115\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_116\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_117\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_118\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_34\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_35\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_36\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_39\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_40\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_41\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_42\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_43\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_44\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_45\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_46\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_47\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_48\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_49\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_50\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_51\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_52\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_53\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_54\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_55\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_56\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_57\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_58\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_59\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_60\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_61\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_62\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_63\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_64\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_65\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_66\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_67\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_68\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_69\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_70\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_71\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_72\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_73\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_74\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_75\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_76\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_77\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_78\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_79\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_80\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_81\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_82\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_83\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_84\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_85\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_86\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_87\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_88\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_89\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_90\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_91\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_92\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_93\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_94\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_95\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_96\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_97\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_98\ : STD_LOGIC;
  signal \g_xcvr_if[0].i_xcvr_if_n_99\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_0\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_25\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_26\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_27\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_28\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_29\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_30\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_31\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_32\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_33\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_34\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_35\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_36\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_37\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_38\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_39\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_40\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_41\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_42\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_43\ : STD_LOGIC;
  signal \g_xcvr_if[1].i_xcvr_if_n_44\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_34\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_35\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_36\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_37\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_38\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_39\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_40\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_41\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_42\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_43\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_44\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_45\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_46\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_47\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_48\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_49\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_50\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_51\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_52\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_53\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_54\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_55\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_56\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_57\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_58\ : STD_LOGIC;
  signal \g_xcvr_if[2].i_xcvr_if_n_59\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_0\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_25\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_26\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_27\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_28\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_29\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_30\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_31\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_32\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_33\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_34\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_35\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_36\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_37\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_38\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_39\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_40\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_41\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_42\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_43\ : STD_LOGIC;
  signal \g_xcvr_if[3].i_xcvr_if_n_44\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
begin
  adc_data(111 downto 0) <= \^adc_data\(111 downto 0);
\g_xcvr_if[0].i_xcvr_if\: entity work.system_adc_tpl_core_0_ad_xcvr_rx_if
     port map (
      D(23) => \g_xcvr_if[0].i_xcvr_if_n_39\,
      D(22) => \g_xcvr_if[0].i_xcvr_if_n_40\,
      D(21) => \g_xcvr_if[0].i_xcvr_if_n_41\,
      D(20) => \g_xcvr_if[0].i_xcvr_if_n_42\,
      D(19) => \g_xcvr_if[0].i_xcvr_if_n_43\,
      D(18) => \g_xcvr_if[0].i_xcvr_if_n_44\,
      D(17) => \g_xcvr_if[0].i_xcvr_if_n_45\,
      D(16) => \g_xcvr_if[0].i_xcvr_if_n_46\,
      D(15) => \g_xcvr_if[0].i_xcvr_if_n_47\,
      D(14) => \g_xcvr_if[0].i_xcvr_if_n_48\,
      D(13) => \g_xcvr_if[0].i_xcvr_if_n_49\,
      D(12) => \g_xcvr_if[0].i_xcvr_if_n_50\,
      D(11) => \g_xcvr_if[0].i_xcvr_if_n_51\,
      D(10) => \g_xcvr_if[0].i_xcvr_if_n_52\,
      D(9) => \g_xcvr_if[0].i_xcvr_if_n_53\,
      D(8) => \g_xcvr_if[0].i_xcvr_if_n_54\,
      D(7) => \g_xcvr_if[0].i_xcvr_if_n_55\,
      D(6) => \g_xcvr_if[0].i_xcvr_if_n_56\,
      D(5) => \g_xcvr_if[0].i_xcvr_if_n_57\,
      D(4) => \g_xcvr_if[0].i_xcvr_if_n_58\,
      D(3) => \g_xcvr_if[0].i_xcvr_if_n_59\,
      D(2) => \g_xcvr_if[0].i_xcvr_if_n_60\,
      D(1) => \g_xcvr_if[0].i_xcvr_if_n_61\,
      D(0) => \g_xcvr_if[0].i_xcvr_if_n_62\,
      E(0) => \g_xcvr_if[0].i_xcvr_if_n_36\,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      adc_data(31 downto 24) => \^adc_data\(55 downto 48),
      adc_data(23 downto 16) => \^adc_data\(41 downto 34),
      adc_data(15 downto 8) => \^adc_data\(27 downto 20),
      adc_data(7 downto 0) => \^adc_data\(13 downto 6),
      adc_pn_match_z_reg => \g_xcvr_if[1].i_xcvr_if_n_25\,
      adc_pn_match_z_reg_0 => \g_xcvr_if[1].i_xcvr_if_n_26\,
      adc_pn_match_z_reg_1 => \g_xcvr_if[1].i_xcvr_if_n_0\,
      adc_pn_match_z_reg_2(3 downto 2) => \^adc_data\(43 downto 42),
      adc_pn_match_z_reg_2(1 downto 0) => \^adc_data\(33 downto 32),
      link_clk => link_clk,
      link_data(111 downto 0) => link_data(111 downto 0),
      \link_data[127]\(23) => \g_xcvr_if[0].i_xcvr_if_n_63\,
      \link_data[127]\(22) => \g_xcvr_if[0].i_xcvr_if_n_64\,
      \link_data[127]\(21) => \g_xcvr_if[0].i_xcvr_if_n_65\,
      \link_data[127]\(20) => \g_xcvr_if[0].i_xcvr_if_n_66\,
      \link_data[127]\(19) => \g_xcvr_if[0].i_xcvr_if_n_67\,
      \link_data[127]\(18) => \g_xcvr_if[0].i_xcvr_if_n_68\,
      \link_data[127]\(17) => \g_xcvr_if[0].i_xcvr_if_n_69\,
      \link_data[127]\(16) => \g_xcvr_if[0].i_xcvr_if_n_70\,
      \link_data[127]\(15) => \g_xcvr_if[0].i_xcvr_if_n_71\,
      \link_data[127]\(14) => \g_xcvr_if[0].i_xcvr_if_n_72\,
      \link_data[127]\(13) => \g_xcvr_if[0].i_xcvr_if_n_73\,
      \link_data[127]\(12) => \g_xcvr_if[0].i_xcvr_if_n_74\,
      \link_data[127]\(11) => \g_xcvr_if[0].i_xcvr_if_n_75\,
      \link_data[127]\(10) => \g_xcvr_if[0].i_xcvr_if_n_76\,
      \link_data[127]\(9) => \g_xcvr_if[0].i_xcvr_if_n_77\,
      \link_data[127]\(8) => \g_xcvr_if[0].i_xcvr_if_n_78\,
      \link_data[127]\(7) => \g_xcvr_if[0].i_xcvr_if_n_79\,
      \link_data[127]\(6) => \g_xcvr_if[0].i_xcvr_if_n_80\,
      \link_data[127]\(5) => \g_xcvr_if[0].i_xcvr_if_n_81\,
      \link_data[127]\(4) => \g_xcvr_if[0].i_xcvr_if_n_82\,
      \link_data[127]\(3) => \g_xcvr_if[0].i_xcvr_if_n_83\,
      \link_data[127]\(2) => \g_xcvr_if[0].i_xcvr_if_n_84\,
      \link_data[127]\(1) => \g_xcvr_if[0].i_xcvr_if_n_85\,
      \link_data[127]\(0) => \g_xcvr_if[0].i_xcvr_if_n_86\,
      \link_data[95]\(31) => \g_xcvr_if[0].i_xcvr_if_n_87\,
      \link_data[95]\(30) => \g_xcvr_if[0].i_xcvr_if_n_88\,
      \link_data[95]\(29) => \g_xcvr_if[0].i_xcvr_if_n_89\,
      \link_data[95]\(28) => \g_xcvr_if[0].i_xcvr_if_n_90\,
      \link_data[95]\(27) => \g_xcvr_if[0].i_xcvr_if_n_91\,
      \link_data[95]\(26) => \g_xcvr_if[0].i_xcvr_if_n_92\,
      \link_data[95]\(25) => \g_xcvr_if[0].i_xcvr_if_n_93\,
      \link_data[95]\(24) => \g_xcvr_if[0].i_xcvr_if_n_94\,
      \link_data[95]\(23) => \g_xcvr_if[0].i_xcvr_if_n_95\,
      \link_data[95]\(22) => \g_xcvr_if[0].i_xcvr_if_n_96\,
      \link_data[95]\(21) => \g_xcvr_if[0].i_xcvr_if_n_97\,
      \link_data[95]\(20) => \g_xcvr_if[0].i_xcvr_if_n_98\,
      \link_data[95]\(19) => \g_xcvr_if[0].i_xcvr_if_n_99\,
      \link_data[95]\(18) => \g_xcvr_if[0].i_xcvr_if_n_100\,
      \link_data[95]\(17) => \g_xcvr_if[0].i_xcvr_if_n_101\,
      \link_data[95]\(16) => \g_xcvr_if[0].i_xcvr_if_n_102\,
      \link_data[95]\(15) => \g_xcvr_if[0].i_xcvr_if_n_103\,
      \link_data[95]\(14) => \g_xcvr_if[0].i_xcvr_if_n_104\,
      \link_data[95]\(13) => \g_xcvr_if[0].i_xcvr_if_n_105\,
      \link_data[95]\(12) => \g_xcvr_if[0].i_xcvr_if_n_106\,
      \link_data[95]\(11) => \g_xcvr_if[0].i_xcvr_if_n_107\,
      \link_data[95]\(10) => \g_xcvr_if[0].i_xcvr_if_n_108\,
      \link_data[95]\(9) => \g_xcvr_if[0].i_xcvr_if_n_109\,
      \link_data[95]\(8) => \g_xcvr_if[0].i_xcvr_if_n_110\,
      \link_data[95]\(7) => \g_xcvr_if[0].i_xcvr_if_n_111\,
      \link_data[95]\(6) => \g_xcvr_if[0].i_xcvr_if_n_112\,
      \link_data[95]\(5) => \g_xcvr_if[0].i_xcvr_if_n_113\,
      \link_data[95]\(4) => \g_xcvr_if[0].i_xcvr_if_n_114\,
      \link_data[95]\(3) => \g_xcvr_if[0].i_xcvr_if_n_115\,
      \link_data[95]\(2) => \g_xcvr_if[0].i_xcvr_if_n_116\,
      \link_data[95]\(1) => \g_xcvr_if[0].i_xcvr_if_n_117\,
      \link_data[95]\(0) => \g_xcvr_if[0].i_xcvr_if_n_118\,
      link_sof(3 downto 0) => link_sof(3 downto 0),
      \rx_data_reg[0]_0\ => \g_xcvr_if[2].i_xcvr_if_n_36\,
      \rx_data_reg[10]_0\ => \g_xcvr_if[0].i_xcvr_if_n_34\,
      \rx_data_reg[10]_1\ => \g_xcvr_if[1].i_xcvr_if_n_39\,
      \rx_data_reg[10]_2\ => \g_xcvr_if[3].i_xcvr_if_n_39\,
      \rx_data_reg[10]_3\ => \g_xcvr_if[2].i_xcvr_if_n_54\,
      \rx_data_reg[11]_0\ => \g_xcvr_if[1].i_xcvr_if_n_40\,
      \rx_data_reg[11]_1\ => \g_xcvr_if[3].i_xcvr_if_n_40\,
      \rx_data_reg[11]_2\ => \g_xcvr_if[2].i_xcvr_if_n_55\,
      \rx_data_reg[12]_0\ => \g_xcvr_if[1].i_xcvr_if_n_41\,
      \rx_data_reg[12]_1\ => \g_xcvr_if[3].i_xcvr_if_n_41\,
      \rx_data_reg[12]_2\ => \g_xcvr_if[2].i_xcvr_if_n_56\,
      \rx_data_reg[13]_0\ => \g_xcvr_if[1].i_xcvr_if_n_42\,
      \rx_data_reg[13]_1\ => \g_xcvr_if[3].i_xcvr_if_n_42\,
      \rx_data_reg[13]_2\ => \g_xcvr_if[2].i_xcvr_if_n_57\,
      \rx_data_reg[14]_0\ => \g_xcvr_if[1].i_xcvr_if_n_43\,
      \rx_data_reg[14]_1\ => \g_xcvr_if[3].i_xcvr_if_n_43\,
      \rx_data_reg[14]_2\ => \g_xcvr_if[2].i_xcvr_if_n_58\,
      \rx_data_reg[15]_0\ => \g_xcvr_if[1].i_xcvr_if_n_44\,
      \rx_data_reg[15]_1\ => \g_xcvr_if[3].i_xcvr_if_n_44\,
      \rx_data_reg[15]_2\ => \g_xcvr_if[2].i_xcvr_if_n_59\,
      \rx_data_reg[16]_0\ => \rx_data_reg[16]\,
      \rx_data_reg[1]_0\ => \g_xcvr_if[2].i_xcvr_if_n_45\,
      \rx_data_reg[23]_0\(5) => \g_xcvr_if[1].i_xcvr_if_n_28\,
      \rx_data_reg[23]_0\(4) => \g_xcvr_if[1].i_xcvr_if_n_29\,
      \rx_data_reg[23]_0\(3) => \g_xcvr_if[1].i_xcvr_if_n_30\,
      \rx_data_reg[23]_0\(2) => \g_xcvr_if[1].i_xcvr_if_n_31\,
      \rx_data_reg[23]_0\(1) => \g_xcvr_if[1].i_xcvr_if_n_32\,
      \rx_data_reg[23]_0\(0) => \g_xcvr_if[1].i_xcvr_if_n_33\,
      \rx_data_reg[23]_1\(5) => \g_xcvr_if[3].i_xcvr_if_n_28\,
      \rx_data_reg[23]_1\(4) => \g_xcvr_if[3].i_xcvr_if_n_29\,
      \rx_data_reg[23]_1\(3) => \g_xcvr_if[3].i_xcvr_if_n_30\,
      \rx_data_reg[23]_1\(2) => \g_xcvr_if[3].i_xcvr_if_n_31\,
      \rx_data_reg[23]_1\(1) => \g_xcvr_if[3].i_xcvr_if_n_32\,
      \rx_data_reg[23]_1\(0) => \g_xcvr_if[3].i_xcvr_if_n_33\,
      \rx_data_reg[23]_2\(7) => \g_xcvr_if[2].i_xcvr_if_n_37\,
      \rx_data_reg[23]_2\(6) => \g_xcvr_if[2].i_xcvr_if_n_38\,
      \rx_data_reg[23]_2\(5) => \g_xcvr_if[2].i_xcvr_if_n_39\,
      \rx_data_reg[23]_2\(4) => \g_xcvr_if[2].i_xcvr_if_n_40\,
      \rx_data_reg[23]_2\(3) => \g_xcvr_if[2].i_xcvr_if_n_41\,
      \rx_data_reg[23]_2\(2) => \g_xcvr_if[2].i_xcvr_if_n_42\,
      \rx_data_reg[23]_2\(1) => \g_xcvr_if[2].i_xcvr_if_n_43\,
      \rx_data_reg[23]_2\(0) => \g_xcvr_if[2].i_xcvr_if_n_44\,
      \rx_data_reg[2]_0\ => \g_xcvr_if[1].i_xcvr_if_n_27\,
      \rx_data_reg[2]_1\ => \g_xcvr_if[3].i_xcvr_if_n_27\,
      \rx_data_reg[2]_2\ => \g_xcvr_if[2].i_xcvr_if_n_46\,
      \rx_data_reg[3]_0\ => \g_xcvr_if[1].i_xcvr_if_n_34\,
      \rx_data_reg[3]_1\ => \g_xcvr_if[3].i_xcvr_if_n_34\,
      \rx_data_reg[3]_2\ => \g_xcvr_if[2].i_xcvr_if_n_47\,
      \rx_data_reg[4]_0\ => \g_xcvr_if[0].i_xcvr_if_n_35\,
      \rx_data_reg[4]_1\ => \g_xcvr_if[1].i_xcvr_if_n_35\,
      \rx_data_reg[4]_2\ => \g_xcvr_if[3].i_xcvr_if_n_35\,
      \rx_data_reg[4]_3\ => \g_xcvr_if[2].i_xcvr_if_n_48\,
      \rx_data_reg[5]_0\ => \g_xcvr_if[1].i_xcvr_if_n_36\,
      \rx_data_reg[5]_1\ => \g_xcvr_if[3].i_xcvr_if_n_36\,
      \rx_data_reg[5]_2\ => \g_xcvr_if[2].i_xcvr_if_n_49\,
      \rx_data_reg[6]_0\ => \g_xcvr_if[1].i_xcvr_if_n_37\,
      \rx_data_reg[6]_1\ => \g_xcvr_if[3].i_xcvr_if_n_37\,
      \rx_data_reg[6]_2\ => \g_xcvr_if[2].i_xcvr_if_n_50\,
      \rx_data_reg[7]_0\ => \g_xcvr_if[1].i_xcvr_if_n_38\,
      \rx_data_reg[7]_1\ => \g_xcvr_if[3].i_xcvr_if_n_38\,
      \rx_data_reg[7]_2\ => \g_xcvr_if[2].i_xcvr_if_n_51\,
      \rx_data_reg[8]_0\ => \g_xcvr_if[2].i_xcvr_if_n_52\,
      \rx_data_reg[9]_0\ => \g_xcvr_if[2].i_xcvr_if_n_53\,
      \rx_ip_sof_hold_reg[2]_0\(1) => p_0_in,
      \rx_ip_sof_hold_reg[2]_0\(0) => p_2_in
    );
\g_xcvr_if[1].i_xcvr_if\: entity work.system_adc_tpl_core_0_ad_xcvr_rx_if_1
     port map (
      D(23) => \g_xcvr_if[0].i_xcvr_if_n_39\,
      D(22) => \g_xcvr_if[0].i_xcvr_if_n_40\,
      D(21) => \g_xcvr_if[0].i_xcvr_if_n_41\,
      D(20) => \g_xcvr_if[0].i_xcvr_if_n_42\,
      D(19) => \g_xcvr_if[0].i_xcvr_if_n_43\,
      D(18) => \g_xcvr_if[0].i_xcvr_if_n_44\,
      D(17) => \g_xcvr_if[0].i_xcvr_if_n_45\,
      D(16) => \g_xcvr_if[0].i_xcvr_if_n_46\,
      D(15) => \g_xcvr_if[0].i_xcvr_if_n_47\,
      D(14) => \g_xcvr_if[0].i_xcvr_if_n_48\,
      D(13) => \g_xcvr_if[0].i_xcvr_if_n_49\,
      D(12) => \g_xcvr_if[0].i_xcvr_if_n_50\,
      D(11) => \g_xcvr_if[0].i_xcvr_if_n_51\,
      D(10) => \g_xcvr_if[0].i_xcvr_if_n_52\,
      D(9) => \g_xcvr_if[0].i_xcvr_if_n_53\,
      D(8) => \g_xcvr_if[0].i_xcvr_if_n_54\,
      D(7) => \g_xcvr_if[0].i_xcvr_if_n_55\,
      D(6) => \g_xcvr_if[0].i_xcvr_if_n_56\,
      D(5) => \g_xcvr_if[0].i_xcvr_if_n_57\,
      D(4) => \g_xcvr_if[0].i_xcvr_if_n_58\,
      D(3) => \g_xcvr_if[0].i_xcvr_if_n_59\,
      D(2) => \g_xcvr_if[0].i_xcvr_if_n_60\,
      D(1) => \g_xcvr_if[0].i_xcvr_if_n_61\,
      D(0) => \g_xcvr_if[0].i_xcvr_if_n_62\,
      E(0) => \g_xcvr_if[0].i_xcvr_if_n_36\,
      Q(5) => \g_xcvr_if[1].i_xcvr_if_n_28\,
      Q(4) => \g_xcvr_if[1].i_xcvr_if_n_29\,
      Q(3) => \g_xcvr_if[1].i_xcvr_if_n_30\,
      Q(2) => \g_xcvr_if[1].i_xcvr_if_n_31\,
      Q(1) => \g_xcvr_if[1].i_xcvr_if_n_32\,
      Q(0) => \g_xcvr_if[1].i_xcvr_if_n_33\,
      adc_data(23 downto 18) => \^adc_data\(47 downto 42),
      adc_data(17 downto 12) => \^adc_data\(33 downto 28),
      adc_data(11 downto 6) => \^adc_data\(19 downto 14),
      adc_data(5 downto 0) => \^adc_data\(5 downto 0),
      adc_pn_match_z_reg => \g_xcvr_if[0].i_xcvr_if_n_34\,
      adc_pn_match_z_reg_0 => \g_xcvr_if[0].i_xcvr_if_n_35\,
      adc_pn_match_z_reg_1(5 downto 4) => \^adc_data\(49 downto 48),
      adc_pn_match_z_reg_1(3 downto 2) => \^adc_data\(27 downto 26),
      adc_pn_match_z_reg_1(1 downto 0) => \^adc_data\(7 downto 6),
      link_clk => link_clk,
      link_data(23 downto 0) => link_data(55 downto 32),
      \rx_data_reg[18]_0\ => \g_xcvr_if[1].i_xcvr_if_n_25\,
      \rx_data_reg[2]_0\ => \g_xcvr_if[1].i_xcvr_if_n_0\,
      \rx_data_reg[2]_1\(1) => p_0_in,
      \rx_data_reg[2]_1\(0) => p_2_in,
      \rx_data_reg[30]_0\ => \g_xcvr_if[1].i_xcvr_if_n_26\,
      \rx_ip_data_d_reg[10]_0\ => \g_xcvr_if[1].i_xcvr_if_n_27\,
      \rx_ip_data_d_reg[11]_0\ => \g_xcvr_if[1].i_xcvr_if_n_34\,
      \rx_ip_data_d_reg[12]_0\ => \g_xcvr_if[1].i_xcvr_if_n_35\,
      \rx_ip_data_d_reg[13]_0\ => \g_xcvr_if[1].i_xcvr_if_n_36\,
      \rx_ip_data_d_reg[14]_0\ => \g_xcvr_if[1].i_xcvr_if_n_37\,
      \rx_ip_data_d_reg[15]_0\ => \g_xcvr_if[1].i_xcvr_if_n_38\,
      \rx_ip_data_d_reg[18]_0\ => \g_xcvr_if[1].i_xcvr_if_n_39\,
      \rx_ip_data_d_reg[19]_0\ => \g_xcvr_if[1].i_xcvr_if_n_40\,
      \rx_ip_data_d_reg[20]_0\ => \g_xcvr_if[1].i_xcvr_if_n_41\,
      \rx_ip_data_d_reg[21]_0\ => \g_xcvr_if[1].i_xcvr_if_n_42\,
      \rx_ip_data_d_reg[22]_0\ => \g_xcvr_if[1].i_xcvr_if_n_43\,
      \rx_ip_data_d_reg[23]_0\ => \g_xcvr_if[1].i_xcvr_if_n_44\
    );
\g_xcvr_if[2].i_xcvr_if\: entity work.system_adc_tpl_core_0_ad_xcvr_rx_if_2
     port map (
      D(31) => \g_xcvr_if[0].i_xcvr_if_n_87\,
      D(30) => \g_xcvr_if[0].i_xcvr_if_n_88\,
      D(29) => \g_xcvr_if[0].i_xcvr_if_n_89\,
      D(28) => \g_xcvr_if[0].i_xcvr_if_n_90\,
      D(27) => \g_xcvr_if[0].i_xcvr_if_n_91\,
      D(26) => \g_xcvr_if[0].i_xcvr_if_n_92\,
      D(25) => \g_xcvr_if[0].i_xcvr_if_n_93\,
      D(24) => \g_xcvr_if[0].i_xcvr_if_n_94\,
      D(23) => \g_xcvr_if[0].i_xcvr_if_n_95\,
      D(22) => \g_xcvr_if[0].i_xcvr_if_n_96\,
      D(21) => \g_xcvr_if[0].i_xcvr_if_n_97\,
      D(20) => \g_xcvr_if[0].i_xcvr_if_n_98\,
      D(19) => \g_xcvr_if[0].i_xcvr_if_n_99\,
      D(18) => \g_xcvr_if[0].i_xcvr_if_n_100\,
      D(17) => \g_xcvr_if[0].i_xcvr_if_n_101\,
      D(16) => \g_xcvr_if[0].i_xcvr_if_n_102\,
      D(15) => \g_xcvr_if[0].i_xcvr_if_n_103\,
      D(14) => \g_xcvr_if[0].i_xcvr_if_n_104\,
      D(13) => \g_xcvr_if[0].i_xcvr_if_n_105\,
      D(12) => \g_xcvr_if[0].i_xcvr_if_n_106\,
      D(11) => \g_xcvr_if[0].i_xcvr_if_n_107\,
      D(10) => \g_xcvr_if[0].i_xcvr_if_n_108\,
      D(9) => \g_xcvr_if[0].i_xcvr_if_n_109\,
      D(8) => \g_xcvr_if[0].i_xcvr_if_n_110\,
      D(7) => \g_xcvr_if[0].i_xcvr_if_n_111\,
      D(6) => \g_xcvr_if[0].i_xcvr_if_n_112\,
      D(5) => \g_xcvr_if[0].i_xcvr_if_n_113\,
      D(4) => \g_xcvr_if[0].i_xcvr_if_n_114\,
      D(3) => \g_xcvr_if[0].i_xcvr_if_n_115\,
      D(2) => \g_xcvr_if[0].i_xcvr_if_n_116\,
      D(1) => \g_xcvr_if[0].i_xcvr_if_n_117\,
      D(0) => \g_xcvr_if[0].i_xcvr_if_n_118\,
      E(0) => \g_xcvr_if[0].i_xcvr_if_n_36\,
      Q(7) => \g_xcvr_if[2].i_xcvr_if_n_37\,
      Q(6) => \g_xcvr_if[2].i_xcvr_if_n_38\,
      Q(5) => \g_xcvr_if[2].i_xcvr_if_n_39\,
      Q(4) => \g_xcvr_if[2].i_xcvr_if_n_40\,
      Q(3) => \g_xcvr_if[2].i_xcvr_if_n_41\,
      Q(2) => \g_xcvr_if[2].i_xcvr_if_n_42\,
      Q(1) => \g_xcvr_if[2].i_xcvr_if_n_43\,
      Q(0) => \g_xcvr_if[2].i_xcvr_if_n_44\,
      adc_data(31 downto 24) => \^adc_data\(111 downto 104),
      adc_data(23 downto 16) => \^adc_data\(97 downto 90),
      adc_data(15 downto 8) => \^adc_data\(83 downto 76),
      adc_data(7 downto 0) => \^adc_data\(69 downto 62),
      adc_pn_match_d_reg(1 downto 0) => adc_pn_match_d_reg(1 downto 0),
      adc_pn_match_z_reg => \g_xcvr_if[3].i_xcvr_if_n_25\,
      adc_pn_match_z_reg_0 => \g_xcvr_if[3].i_xcvr_if_n_26\,
      adc_pn_match_z_reg_1 => \g_xcvr_if[3].i_xcvr_if_n_0\,
      adc_pn_match_z_reg_2(3 downto 2) => \^adc_data\(99 downto 98),
      adc_pn_match_z_reg_2(1 downto 0) => \^adc_data\(89 downto 88),
      link_clk => link_clk,
      link_data(31 downto 0) => link_data(87 downto 56),
      \rx_data_reg[0]_0\(1) => p_0_in,
      \rx_data_reg[0]_0\(0) => p_2_in,
      \rx_data_reg[10]_0\ => \g_xcvr_if[2].i_xcvr_if_n_34\,
      \rx_data_reg[16]_0\ => \rx_data_reg[16]_0\,
      \rx_data_reg[4]_0\ => \g_xcvr_if[2].i_xcvr_if_n_35\,
      \rx_data_reg[6]_0\(0) => \rx_data_reg[6]\(0),
      \rx_ip_data_d_reg[10]_0\ => \g_xcvr_if[2].i_xcvr_if_n_46\,
      \rx_ip_data_d_reg[11]_0\ => \g_xcvr_if[2].i_xcvr_if_n_47\,
      \rx_ip_data_d_reg[12]_0\ => \g_xcvr_if[2].i_xcvr_if_n_48\,
      \rx_ip_data_d_reg[13]_0\ => \g_xcvr_if[2].i_xcvr_if_n_49\,
      \rx_ip_data_d_reg[14]_0\ => \g_xcvr_if[2].i_xcvr_if_n_50\,
      \rx_ip_data_d_reg[15]_0\ => \g_xcvr_if[2].i_xcvr_if_n_51\,
      \rx_ip_data_d_reg[16]_0\ => \g_xcvr_if[2].i_xcvr_if_n_52\,
      \rx_ip_data_d_reg[17]_0\ => \g_xcvr_if[2].i_xcvr_if_n_53\,
      \rx_ip_data_d_reg[18]_0\ => \g_xcvr_if[2].i_xcvr_if_n_54\,
      \rx_ip_data_d_reg[19]_0\ => \g_xcvr_if[2].i_xcvr_if_n_55\,
      \rx_ip_data_d_reg[20]_0\ => \g_xcvr_if[2].i_xcvr_if_n_56\,
      \rx_ip_data_d_reg[21]_0\ => \g_xcvr_if[2].i_xcvr_if_n_57\,
      \rx_ip_data_d_reg[22]_0\ => \g_xcvr_if[2].i_xcvr_if_n_58\,
      \rx_ip_data_d_reg[23]_0\ => \g_xcvr_if[2].i_xcvr_if_n_59\,
      \rx_ip_data_d_reg[8]_0\ => \g_xcvr_if[2].i_xcvr_if_n_36\,
      \rx_ip_data_d_reg[9]_0\ => \g_xcvr_if[2].i_xcvr_if_n_45\
    );
\g_xcvr_if[3].i_xcvr_if\: entity work.system_adc_tpl_core_0_ad_xcvr_rx_if_3
     port map (
      D(23) => \g_xcvr_if[0].i_xcvr_if_n_63\,
      D(22) => \g_xcvr_if[0].i_xcvr_if_n_64\,
      D(21) => \g_xcvr_if[0].i_xcvr_if_n_65\,
      D(20) => \g_xcvr_if[0].i_xcvr_if_n_66\,
      D(19) => \g_xcvr_if[0].i_xcvr_if_n_67\,
      D(18) => \g_xcvr_if[0].i_xcvr_if_n_68\,
      D(17) => \g_xcvr_if[0].i_xcvr_if_n_69\,
      D(16) => \g_xcvr_if[0].i_xcvr_if_n_70\,
      D(15) => \g_xcvr_if[0].i_xcvr_if_n_71\,
      D(14) => \g_xcvr_if[0].i_xcvr_if_n_72\,
      D(13) => \g_xcvr_if[0].i_xcvr_if_n_73\,
      D(12) => \g_xcvr_if[0].i_xcvr_if_n_74\,
      D(11) => \g_xcvr_if[0].i_xcvr_if_n_75\,
      D(10) => \g_xcvr_if[0].i_xcvr_if_n_76\,
      D(9) => \g_xcvr_if[0].i_xcvr_if_n_77\,
      D(8) => \g_xcvr_if[0].i_xcvr_if_n_78\,
      D(7) => \g_xcvr_if[0].i_xcvr_if_n_79\,
      D(6) => \g_xcvr_if[0].i_xcvr_if_n_80\,
      D(5) => \g_xcvr_if[0].i_xcvr_if_n_81\,
      D(4) => \g_xcvr_if[0].i_xcvr_if_n_82\,
      D(3) => \g_xcvr_if[0].i_xcvr_if_n_83\,
      D(2) => \g_xcvr_if[0].i_xcvr_if_n_84\,
      D(1) => \g_xcvr_if[0].i_xcvr_if_n_85\,
      D(0) => \g_xcvr_if[0].i_xcvr_if_n_86\,
      E(0) => \g_xcvr_if[0].i_xcvr_if_n_36\,
      Q(5) => \g_xcvr_if[3].i_xcvr_if_n_28\,
      Q(4) => \g_xcvr_if[3].i_xcvr_if_n_29\,
      Q(3) => \g_xcvr_if[3].i_xcvr_if_n_30\,
      Q(2) => \g_xcvr_if[3].i_xcvr_if_n_31\,
      Q(1) => \g_xcvr_if[3].i_xcvr_if_n_32\,
      Q(0) => \g_xcvr_if[3].i_xcvr_if_n_33\,
      adc_data(23 downto 18) => \^adc_data\(103 downto 98),
      adc_data(17 downto 12) => \^adc_data\(89 downto 84),
      adc_data(11 downto 6) => \^adc_data\(75 downto 70),
      adc_data(5 downto 0) => \^adc_data\(61 downto 56),
      adc_pn_match_z_reg => \g_xcvr_if[2].i_xcvr_if_n_34\,
      adc_pn_match_z_reg_0 => \g_xcvr_if[2].i_xcvr_if_n_35\,
      adc_pn_match_z_reg_1(5 downto 4) => \^adc_data\(105 downto 104),
      adc_pn_match_z_reg_1(3 downto 2) => \^adc_data\(83 downto 82),
      adc_pn_match_z_reg_1(1 downto 0) => \^adc_data\(63 downto 62),
      link_clk => link_clk,
      link_data(23 downto 0) => link_data(111 downto 88),
      \rx_data_reg[18]_0\ => \g_xcvr_if[3].i_xcvr_if_n_25\,
      \rx_data_reg[2]_0\ => \g_xcvr_if[3].i_xcvr_if_n_0\,
      \rx_data_reg[2]_1\(1) => p_0_in,
      \rx_data_reg[2]_1\(0) => p_2_in,
      \rx_data_reg[30]_0\ => \g_xcvr_if[3].i_xcvr_if_n_26\,
      \rx_ip_data_d_reg[10]_0\ => \g_xcvr_if[3].i_xcvr_if_n_27\,
      \rx_ip_data_d_reg[11]_0\ => \g_xcvr_if[3].i_xcvr_if_n_34\,
      \rx_ip_data_d_reg[12]_0\ => \g_xcvr_if[3].i_xcvr_if_n_35\,
      \rx_ip_data_d_reg[13]_0\ => \g_xcvr_if[3].i_xcvr_if_n_36\,
      \rx_ip_data_d_reg[14]_0\ => \g_xcvr_if[3].i_xcvr_if_n_37\,
      \rx_ip_data_d_reg[15]_0\ => \g_xcvr_if[3].i_xcvr_if_n_38\,
      \rx_ip_data_d_reg[18]_0\ => \g_xcvr_if[3].i_xcvr_if_n_39\,
      \rx_ip_data_d_reg[19]_0\ => \g_xcvr_if[3].i_xcvr_if_n_40\,
      \rx_ip_data_d_reg[20]_0\ => \g_xcvr_if[3].i_xcvr_if_n_41\,
      \rx_ip_data_d_reg[21]_0\ => \g_xcvr_if[3].i_xcvr_if_n_42\,
      \rx_ip_data_d_reg[22]_0\ => \g_xcvr_if[3].i_xcvr_if_n_43\,
      \rx_ip_data_d_reg[23]_0\ => \g_xcvr_if[3].i_xcvr_if_n_44\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon is
  port (
    adc_pn_oos_int_reg : out STD_LOGIC;
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[4]_0\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[3]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[17]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \pn_data_pn_reg[5]_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \pn_data_pn_reg[2]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[3]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[4]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[7]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[1]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[5]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[10]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[0]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[9]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    \pn_data_pn_reg[0]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[2]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[3]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_3\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_1\ : in STD_LOGIC;
    raw_data_s : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \pn_data_pn_reg[42]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[43]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[44]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[45]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[46]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[48]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[49]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[50]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[51]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[52]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[53]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[54]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[39]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pn_data_pn_reg[30]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[31]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[33]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[32]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[47]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon;

architecture STRUCTURE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon is
  signal p_1_in : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal pn_data_pn : STD_LOGIC_VECTOR ( 53 downto 0 );
begin
i_pnmon: entity work.system_adc_tpl_core_0_ad_pnmon
     port map (
      D(29 downto 22) => p_1_in(55 downto 48),
      D(21 downto 16) => p_1_in(46 downto 41),
      D(15) => p_1_in(38),
      D(14 downto 11) => p_1_in(33 downto 30),
      D(10 downto 5) => p_1_in(26 downto 21),
      D(4 downto 1) => p_1_in(5 downto 2),
      D(0) => p_1_in(0),
      Q(53 downto 0) => pn_data_pn(53 downto 0),
      S(0) => S(0),
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      \d_data_cntrl_int_reg[7]\ => \d_data_cntrl_int_reg[7]\,
      link_clk => link_clk,
      \pn_data_pn_reg[0]\ => \pn_data_pn_reg[0]_0\,
      \pn_data_pn_reg[0]_0\ => \pn_data_pn_reg[0]_1\,
      \pn_data_pn_reg[10]\ => \pn_data_pn_reg[10]_0\,
      \pn_data_pn_reg[17]\(30 downto 0) => \pn_data_pn_reg[17]_0\(30 downto 0),
      \pn_data_pn_reg[1]\ => \pn_data_pn_reg[1]_0\,
      \pn_data_pn_reg[26]\ => \pn_data_pn_reg[26]_0\,
      \pn_data_pn_reg[26]_0\ => \pn_data_pn_reg[26]_1\,
      \pn_data_pn_reg[26]_1\ => \pn_data_pn_reg[26]_2\,
      \pn_data_pn_reg[2]\ => \pn_data_pn_reg[2]_0\,
      \pn_data_pn_reg[2]_0\ => \pn_data_pn_reg[2]_1\,
      \pn_data_pn_reg[30]\ => \pn_data_pn_reg[30]_0\,
      \pn_data_pn_reg[31]\ => \pn_data_pn_reg[31]_0\,
      \pn_data_pn_reg[32]\ => \pn_data_pn_reg[32]_0\,
      \pn_data_pn_reg[33]\ => \pn_data_pn_reg[33]_0\,
      \pn_data_pn_reg[39]\(2 downto 0) => \pn_data_pn_reg[39]_0\(2 downto 0),
      \pn_data_pn_reg[3]\ => \pn_data_pn_reg[3]_0\,
      \pn_data_pn_reg[3]_0\ => \pn_data_pn_reg[3]_1\,
      \pn_data_pn_reg[3]_1\ => \pn_data_pn_reg[3]_2\,
      \pn_data_pn_reg[42]\ => \pn_data_pn_reg[42]_0\,
      \pn_data_pn_reg[43]\ => \pn_data_pn_reg[43]_0\,
      \pn_data_pn_reg[44]\ => \pn_data_pn_reg[44]_0\,
      \pn_data_pn_reg[45]\ => \pn_data_pn_reg[45]_0\,
      \pn_data_pn_reg[46]\ => \pn_data_pn_reg[46]_0\,
      \pn_data_pn_reg[48]\ => \pn_data_pn_reg[48]_0\,
      \pn_data_pn_reg[49]\ => \pn_data_pn_reg[49]_0\,
      \pn_data_pn_reg[4]\(42 downto 0) => \pn_data_pn_reg[4]_0\(42 downto 0),
      \pn_data_pn_reg[4]_0\ => \pn_data_pn_reg[4]_1\,
      \pn_data_pn_reg[50]\ => \pn_data_pn_reg[50]_0\,
      \pn_data_pn_reg[51]\ => \pn_data_pn_reg[51]_0\,
      \pn_data_pn_reg[52]\ => \pn_data_pn_reg[52]_0\,
      \pn_data_pn_reg[53]\ => \pn_data_pn_reg[53]_0\,
      \pn_data_pn_reg[54]\ => \pn_data_pn_reg[54]_0\,
      \pn_data_pn_reg[55]\ => \pn_data_pn_reg[55]_0\,
      \pn_data_pn_reg[5]\(37 downto 0) => \pn_data_pn_reg[5]_0\(37 downto 0),
      \pn_data_pn_reg[5]_0\ => \pn_data_pn_reg[5]_1\,
      \pn_data_pn_reg[5]_1\ => \pn_data_pn_reg[5]_2\,
      \pn_data_pn_reg[5]_2\ => \pn_data_pn_reg[5]_3\,
      \pn_data_pn_reg[6]\ => \pn_data_pn_reg[6]_0\,
      \pn_data_pn_reg[6]_0\ => \pn_data_pn_reg[6]_1\,
      \pn_data_pn_reg[7]\ => \pn_data_pn_reg[7]_0\,
      \pn_data_pn_reg[8]\ => \pn_data_pn_reg[8]_0\,
      \pn_data_pn_reg[9]\ => \pn_data_pn_reg[9]_0\,
      pn_err_s(0) => pn_err_s(0),
      raw_data_s(50 downto 0) => raw_data_s(50 downto 0),
      \rx_data_reg[31]\(19 downto 0) => \rx_data_reg[31]\(19 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(0),
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(5),
      Q => pn_data_pn(10),
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(6),
      Q => pn_data_pn(11),
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(7),
      Q => pn_data_pn(12),
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(8),
      Q => pn_data_pn(13),
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(9),
      Q => pn_data_pn(14),
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(10),
      Q => pn_data_pn(15),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(11),
      Q => pn_data_pn(16),
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(12),
      Q => pn_data_pn(17),
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(13),
      Q => pn_data_pn(18),
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(14),
      Q => pn_data_pn(19),
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(0),
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(15),
      Q => pn_data_pn(20),
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(21),
      Q => pn_data_pn(21),
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(22),
      Q => pn_data_pn(22),
      R => '0'
    );
\pn_data_pn_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(23),
      Q => pn_data_pn(23),
      R => '0'
    );
\pn_data_pn_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(24),
      Q => pn_data_pn(24),
      R => '0'
    );
\pn_data_pn_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(25),
      Q => pn_data_pn(25),
      R => '0'
    );
\pn_data_pn_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(26),
      Q => pn_data_pn(26),
      R => '0'
    );
\pn_data_pn_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(16),
      Q => pn_data_pn(27),
      R => '0'
    );
\pn_data_pn_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(17),
      Q => pn_data_pn(28),
      R => '0'
    );
\pn_data_pn_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(18),
      Q => pn_data_pn(29),
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(2),
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(30),
      Q => pn_data_pn(30),
      R => '0'
    );
\pn_data_pn_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(31),
      Q => pn_data_pn(31),
      R => '0'
    );
\pn_data_pn_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(32),
      Q => pn_data_pn(32),
      R => '0'
    );
\pn_data_pn_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(33),
      Q => pn_data_pn(33),
      R => '0'
    );
\pn_data_pn_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(19),
      Q => pn_data_pn(34),
      R => '0'
    );
\pn_data_pn_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(20),
      Q => pn_data_pn(35),
      R => '0'
    );
\pn_data_pn_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(21),
      Q => pn_data_pn(36),
      R => '0'
    );
\pn_data_pn_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(22),
      Q => pn_data_pn(37),
      R => '0'
    );
\pn_data_pn_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(38),
      Q => pn_data_pn(38),
      R => '0'
    );
\pn_data_pn_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(23),
      Q => pn_data_pn(39),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(3),
      Q => pn_data_pn(3),
      R => '0'
    );
\pn_data_pn_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(24),
      Q => pn_data_pn(40),
      R => '0'
    );
\pn_data_pn_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(41),
      Q => pn_data_pn(41),
      R => '0'
    );
\pn_data_pn_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(42),
      Q => pn_data_pn(42),
      R => '0'
    );
\pn_data_pn_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(43),
      Q => pn_data_pn(43),
      R => '0'
    );
\pn_data_pn_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(44),
      Q => pn_data_pn(44),
      R => '0'
    );
\pn_data_pn_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(45),
      Q => pn_data_pn(45),
      R => '0'
    );
\pn_data_pn_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(46),
      Q => pn_data_pn(46),
      R => '0'
    );
\pn_data_pn_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(25),
      Q => pn_data_pn(47),
      R => '0'
    );
\pn_data_pn_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(48),
      Q => pn_data_pn(48),
      R => '0'
    );
\pn_data_pn_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(49),
      Q => pn_data_pn(49),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(4),
      Q => pn_data_pn(4),
      R => '0'
    );
\pn_data_pn_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(50),
      Q => pn_data_pn(50),
      R => '0'
    );
\pn_data_pn_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(51),
      Q => pn_data_pn(51),
      R => '0'
    );
\pn_data_pn_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(52),
      Q => pn_data_pn(52),
      R => '0'
    );
\pn_data_pn_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(53),
      Q => pn_data_pn(53),
      R => '0'
    );
\pn_data_pn_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(54),
      Q => Q(0),
      R => '0'
    );
\pn_data_pn_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(55),
      Q => Q(1),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(5),
      Q => pn_data_pn(5),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(1),
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(2),
      Q => pn_data_pn(7),
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(3),
      Q => pn_data_pn(8),
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => \pn_data_pn_reg[47]_0\(4),
      Q => pn_data_pn(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[4]_0\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[3]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[17]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \pn_data_pn_reg[5]_0\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \pn_data_pn_reg[2]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[3]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[4]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[7]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[1]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[5]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[10]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[0]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[9]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    \pn_data_pn_reg[0]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[2]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[3]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_3\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_1\ : in STD_LOGIC;
    raw_data_s : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \pn_data_pn_reg[42]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[43]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[44]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[45]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[46]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[48]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[49]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[50]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[51]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[52]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[53]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[54]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[39]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pn_data_pn_reg[30]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[31]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[33]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[32]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon_11 : entity is "ad_ip_jesd204_tpl_adc_pnmon";
end system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon_11;

architecture STRUCTURE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon_11 is
  signal p_1_in : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal pn_data_pn : STD_LOGIC_VECTOR ( 53 downto 0 );
begin
i_pnmon: entity work.system_adc_tpl_core_0_ad_pnmon_12
     port map (
      D(29 downto 22) => p_1_in(55 downto 48),
      D(21 downto 16) => p_1_in(46 downto 41),
      D(15) => p_1_in(38),
      D(14 downto 11) => p_1_in(33 downto 30),
      D(10 downto 5) => p_1_in(26 downto 21),
      D(4 downto 1) => p_1_in(5 downto 2),
      D(0) => p_1_in(0),
      Q(53 downto 0) => pn_data_pn(53 downto 0),
      S(0) => S(0),
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d_reg_0 => E(0),
      \d_data_cntrl_int_reg[7]\ => \d_data_cntrl_int_reg[7]\,
      link_clk => link_clk,
      \pn_data_pn_reg[0]\ => \pn_data_pn_reg[0]_0\,
      \pn_data_pn_reg[0]_0\ => \pn_data_pn_reg[0]_1\,
      \pn_data_pn_reg[10]\ => \pn_data_pn_reg[10]_0\,
      \pn_data_pn_reg[17]\(30 downto 0) => \pn_data_pn_reg[17]_0\(30 downto 0),
      \pn_data_pn_reg[1]\ => \pn_data_pn_reg[1]_0\,
      \pn_data_pn_reg[26]\ => \pn_data_pn_reg[26]_0\,
      \pn_data_pn_reg[26]_0\ => \pn_data_pn_reg[26]_1\,
      \pn_data_pn_reg[26]_1\ => \pn_data_pn_reg[26]_2\,
      \pn_data_pn_reg[2]\ => \pn_data_pn_reg[2]_0\,
      \pn_data_pn_reg[2]_0\ => \pn_data_pn_reg[2]_1\,
      \pn_data_pn_reg[30]\ => \pn_data_pn_reg[30]_0\,
      \pn_data_pn_reg[31]\ => \pn_data_pn_reg[31]_0\,
      \pn_data_pn_reg[32]\ => \pn_data_pn_reg[32]_0\,
      \pn_data_pn_reg[33]\ => \pn_data_pn_reg[33]_0\,
      \pn_data_pn_reg[39]\(2 downto 0) => \pn_data_pn_reg[39]_0\(2 downto 0),
      \pn_data_pn_reg[3]\ => \pn_data_pn_reg[3]_0\,
      \pn_data_pn_reg[3]_0\ => \pn_data_pn_reg[3]_1\,
      \pn_data_pn_reg[3]_1\ => \pn_data_pn_reg[3]_2\,
      \pn_data_pn_reg[42]\ => \pn_data_pn_reg[42]_0\,
      \pn_data_pn_reg[43]\ => \pn_data_pn_reg[43]_0\,
      \pn_data_pn_reg[44]\ => \pn_data_pn_reg[44]_0\,
      \pn_data_pn_reg[45]\ => \pn_data_pn_reg[45]_0\,
      \pn_data_pn_reg[46]\ => \pn_data_pn_reg[46]_0\,
      \pn_data_pn_reg[48]\ => \pn_data_pn_reg[48]_0\,
      \pn_data_pn_reg[49]\ => \pn_data_pn_reg[49]_0\,
      \pn_data_pn_reg[4]\(42 downto 0) => \pn_data_pn_reg[4]_0\(42 downto 0),
      \pn_data_pn_reg[4]_0\ => \pn_data_pn_reg[4]_1\,
      \pn_data_pn_reg[50]\ => \pn_data_pn_reg[50]_0\,
      \pn_data_pn_reg[51]\ => \pn_data_pn_reg[51]_0\,
      \pn_data_pn_reg[52]\ => \pn_data_pn_reg[52]_0\,
      \pn_data_pn_reg[53]\ => \pn_data_pn_reg[53]_0\,
      \pn_data_pn_reg[54]\ => \pn_data_pn_reg[54]_0\,
      \pn_data_pn_reg[55]\ => \pn_data_pn_reg[55]_0\,
      \pn_data_pn_reg[5]\(37 downto 0) => \pn_data_pn_reg[5]_0\(37 downto 0),
      \pn_data_pn_reg[5]_0\ => \pn_data_pn_reg[5]_1\,
      \pn_data_pn_reg[5]_1\ => \pn_data_pn_reg[5]_2\,
      \pn_data_pn_reg[5]_2\ => \pn_data_pn_reg[5]_3\,
      \pn_data_pn_reg[6]\ => \pn_data_pn_reg[6]_0\,
      \pn_data_pn_reg[6]_0\ => \pn_data_pn_reg[6]_1\,
      \pn_data_pn_reg[7]\ => \pn_data_pn_reg[7]_0\,
      \pn_data_pn_reg[8]\ => \pn_data_pn_reg[8]_0\,
      \pn_data_pn_reg[9]\ => \pn_data_pn_reg[9]_0\,
      pn_err_s(0) => pn_err_s(0),
      raw_data_s(50 downto 0) => raw_data_s(50 downto 0),
      \rx_data_reg[31]\(19 downto 0) => \rx_data_reg[31]\(19 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(0),
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(5),
      Q => pn_data_pn(10),
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(6),
      Q => pn_data_pn(11),
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(7),
      Q => pn_data_pn(12),
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(8),
      Q => pn_data_pn(13),
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(9),
      Q => pn_data_pn(14),
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(10),
      Q => pn_data_pn(15),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(11),
      Q => pn_data_pn(16),
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(12),
      Q => pn_data_pn(17),
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(13),
      Q => pn_data_pn(18),
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(14),
      Q => pn_data_pn(19),
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(0),
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(15),
      Q => pn_data_pn(20),
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(21),
      Q => pn_data_pn(21),
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(22),
      Q => pn_data_pn(22),
      R => '0'
    );
\pn_data_pn_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(23),
      Q => pn_data_pn(23),
      R => '0'
    );
\pn_data_pn_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(24),
      Q => pn_data_pn(24),
      R => '0'
    );
\pn_data_pn_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(25),
      Q => pn_data_pn(25),
      R => '0'
    );
\pn_data_pn_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(26),
      Q => pn_data_pn(26),
      R => '0'
    );
\pn_data_pn_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(16),
      Q => pn_data_pn(27),
      R => '0'
    );
\pn_data_pn_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(17),
      Q => pn_data_pn(28),
      R => '0'
    );
\pn_data_pn_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(18),
      Q => pn_data_pn(29),
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(2),
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(30),
      Q => pn_data_pn(30),
      R => '0'
    );
\pn_data_pn_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(31),
      Q => pn_data_pn(31),
      R => '0'
    );
\pn_data_pn_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(32),
      Q => pn_data_pn(32),
      R => '0'
    );
\pn_data_pn_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(33),
      Q => pn_data_pn(33),
      R => '0'
    );
\pn_data_pn_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(19),
      Q => pn_data_pn(34),
      R => '0'
    );
\pn_data_pn_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(20),
      Q => pn_data_pn(35),
      R => '0'
    );
\pn_data_pn_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(21),
      Q => pn_data_pn(36),
      R => '0'
    );
\pn_data_pn_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(22),
      Q => pn_data_pn(37),
      R => '0'
    );
\pn_data_pn_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(38),
      Q => pn_data_pn(38),
      R => '0'
    );
\pn_data_pn_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(23),
      Q => pn_data_pn(39),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(3),
      Q => pn_data_pn(3),
      R => '0'
    );
\pn_data_pn_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(24),
      Q => pn_data_pn(40),
      R => '0'
    );
\pn_data_pn_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(41),
      Q => pn_data_pn(41),
      R => '0'
    );
\pn_data_pn_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(42),
      Q => pn_data_pn(42),
      R => '0'
    );
\pn_data_pn_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(43),
      Q => pn_data_pn(43),
      R => '0'
    );
\pn_data_pn_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(44),
      Q => pn_data_pn(44),
      R => '0'
    );
\pn_data_pn_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(45),
      Q => pn_data_pn(45),
      R => '0'
    );
\pn_data_pn_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(46),
      Q => pn_data_pn(46),
      R => '0'
    );
\pn_data_pn_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(25),
      Q => pn_data_pn(47),
      R => '0'
    );
\pn_data_pn_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(48),
      Q => pn_data_pn(48),
      R => '0'
    );
\pn_data_pn_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(49),
      Q => pn_data_pn(49),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(4),
      Q => pn_data_pn(4),
      R => '0'
    );
\pn_data_pn_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(50),
      Q => pn_data_pn(50),
      R => '0'
    );
\pn_data_pn_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(51),
      Q => pn_data_pn(51),
      R => '0'
    );
\pn_data_pn_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(52),
      Q => pn_data_pn(52),
      R => '0'
    );
\pn_data_pn_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(53),
      Q => pn_data_pn(53),
      R => '0'
    );
\pn_data_pn_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(54),
      Q => Q(0),
      R => '0'
    );
\pn_data_pn_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(55),
      Q => Q(1),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => p_1_in(5),
      Q => pn_data_pn(5),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(1),
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(2),
      Q => pn_data_pn(7),
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(3),
      Q => pn_data_pn(8),
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[55]_1\(0),
      D => D(4),
      Q => pn_data_pn(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_up_adc_channel is
  port (
    up_adc_lb_enb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_sel : out STD_LOGIC;
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_2\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_3\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_4\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_5\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_6\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_7\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_8\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_9\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_10\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_11\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_12\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_13\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_14\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_15\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_16\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_17\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_18\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_xfer_count_reg[4]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[76]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_1\ : out STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : out STD_LOGIC;
    up_adc_pn_err_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_int_reg_1 : out STD_LOGIC;
    \up_xfer_count_reg[0]\ : out STD_LOGIC;
    \up_adc_data_sel_reg[1]_0\ : out STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_xfer_count_reg[2]\ : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_softspan_int : out STD_LOGIC_VECTOR ( 2 downto 0 );
    enable : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_dfmt_se0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_7_in : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pn_data_pn_reg[1]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC_VECTOR ( 42 downto 0 );
    \pn_data_pn_reg[47]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \pn_data_pn_reg[1]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[10]\ : in STD_LOGIC;
    \pn_data_pn_reg[11]\ : in STD_LOGIC;
    \pn_data_pn_reg[12]\ : in STD_LOGIC;
    \pn_data_pn_reg[13]\ : in STD_LOGIC;
    \pn_data_pn_reg[14]\ : in STD_LOGIC;
    \pn_data_pn_reg[15]\ : in STD_LOGIC;
    \pn_data_pn_reg[16]\ : in STD_LOGIC;
    \pn_data_pn_reg[17]\ : in STD_LOGIC;
    \pn_data_pn_reg[18]\ : in STD_LOGIC;
    \pn_data_pn_reg[19]\ : in STD_LOGIC;
    \pn_data_pn_reg[20]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data1__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_state : in STD_LOGIC;
    up_xfer_toggle : in STD_LOGIC;
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_softspan_int0 : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end system_adc_tpl_core_0_up_adc_channel;

architecture STRUCTURE of system_adc_tpl_core_0_up_adc_channel is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal \^up_adc_pn_err_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel\ : STD_LOGIC;
  signal up_adc_pn_type : STD_LOGIC;
  signal up_adc_pnseq_sel_m : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^up_adc_softspan_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \up_adc_softspan_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_softspan_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_softspan_int[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of up_adc_pn_err_int_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of up_adc_pn_oos_int_i_1 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of up_status_pn_err_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of up_status_pn_oos_i_1 : label is "soft_lutpair155";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  up_adc_pn_err_int_reg_0(0) <= \^up_adc_pn_err_int_reg_0\(0);
  up_adc_pn_sel <= \^up_adc_pn_sel\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
  up_adc_softspan_int(2 downto 0) <= \^up_adc_softspan_int\(2 downto 0);
i_xfer_cntrl: entity work.\system_adc_tpl_core_0_up_xfer_cntrl__xdcDup__1\
     port map (
      AR(0) => AR(0),
      D(7 downto 4) => \^d\(3 downto 0),
      D(3 downto 0) => up_adc_pnseq_sel_m(3 downto 0),
      E(0) => E(0),
      \d_data_cntrl_int_reg[76]_0\ => \d_data_cntrl_int_reg[76]\,
      \d_data_cntrl_int_reg[7]_0\ => \d_data_cntrl_int_reg[7]\,
      \d_data_cntrl_int_reg[7]_1\ => \d_data_cntrl_int_reg[7]_0\,
      \d_data_cntrl_int_reg[7]_10\ => \d_data_cntrl_int_reg[7]_9\,
      \d_data_cntrl_int_reg[7]_11\ => \d_data_cntrl_int_reg[7]_10\,
      \d_data_cntrl_int_reg[7]_12\ => \d_data_cntrl_int_reg[7]_11\,
      \d_data_cntrl_int_reg[7]_13\ => \d_data_cntrl_int_reg[7]_12\,
      \d_data_cntrl_int_reg[7]_14\ => \d_data_cntrl_int_reg[7]_13\,
      \d_data_cntrl_int_reg[7]_15\ => \d_data_cntrl_int_reg[7]_14\,
      \d_data_cntrl_int_reg[7]_16\ => \d_data_cntrl_int_reg[7]_15\,
      \d_data_cntrl_int_reg[7]_17\ => \d_data_cntrl_int_reg[7]_16\,
      \d_data_cntrl_int_reg[7]_18\ => \d_data_cntrl_int_reg[7]_17\,
      \d_data_cntrl_int_reg[7]_19\ => \d_data_cntrl_int_reg[7]_18\,
      \d_data_cntrl_int_reg[7]_2\ => \d_data_cntrl_int_reg[7]_1\,
      \d_data_cntrl_int_reg[7]_3\ => \d_data_cntrl_int_reg[7]_2\,
      \d_data_cntrl_int_reg[7]_4\ => \d_data_cntrl_int_reg[7]_3\,
      \d_data_cntrl_int_reg[7]_5\ => \d_data_cntrl_int_reg[7]_4\,
      \d_data_cntrl_int_reg[7]_6\ => \d_data_cntrl_int_reg[7]_5\,
      \d_data_cntrl_int_reg[7]_7\ => \d_data_cntrl_int_reg[7]_6\,
      \d_data_cntrl_int_reg[7]_8\ => \d_data_cntrl_int_reg[7]_7\,
      \d_data_cntrl_int_reg[7]_9\ => \d_data_cntrl_int_reg[7]_8\,
      \d_data_cntrl_int_reg[8]_0\ => \d_data_cntrl_int_reg[8]\,
      \d_data_cntrl_int_reg[8]_1\ => \d_data_cntrl_int_reg[8]_0\,
      \d_data_cntrl_int_reg[8]_2\ => \d_data_cntrl_int_reg[8]_1\,
      \d_data_cntrl_int_reg[9]_0\ => \d_data_cntrl_int_reg[9]\,
      \d_data_cntrl_int_reg[9]_1\ => \d_data_cntrl_int_reg[9]_0\,
      \data_int_reg[13]\(3 downto 0) => \data_int_reg[13]\(3 downto 0),
      enable(0) => enable(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \pn_data_pn_reg[10]\ => \pn_data_pn_reg[10]\,
      \pn_data_pn_reg[11]\ => \pn_data_pn_reg[11]\,
      \pn_data_pn_reg[12]\ => \pn_data_pn_reg[12]\,
      \pn_data_pn_reg[13]\ => \pn_data_pn_reg[13]\,
      \pn_data_pn_reg[14]\ => \pn_data_pn_reg[14]\,
      \pn_data_pn_reg[15]\ => \pn_data_pn_reg[15]\,
      \pn_data_pn_reg[16]\ => \pn_data_pn_reg[16]\,
      \pn_data_pn_reg[17]\ => \pn_data_pn_reg[17]\,
      \pn_data_pn_reg[18]\ => \pn_data_pn_reg[18]\,
      \pn_data_pn_reg[19]\ => \pn_data_pn_reg[19]\,
      \pn_data_pn_reg[1]\ => \pn_data_pn_reg[1]\,
      \pn_data_pn_reg[1]_0\(19 downto 0) => \pn_data_pn_reg[1]_0\(19 downto 0),
      \pn_data_pn_reg[20]\ => \pn_data_pn_reg[20]\,
      \pn_data_pn_reg[47]\(39 downto 0) => \pn_data_pn_reg[47]\(39 downto 0),
      \pn_data_pn_reg[55]\(42 downto 0) => \pn_data_pn_reg[55]\(42 downto 0),
      \pn_data_pn_reg[55]_0\(30 downto 0) => \pn_data_pn_reg[55]_0\(30 downto 0),
      \pn_data_pn_reg[5]\(25 downto 0) => \pn_data_pn_reg[5]\(25 downto 0),
      \rx_data_reg[15]\(0) => \rx_data_reg[15]\(0),
      \rx_data_reg[23]\(0) => \rx_data_reg[23]\(0),
      \rx_data_reg[31]\(0) => \rx_data_reg[31]\(0),
      \rx_data_reg[7]\(0) => \rx_data_reg[7]\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_xfer_count_reg[0]_0\ => \up_xfer_count_reg[0]\,
      \up_xfer_count_reg[2]_0\ => \up_xfer_count_reg[2]\,
      up_xfer_state => up_xfer_state,
      up_xfer_toggle => up_xfer_toggle
    );
i_xfer_status: entity work.\system_adc_tpl_core_0_up_xfer_status__xdcDup__1\
     port map (
      AR(0) => AR(0),
      \d_xfer_count_reg[4]_0\ => \d_xfer_count_reg[4]\,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_pn_err_s => up_adc_pn_err_s,
      up_adc_pn_oos_s => up_adc_pn_oos_s
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(1),
      Q => data4(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(6),
      Q => \^d\(3),
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(8),
      Q => up_adc_lb_enb,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int0,
      I2 => up_adc_pn_err_s,
      I3 => \^up_adc_pn_err_int_reg_0\(0),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^up_adc_pn_err_int_reg_0\(0),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int0,
      I2 => up_adc_pn_oos_s,
      I3 => data1(1),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => data1(1),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(7),
      Q => \^up_adc_pn_sel\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(1),
      Q => up_adc_pn_type,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel\,
      I2 => up_adc_pn_type,
      O => p_1_in(0)
    );
\up_adc_pnseq_sel_m[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel\,
      I2 => up_adc_pn_type,
      O => p_1_in(1)
    );
\up_adc_pnseq_sel_m[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel\,
      I2 => up_adc_pn_type,
      O => p_1_in(2)
    );
\up_adc_pnseq_sel_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel\,
      I2 => up_adc_pn_type,
      O => p_1_in(3)
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(0),
      Q => up_adc_pnseq_sel_m(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => up_adc_pnseq_sel_m(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => up_adc_pnseq_sel_m(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => up_adc_pnseq_sel_m(3),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => up_adc_softspan_int0,
      I2 => \^up_adc_softspan_int\(0),
      O => \up_adc_softspan_int[0]_i_1_n_0\
    );
\up_adc_softspan_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_softspan_int0,
      I2 => \^up_adc_softspan_int\(1),
      O => \up_adc_softspan_int[1]_i_1_n_0\
    );
\up_adc_softspan_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_softspan_int0,
      I2 => \^up_adc_softspan_int\(2),
      O => \up_adc_softspan_int[2]_i_1_n_0\
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_softspan_int[0]_i_1_n_0\,
      Q => \^up_adc_softspan_int\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_softspan_int[1]_i_1_n_0\,
      Q => \^up_adc_softspan_int\(1),
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_softspan_int[2]_i_1_n_0\,
      Q => \^up_adc_softspan_int\(2),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => up_rack_s(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => data4(1),
      I1 => up_adc_pn_type,
      I2 => data1(1),
      I3 => \up_rdata_int_reg[1]_0\(1),
      I4 => \up_rdata_int_reg[1]_0\(2),
      I5 => \up_rdata_int_reg[1]_0\(0),
      O => \up_adc_data_sel_reg[1]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(13),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_status_pn_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_adc_pn_err_int_reg_0\(0),
      I1 => \data1__0\(1),
      O => up_adc_pn_err_int_reg_1
    );
up_status_pn_oos_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data1(1),
      I1 => \data1__0\(0),
      O => up_adc_pn_oos_int_reg_0
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_7_in,
      Q => up_wack_s(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_adc_tpl_core_0_up_adc_channel__parameterized0\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_2\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_3\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_4\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_5\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_6\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_7\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_8\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_9\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_10\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_11\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_12\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_13\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_14\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_15\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_16\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_17\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_18\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[76]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_1\ : out STD_LOGIC;
    \up_adc_data_sel_reg[1]_0\ : out STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data1__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC;
    \up_adc_softspan_int_reg[1]_0\ : out STD_LOGIC;
    \up_adc_softspan_int_reg[0]_0\ : out STD_LOGIC;
    enable : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_type_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    up_wack_int_reg_0 : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pn_data_pn_reg[1]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC_VECTOR ( 42 downto 0 );
    \pn_data_pn_reg[47]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \pn_data_pn_reg[1]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[10]\ : in STD_LOGIC;
    \pn_data_pn_reg[11]\ : in STD_LOGIC;
    \pn_data_pn_reg[12]\ : in STD_LOGIC;
    \pn_data_pn_reg[13]\ : in STD_LOGIC;
    \pn_data_pn_reg[14]\ : in STD_LOGIC;
    \pn_data_pn_reg[15]\ : in STD_LOGIC;
    \pn_data_pn_reg[16]\ : in STD_LOGIC;
    \pn_data_pn_reg[17]\ : in STD_LOGIC;
    \pn_data_pn_reg[18]\ : in STD_LOGIC;
    \pn_data_pn_reg[19]\ : in STD_LOGIC;
    \pn_data_pn_reg[20]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    d_xfer_toggle_reg : in STD_LOGIC;
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_xfer_data_reg[7]\ : in STD_LOGIC;
    \up_adc_softspan_int_reg[2]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_adc_tpl_core_0_up_adc_channel__parameterized0\ : entity is "up_adc_channel";
end \system_adc_tpl_core_0_up_adc_channel__parameterized0\;

architecture STRUCTURE of \system_adc_tpl_core_0_up_adc_channel__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data1__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data4__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal i_xfer_status_n_0 : STD_LOGIC;
  signal i_xfer_status_n_1 : STD_LOGIC;
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal up_adc_pn_type_reg_n_0 : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_softspan_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_softspan_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_adc_softspan_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \^up_adc_softspan_int_reg[0]_0\ : STD_LOGIC;
  signal \^up_adc_softspan_int_reg[1]_0\ : STD_LOGIC;
  signal \^up_adc_softspan_int_reg[2]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_1\ : label is "soft_lutpair168";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \data1__0\(1 downto 0) <= \^data1__0\(1 downto 0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
  \up_adc_softspan_int_reg[0]_0\ <= \^up_adc_softspan_int_reg[0]_0\;
  \up_adc_softspan_int_reg[1]_0\ <= \^up_adc_softspan_int_reg[1]_0\;
  \up_adc_softspan_int_reg[2]_0\ <= \^up_adc_softspan_int_reg[2]_0\;
i_xfer_cntrl: entity work.system_adc_tpl_core_0_up_xfer_cntrl
     port map (
      AR(0) => AR(0),
      D(7 downto 4) => \^d\(3 downto 0),
      D(3) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[10]_0\(0) => \d_data_cntrl_int_reg[10]\(0),
      \d_data_cntrl_int_reg[76]_0\ => \d_data_cntrl_int_reg[76]\,
      \d_data_cntrl_int_reg[7]_0\ => \d_data_cntrl_int_reg[7]\,
      \d_data_cntrl_int_reg[7]_1\ => \d_data_cntrl_int_reg[7]_0\,
      \d_data_cntrl_int_reg[7]_10\ => \d_data_cntrl_int_reg[7]_9\,
      \d_data_cntrl_int_reg[7]_11\ => \d_data_cntrl_int_reg[7]_10\,
      \d_data_cntrl_int_reg[7]_12\ => \d_data_cntrl_int_reg[7]_11\,
      \d_data_cntrl_int_reg[7]_13\ => \d_data_cntrl_int_reg[7]_12\,
      \d_data_cntrl_int_reg[7]_14\ => \d_data_cntrl_int_reg[7]_13\,
      \d_data_cntrl_int_reg[7]_15\ => \d_data_cntrl_int_reg[7]_14\,
      \d_data_cntrl_int_reg[7]_16\ => \d_data_cntrl_int_reg[7]_15\,
      \d_data_cntrl_int_reg[7]_17\ => \d_data_cntrl_int_reg[7]_16\,
      \d_data_cntrl_int_reg[7]_18\ => \d_data_cntrl_int_reg[7]_17\,
      \d_data_cntrl_int_reg[7]_19\ => \d_data_cntrl_int_reg[7]_18\,
      \d_data_cntrl_int_reg[7]_2\ => \d_data_cntrl_int_reg[7]_1\,
      \d_data_cntrl_int_reg[7]_3\ => \d_data_cntrl_int_reg[7]_2\,
      \d_data_cntrl_int_reg[7]_4\ => \d_data_cntrl_int_reg[7]_3\,
      \d_data_cntrl_int_reg[7]_5\ => \d_data_cntrl_int_reg[7]_4\,
      \d_data_cntrl_int_reg[7]_6\ => \d_data_cntrl_int_reg[7]_5\,
      \d_data_cntrl_int_reg[7]_7\ => \d_data_cntrl_int_reg[7]_6\,
      \d_data_cntrl_int_reg[7]_8\ => \d_data_cntrl_int_reg[7]_7\,
      \d_data_cntrl_int_reg[7]_9\ => \d_data_cntrl_int_reg[7]_8\,
      \d_data_cntrl_int_reg[8]_0\ => \d_data_cntrl_int_reg[8]\,
      \d_data_cntrl_int_reg[8]_1\ => \d_data_cntrl_int_reg[8]_0\,
      \d_data_cntrl_int_reg[8]_2\ => \d_data_cntrl_int_reg[8]_1\,
      \d_data_cntrl_int_reg[9]_0\ => \d_data_cntrl_int_reg[9]\,
      \d_data_cntrl_int_reg[9]_1\ => \d_data_cntrl_int_reg[9]_0\,
      \data_int_reg[13]\(3 downto 0) => \data_int_reg[13]\(3 downto 0),
      enable(0) => enable(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \pn_data_pn_reg[10]\ => \pn_data_pn_reg[10]\,
      \pn_data_pn_reg[11]\ => \pn_data_pn_reg[11]\,
      \pn_data_pn_reg[12]\ => \pn_data_pn_reg[12]\,
      \pn_data_pn_reg[13]\ => \pn_data_pn_reg[13]\,
      \pn_data_pn_reg[14]\ => \pn_data_pn_reg[14]\,
      \pn_data_pn_reg[15]\ => \pn_data_pn_reg[15]\,
      \pn_data_pn_reg[16]\ => \pn_data_pn_reg[16]\,
      \pn_data_pn_reg[17]\ => \pn_data_pn_reg[17]\,
      \pn_data_pn_reg[18]\ => \pn_data_pn_reg[18]\,
      \pn_data_pn_reg[19]\ => \pn_data_pn_reg[19]\,
      \pn_data_pn_reg[1]\ => \pn_data_pn_reg[1]\,
      \pn_data_pn_reg[1]_0\(19 downto 0) => \pn_data_pn_reg[1]_0\(19 downto 0),
      \pn_data_pn_reg[20]\ => \pn_data_pn_reg[20]\,
      \pn_data_pn_reg[47]\(39 downto 0) => \pn_data_pn_reg[47]\(39 downto 0),
      \pn_data_pn_reg[55]\(42 downto 0) => \pn_data_pn_reg[55]\(42 downto 0),
      \pn_data_pn_reg[55]_0\(30 downto 0) => \pn_data_pn_reg[55]_0\(30 downto 0),
      \pn_data_pn_reg[5]\(25 downto 0) => \pn_data_pn_reg[5]\(25 downto 0),
      \rx_data_reg[15]\(0) => \rx_data_reg[15]\(0),
      \rx_data_reg[23]\(0) => \rx_data_reg[23]\(0),
      \rx_data_reg[31]\(0) => \rx_data_reg[31]\(0),
      \rx_data_reg[7]\(0) => \rx_data_reg[7]\(0),
      s_axi_aclk => s_axi_aclk,
      \up_xfer_data_reg[7]_0\ => \up_xfer_data_reg[7]\
    );
i_xfer_status: entity work.system_adc_tpl_core_0_up_xfer_status
     port map (
      AR(0) => AR(0),
      d_xfer_toggle_reg_0 => d_xfer_toggle_reg,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk,
      \up_data_status_int_reg[33]_0\ => i_xfer_status_n_0,
      \up_data_status_int_reg[34]_0\ => i_xfer_status_n_1
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => \data4__0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(6),
      Q => \^d\(3),
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(8),
      Q => up_adc_lb_enb_reg_0,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_pn_oos_int_reg_0,
      I2 => i_xfer_status_n_1,
      I3 => \^data1__0\(1),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^data1__0\(1),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_pn_oos_int_reg_0,
      I2 => i_xfer_status_n_0,
      I3 => \^data1__0\(0),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \^data1__0\(0),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(1),
      Q => up_adc_pn_type_reg_n_0,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[0]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[1]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[2]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[3]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \up_adc_softspan_int_reg[2]_1\,
      I2 => \^up_adc_softspan_int_reg[0]_0\,
      O => \up_adc_softspan_int[0]_i_1_n_0\
    );
\up_adc_softspan_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \up_adc_softspan_int_reg[2]_1\,
      I2 => \^up_adc_softspan_int_reg[1]_0\,
      O => \up_adc_softspan_int[1]_i_1_n_0\
    );
\up_adc_softspan_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \up_adc_softspan_int_reg[2]_1\,
      I2 => \^up_adc_softspan_int_reg[2]_0\,
      O => \up_adc_softspan_int[2]_i_1_n_0\
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_softspan_int[0]_i_1_n_0\,
      Q => \^up_adc_softspan_int_reg[0]_0\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_softspan_int[1]_i_1_n_0\,
      Q => \^up_adc_softspan_int_reg[1]_0\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_softspan_int[2]_i_1_n_0\,
      Q => \^up_adc_softspan_int_reg[2]_0\,
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => up_rack_s(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => \data4__0\(1),
      I1 => up_adc_pn_type_reg_n_0,
      I2 => \^data1__0\(0),
      I3 => \up_rdata_int_reg[1]_0\(1),
      I4 => \up_rdata_int_reg[1]_0\(2),
      I5 => \up_rdata_int_reg[1]_0\(0),
      O => \up_adc_data_sel_reg[1]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(13),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_int_reg_0,
      Q => up_wack_s(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_up_adc_common is
  port (
    p_0_in : out STD_LOGIC;
    up_adc_sdr_ddr_n_reg_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    up_xfer_toggle : out STD_LOGIC;
    up_xfer_state : out STD_LOGIC;
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_enable_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_9_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_in : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_cntrl_xfer_done_s : out STD_LOGIC;
    up_pps_irq_mask : out STD_LOGIC;
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \d_data_cntrl_int_reg[0]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[2]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[19]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \up_adc_config_ctrl_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_scratch_reg[2]_0\ : out STD_LOGIC;
    \up_scratch_reg[19]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \up_adc_config_wr_reg[3]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[4]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[5]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[6]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[7]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[10]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[11]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[12]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[13]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[14]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[15]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[16]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[18]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[20]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[21]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[22]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[23]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[24]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[25]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[26]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[27]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[28]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[29]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[30]_0\ : out STD_LOGIC;
    \up_adc_config_wr_reg[31]_0\ : out STD_LOGIC;
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_data_status_int_reg[34]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    up_adc_sync0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_wreq_s : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_resetn_reg_0 : in STD_LOGIC;
    up_adc_sync_reg_0 : in STD_LOGIC;
    up_adc_ext_sync_manual_req_reg_0 : in STD_LOGIC;
    up_adc_ext_sync_disarm_reg_0 : in STD_LOGIC;
    up_adc_ext_sync_arm_reg_0 : in STD_LOGIC;
    up_xfer_done_int_reg : in STD_LOGIC;
    up_pps_irq_mask_reg_0 : in STD_LOGIC;
    up_mmcm_resetn_reg_0 : in STD_LOGIC;
    up_adc_clk_enb_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_dovf : in STD_LOGIC;
    adc_status : in STD_LOGIC;
    \up_xfer_data_reg[0]\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_timer1__3\ : in STD_LOGIC;
    \up_rdata_int_reg[3]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \up_rdata_int_reg[2]_0\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_config_wr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_config_ctrl_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_status_ovf_reg_0 : in STD_LOGIC;
    up_status_ovf_reg_1 : in STD_LOGIC;
    up_status_ovf_reg_2 : in STD_LOGIC;
    \up_scratch_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_adc_tpl_core_0_up_adc_common;

architecture STRUCTURE of system_adc_tpl_core_0_up_adc_common is
  signal \^data2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal data5 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^p_0_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^p_8_in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst : STD_LOGIC;
  signal up_adc_config_ctrl : STD_LOGIC_VECTOR ( 2 to 2 );
  signal up_adc_config_wr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal up_core_preset : STD_LOGIC;
  signal up_core_preset_i_1_n_0 : STD_LOGIC;
  signal \up_rdata_int[2]_i_9_n_0\ : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal up_status_ovf_i_1_n_0 : STD_LOGIC;
  signal up_status_ovf_s : STD_LOGIC;
  signal \up_timer[0]_i_16_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_17_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_18_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_19_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_7_n_0\ : STD_LOGIC;
  signal \^up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  data2(2 downto 0) <= \^data2\(2 downto 0);
  p_0_in <= \^p_0_in\;
  p_8_in(2 downto 0) <= \^p_8_in\(2 downto 0);
  up_timer_reg(31 downto 0) <= \^up_timer_reg\(31 downto 0);
i_clock_mon: entity work.system_adc_tpl_core_0_up_clock_mon
     port map (
      AR(0) => rst,
      Q(0) => up_scratch(2),
      data2(0) => \^data2\(2),
      data3(0) => data3(2),
      link_clk => link_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_count_running_m3_reg_0 => \^p_0_in\,
      \up_d_count_reg[31]_0\(30 downto 0) => \up_d_count_reg[31]\(30 downto 0),
      \up_rdata_int_reg[2]\ => \up_rdata_int_reg[2]_0\,
      \up_rdata_int_reg[2]_0\ => \up_rdata_int[2]_i_9_n_0\,
      \up_rdata_int_reg[2]_1\(3 downto 0) => \up_rdata_int_reg[3]_0\(3 downto 0),
      \up_scratch_reg[2]\ => \up_scratch_reg[2]_0\
    );
i_core_rst_reg: entity work.\system_adc_tpl_core_0_ad_rst__xdcDup__1\
     port map (
      AR(0) => rst,
      link_clk => link_clk,
      up_core_preset => up_core_preset
    );
i_xfer_cntrl: entity work.\system_adc_tpl_core_0_up_xfer_cntrl__parameterized0\
     port map (
      AR(0) => rst,
      \d_data_cntrl_int_reg[0]_0\ => \d_data_cntrl_int_reg[0]\,
      \d_data_cntrl_int_reg[0]_1\ => \d_data_cntrl_int_reg[0]_0\,
      data2(0) => \^data2\(0),
      link_clk => link_clk,
      s_axi_aclk => s_axi_aclk,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s,
      \up_xfer_data_reg[0]_0\ => \up_xfer_data_reg[0]\,
      up_xfer_done_int_reg_0 => up_xfer_done_int_reg,
      up_xfer_state => up_xfer_state,
      up_xfer_state_reg_0 => \^p_0_in\,
      up_xfer_toggle_reg_0 => up_xfer_toggle
    );
i_xfer_status: entity work.\system_adc_tpl_core_0_up_xfer_status__parameterized0\
     port map (
      AR(0) => rst,
      adc_dovf => adc_dovf,
      adc_status => adc_status,
      link_clk => link_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^p_0_in\,
      \up_data_status_int_reg[34]_0\(0) => \up_data_status_int_reg[34]\(0),
      up_status_ovf_s => up_status_ovf_s
    );
up_adc_clk_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_clk_enb_reg_0,
      Q => \^data2\(2),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(0),
      Q => \up_adc_config_ctrl_reg[31]_0\(0),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(10),
      Q => \up_adc_config_ctrl_reg[31]_0\(9),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(11),
      Q => \up_adc_config_ctrl_reg[31]_0\(10),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(12),
      Q => \up_adc_config_ctrl_reg[31]_0\(11),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(13),
      Q => \up_adc_config_ctrl_reg[31]_0\(12),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(14),
      Q => \up_adc_config_ctrl_reg[31]_0\(13),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(15),
      Q => \up_adc_config_ctrl_reg[31]_0\(14),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(16),
      Q => \up_adc_config_ctrl_reg[31]_0\(15),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(17),
      Q => \up_adc_config_ctrl_reg[31]_0\(16),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(18),
      Q => \up_adc_config_ctrl_reg[31]_0\(17),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(19),
      Q => \up_adc_config_ctrl_reg[31]_0\(18),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(1),
      Q => \up_adc_config_ctrl_reg[31]_0\(1),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(20),
      Q => \up_adc_config_ctrl_reg[31]_0\(19),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(21),
      Q => \up_adc_config_ctrl_reg[31]_0\(20),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(22),
      Q => \up_adc_config_ctrl_reg[31]_0\(21),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(23),
      Q => \up_adc_config_ctrl_reg[31]_0\(22),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(24),
      Q => \up_adc_config_ctrl_reg[31]_0\(23),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(25),
      Q => \up_adc_config_ctrl_reg[31]_0\(24),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(26),
      Q => \up_adc_config_ctrl_reg[31]_0\(25),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(27),
      Q => \up_adc_config_ctrl_reg[31]_0\(26),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(28),
      Q => \up_adc_config_ctrl_reg[31]_0\(27),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(29),
      Q => \up_adc_config_ctrl_reg[31]_0\(28),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(2),
      Q => up_adc_config_ctrl(2),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(30),
      Q => \up_adc_config_ctrl_reg[31]_0\(29),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(31),
      Q => \up_adc_config_ctrl_reg[31]_0\(30),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(3),
      Q => \up_adc_config_ctrl_reg[31]_0\(2),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(4),
      Q => \up_adc_config_ctrl_reg[31]_0\(3),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(5),
      Q => \up_adc_config_ctrl_reg[31]_0\(4),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(6),
      Q => \up_adc_config_ctrl_reg[31]_0\(5),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(7),
      Q => \up_adc_config_ctrl_reg[31]_0\(6),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(8),
      Q => \up_adc_config_ctrl_reg[31]_0\(7),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(9),
      Q => \up_adc_config_ctrl_reg[31]_0\(8),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(0),
      Q => \up_adc_config_wr_reg[19]_0\(0),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(10),
      Q => up_adc_config_wr(10),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(11),
      Q => up_adc_config_wr(11),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(12),
      Q => up_adc_config_wr(12),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(13),
      Q => up_adc_config_wr(13),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(14),
      Q => up_adc_config_wr(14),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(15),
      Q => up_adc_config_wr(15),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(16),
      Q => up_adc_config_wr(16),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(17),
      Q => \up_adc_config_wr_reg[19]_0\(4),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(18),
      Q => up_adc_config_wr(18),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(19),
      Q => \up_adc_config_wr_reg[19]_0\(5),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(1),
      Q => \up_adc_config_wr_reg[19]_0\(1),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(20),
      Q => up_adc_config_wr(20),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(21),
      Q => up_adc_config_wr(21),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(22),
      Q => up_adc_config_wr(22),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(23),
      Q => up_adc_config_wr(23),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(24),
      Q => up_adc_config_wr(24),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(25),
      Q => up_adc_config_wr(25),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(26),
      Q => up_adc_config_wr(26),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(27),
      Q => up_adc_config_wr(27),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(28),
      Q => up_adc_config_wr(28),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(29),
      Q => up_adc_config_wr(29),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(2),
      Q => up_adc_config_wr(2),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(30),
      Q => up_adc_config_wr(30),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(31),
      Q => up_adc_config_wr(31),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(3),
      Q => up_adc_config_wr(3),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(4),
      Q => up_adc_config_wr(4),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(5),
      Q => up_adc_config_wr(5),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(6),
      Q => up_adc_config_wr(6),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(7),
      Q => up_adc_config_wr(7),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(8),
      Q => \up_adc_config_wr_reg[19]_0\(2),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(9),
      Q => \up_adc_config_wr_reg[19]_0\(3),
      R => \^p_0_in\
    );
up_adc_crc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(8),
      Q => up_adc_crc_enable_reg_0(7),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => up_adc_crc_enable_reg_0(0),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => up_adc_crc_enable_reg_0(1),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => data5(2),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(3),
      Q => up_adc_crc_enable_reg_0(2),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(4),
      Q => up_adc_crc_enable_reg_0(3),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(5),
      Q => up_adc_crc_enable_reg_0(4),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(6),
      Q => up_adc_crc_enable_reg_0(5),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(7),
      Q => up_adc_crc_enable_reg_0(6),
      R => \^p_0_in\
    );
up_adc_ddr_edgesel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(1),
      Q => up_adc_sdr_ddr_n_reg_0(1),
      R => \^p_0_in\
    );
up_adc_ext_sync_arm_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_ext_sync_arm_reg_0,
      Q => \^p_8_in\(0),
      R => \^p_0_in\
    );
up_adc_ext_sync_disarm_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_ext_sync_disarm_reg_0,
      Q => \^p_8_in\(1),
      R => \^p_0_in\
    );
up_adc_ext_sync_manual_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_ext_sync_manual_req_reg_0,
      Q => \^p_8_in\(2),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(8),
      Q => up_adc_sdr_ddr_n_reg_0(3),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(9),
      Q => up_adc_sdr_ddr_n_reg_0(4),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(10),
      Q => up_adc_sdr_ddr_n_reg_0(5),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(11),
      Q => up_adc_sdr_ddr_n_reg_0(6),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(12),
      Q => up_adc_sdr_ddr_n_reg_0(7),
      R => \^p_0_in\
    );
up_adc_pin_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(0),
      Q => up_adc_sdr_ddr_n_reg_0(0),
      R => \^p_0_in\
    );
up_adc_r1_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(2),
      Q => data3(2),
      R => \^p_0_in\
    );
up_adc_sdr_ddr_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(16),
      Q => up_adc_sdr_ddr_n_reg_0(10),
      R => \^p_0_in\
    );
up_adc_sref_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(4),
      Q => up_adc_sdr_ddr_n_reg_0(2),
      R => \^p_0_in\
    );
up_adc_symb_8_16b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(14),
      Q => up_adc_sdr_ddr_n_reg_0(8),
      R => \^p_0_in\
    );
up_adc_symb_op_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(15),
      Q => up_adc_sdr_ddr_n_reg_0(9),
      R => \^p_0_in\
    );
up_adc_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_sync_reg_0,
      Q => p_9_in(0),
      R => \^p_0_in\
    );
up_core_preset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data2\(0),
      O => up_core_preset_i_1_n_0
    );
up_core_preset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_core_preset_i_1_n_0,
      Q => up_core_preset,
      S => \^p_0_in\
    );
up_mmcm_resetn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_mmcm_resetn_reg_0,
      Q => \^data2\(1),
      R => \^p_0_in\
    );
up_pps_irq_mask_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_pps_irq_mask_reg_0,
      Q => up_pps_irq_mask,
      S => \^p_0_in\
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s,
      Q => up_rack_s(0),
      R => \^p_0_in\
    );
\up_rdata_int[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(10),
      I1 => \^up_timer_reg\(10),
      I2 => up_scratch(10),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[10]_0\
    );
\up_rdata_int[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(11),
      I1 => \^up_timer_reg\(11),
      I2 => up_scratch(11),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[11]_0\
    );
\up_rdata_int[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(12),
      I1 => \^up_timer_reg\(12),
      I2 => up_scratch(12),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[12]_0\
    );
\up_rdata_int[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(13),
      I1 => \^up_timer_reg\(13),
      I2 => up_scratch(13),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[13]_0\
    );
\up_rdata_int[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(14),
      I1 => \^up_timer_reg\(14),
      I2 => up_scratch(14),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[14]_0\
    );
\up_rdata_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(15),
      I1 => \^up_timer_reg\(15),
      I2 => up_scratch(15),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[15]_0\
    );
\up_rdata_int[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(16),
      I1 => \^up_timer_reg\(16),
      I2 => up_scratch(16),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[16]_0\
    );
\up_rdata_int[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(18),
      I1 => \^up_timer_reg\(18),
      I2 => up_scratch(18),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[18]_0\
    );
\up_rdata_int[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(20),
      I1 => \^up_timer_reg\(20),
      I2 => up_scratch(20),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[20]_0\
    );
\up_rdata_int[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(21),
      I1 => \^up_timer_reg\(21),
      I2 => up_scratch(21),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[21]_0\
    );
\up_rdata_int[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(22),
      I1 => \^up_timer_reg\(22),
      I2 => up_scratch(22),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[22]_0\
    );
\up_rdata_int[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(23),
      I1 => \^up_timer_reg\(23),
      I2 => up_scratch(23),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[23]_0\
    );
\up_rdata_int[24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(24),
      I1 => \^up_timer_reg\(24),
      I2 => up_scratch(24),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[24]_0\
    );
\up_rdata_int[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(25),
      I1 => \^up_timer_reg\(25),
      I2 => up_scratch(25),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[25]_0\
    );
\up_rdata_int[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(26),
      I1 => \^up_timer_reg\(26),
      I2 => up_scratch(26),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[26]_0\
    );
\up_rdata_int[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(27),
      I1 => \^up_timer_reg\(27),
      I2 => up_scratch(27),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[27]_0\
    );
\up_rdata_int[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(28),
      I1 => \^up_timer_reg\(28),
      I2 => up_scratch(28),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[28]_0\
    );
\up_rdata_int[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(29),
      I1 => \^up_timer_reg\(29),
      I2 => up_scratch(29),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[29]_0\
    );
\up_rdata_int[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC00AA"
    )
        port map (
      I0 => up_adc_config_wr(2),
      I1 => p_4_in(2),
      I2 => up_adc_config_ctrl(2),
      I3 => \up_rdata_int_reg[3]_0\(0),
      I4 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[2]_0\
    );
\up_rdata_int[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC0FAC"
    )
        port map (
      I0 => data5(2),
      I1 => \^p_8_in\(1),
      I2 => \up_rdata_int_reg[3]_0\(0),
      I3 => \up_rdata_int_reg[3]_0\(2),
      I4 => data8(0),
      O => \up_rdata_int[2]_i_9_n_0\
    );
\up_rdata_int[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(30),
      I1 => \^up_timer_reg\(30),
      I2 => up_scratch(30),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[30]_0\
    );
\up_rdata_int[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(31),
      I1 => \^up_timer_reg\(31),
      I2 => up_scratch(31),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[31]_0\
    );
\up_rdata_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(3),
      I1 => \^up_timer_reg\(3),
      I2 => up_scratch(3),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[3]_0\
    );
\up_rdata_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(4),
      I1 => \^up_timer_reg\(4),
      I2 => up_scratch(4),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[4]_0\
    );
\up_rdata_int[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(5),
      I1 => \^up_timer_reg\(5),
      I2 => up_scratch(5),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[5]_0\
    );
\up_rdata_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(6),
      I1 => \^up_timer_reg\(6),
      I2 => up_scratch(6),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[6]_0\
    );
\up_rdata_int[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000CCAA00"
    )
        port map (
      I0 => up_adc_config_wr(7),
      I1 => \^up_timer_reg\(7),
      I2 => up_scratch(7),
      I3 => \up_rdata_int_reg[3]_0\(4),
      I4 => \up_rdata_int_reg[3]_0\(5),
      I5 => \up_rdata_int_reg[3]_0\(1),
      O => \up_adc_config_wr_reg[7]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \up_rdata_int_reg[31]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \up_rdata_int_reg[31]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(11),
      Q => \up_rdata_int_reg[31]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(12),
      Q => \up_rdata_int_reg[31]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(13),
      Q => \up_rdata_int_reg[31]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(14),
      Q => \up_rdata_int_reg[31]_0\(14),
      R => SR(0)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(15),
      Q => \up_rdata_int_reg[31]_0\(15),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(16),
      Q => \up_rdata_int_reg[31]_0\(16),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(17),
      Q => \up_rdata_int_reg[31]_0\(17),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(18),
      Q => \up_rdata_int_reg[31]_0\(18),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(19),
      Q => \up_rdata_int_reg[31]_0\(19),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \up_rdata_int_reg[31]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(20),
      Q => \up_rdata_int_reg[31]_0\(20),
      R => SR(0)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(21),
      Q => \up_rdata_int_reg[31]_0\(21),
      R => SR(0)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(22),
      Q => \up_rdata_int_reg[31]_0\(22),
      R => SR(0)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(23),
      Q => \up_rdata_int_reg[31]_0\(23),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(24),
      Q => \up_rdata_int_reg[31]_0\(24),
      R => SR(0)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(25),
      Q => \up_rdata_int_reg[31]_0\(25),
      R => SR(0)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(26),
      Q => \up_rdata_int_reg[31]_0\(26),
      R => SR(0)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(27),
      Q => \up_rdata_int_reg[31]_0\(27),
      R => SR(0)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(28),
      Q => \up_rdata_int_reg[31]_0\(28),
      R => SR(0)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(29),
      Q => \up_rdata_int_reg[31]_0\(29),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \up_rdata_int_reg[31]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(30),
      Q => \up_rdata_int_reg[31]_0\(30),
      R => SR(0)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(31),
      Q => \up_rdata_int_reg[31]_0\(31),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \up_rdata_int_reg[31]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \up_rdata_int_reg[31]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \up_rdata_int_reg[31]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \up_rdata_int_reg[31]_0\(6),
      R => SR(0)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \up_rdata_int_reg[31]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \up_rdata_int_reg[31]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \up_rdata_int_reg[31]_0\(9),
      R => SR(0)
    );
up_resetn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_resetn_reg_0,
      Q => \^data2\(0),
      R => \^p_0_in\
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(0),
      Q => \up_scratch_reg[19]_0\(0),
      R => \^p_0_in\
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(10),
      Q => up_scratch(10),
      R => \^p_0_in\
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(11),
      Q => up_scratch(11),
      R => \^p_0_in\
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(12),
      Q => up_scratch(12),
      R => \^p_0_in\
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(13),
      Q => up_scratch(13),
      R => \^p_0_in\
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(14),
      Q => up_scratch(14),
      R => \^p_0_in\
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(15),
      Q => up_scratch(15),
      R => \^p_0_in\
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(16),
      Q => up_scratch(16),
      R => \^p_0_in\
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(17),
      Q => \up_scratch_reg[19]_0\(4),
      R => \^p_0_in\
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(18),
      Q => up_scratch(18),
      R => \^p_0_in\
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(19),
      Q => \up_scratch_reg[19]_0\(5),
      R => \^p_0_in\
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(1),
      Q => \up_scratch_reg[19]_0\(1),
      R => \^p_0_in\
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(20),
      Q => up_scratch(20),
      R => \^p_0_in\
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(21),
      Q => up_scratch(21),
      R => \^p_0_in\
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(22),
      Q => up_scratch(22),
      R => \^p_0_in\
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(23),
      Q => up_scratch(23),
      R => \^p_0_in\
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(24),
      Q => up_scratch(24),
      R => \^p_0_in\
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(25),
      Q => up_scratch(25),
      R => \^p_0_in\
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(26),
      Q => up_scratch(26),
      R => \^p_0_in\
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(27),
      Q => up_scratch(27),
      R => \^p_0_in\
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(28),
      Q => up_scratch(28),
      R => \^p_0_in\
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(29),
      Q => up_scratch(29),
      R => \^p_0_in\
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(2),
      Q => up_scratch(2),
      R => \^p_0_in\
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(30),
      Q => up_scratch(30),
      R => \^p_0_in\
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(31),
      Q => up_scratch(31),
      R => \^p_0_in\
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(3),
      Q => up_scratch(3),
      R => \^p_0_in\
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(4),
      Q => up_scratch(4),
      R => \^p_0_in\
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(5),
      Q => up_scratch(5),
      R => \^p_0_in\
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(6),
      Q => up_scratch(6),
      R => \^p_0_in\
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(7),
      Q => up_scratch(7),
      R => \^p_0_in\
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(8),
      Q => \up_scratch_reg[19]_0\(2),
      R => \^p_0_in\
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_0\(0),
      D => Q(9),
      Q => \up_scratch_reg[19]_0\(3),
      R => \^p_0_in\
    );
up_status_ovf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_status_ovf_reg_0,
      I2 => up_status_ovf_reg_1,
      I3 => up_status_ovf_reg_2,
      I4 => up_status_ovf_s,
      I5 => p_4_in(2),
      O => up_status_ovf_i_1_n_0
    );
up_status_ovf_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_status_ovf_i_1_n_0,
      Q => p_4_in(2),
      R => \^p_0_in\
    );
\up_timer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_3_n_0\,
      I1 => \up_timer1__3\,
      I2 => \up_timer[0]_i_5_n_0\,
      I3 => \up_timer[0]_i_6_n_0\,
      I4 => \up_timer[0]_i_7_n_0\,
      O => \up_timer[0]_i_1_n_0\
    );
\up_timer[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(24),
      I1 => \^up_timer_reg\(23),
      I2 => \^up_timer_reg\(22),
      I3 => \^up_timer_reg\(21),
      O => \up_timer[0]_i_16_n_0\
    );
\up_timer[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(0),
      I1 => \^up_timer_reg\(31),
      I2 => \^up_timer_reg\(30),
      I3 => \^up_timer_reg\(29),
      O => \up_timer[0]_i_17_n_0\
    );
\up_timer[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(4),
      I1 => \^up_timer_reg\(3),
      I2 => \^up_timer_reg\(2),
      I3 => \^up_timer_reg\(1),
      O => \up_timer[0]_i_18_n_0\
    );
\up_timer[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(12),
      I1 => \^up_timer_reg\(11),
      I2 => \^up_timer_reg\(10),
      I3 => \^up_timer_reg\(9),
      O => \up_timer[0]_i_19_n_0\
    );
\up_timer[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_16_n_0\,
      I1 => \^up_timer_reg\(28),
      I2 => \^up_timer_reg\(27),
      I3 => \^up_timer_reg\(26),
      I4 => \^up_timer_reg\(25),
      I5 => \up_timer[0]_i_17_n_0\,
      O => \up_timer[0]_i_3_n_0\
    );
\up_timer[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(5),
      I1 => \^up_timer_reg\(6),
      I2 => \^up_timer_reg\(7),
      I3 => \^up_timer_reg\(8),
      I4 => \up_timer[0]_i_18_n_0\,
      O => \up_timer[0]_i_5_n_0\
    );
\up_timer[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(13),
      I1 => \^up_timer_reg\(14),
      I2 => \^up_timer_reg\(15),
      I3 => \^up_timer_reg\(16),
      I4 => \up_timer[0]_i_19_n_0\,
      O => \up_timer[0]_i_6_n_0\
    );
\up_timer[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(20),
      I1 => \^up_timer_reg\(19),
      I2 => \^up_timer_reg\(18),
      I3 => \^up_timer_reg\(17),
      O => \up_timer[0]_i_7_n_0\
    );
\up_timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => O(0),
      Q => \^up_timer_reg\(0),
      R => \^p_0_in\
    );
\up_timer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\(2),
      Q => \^up_timer_reg\(10),
      R => \^p_0_in\
    );
\up_timer_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\(3),
      Q => \^up_timer_reg\(11),
      R => \^p_0_in\
    );
\up_timer_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\(0),
      Q => \^up_timer_reg\(12),
      R => \^p_0_in\
    );
\up_timer_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\(1),
      Q => \^up_timer_reg\(13),
      R => \^p_0_in\
    );
\up_timer_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\(2),
      Q => \^up_timer_reg\(14),
      R => \^p_0_in\
    );
\up_timer_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\(3),
      Q => \^up_timer_reg\(15),
      R => \^p_0_in\
    );
\up_timer_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\(0),
      Q => \^up_timer_reg\(16),
      R => \^p_0_in\
    );
\up_timer_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\(1),
      Q => \^up_timer_reg\(17),
      R => \^p_0_in\
    );
\up_timer_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\(2),
      Q => \^up_timer_reg\(18),
      R => \^p_0_in\
    );
\up_timer_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\(3),
      Q => \^up_timer_reg\(19),
      R => \^p_0_in\
    );
\up_timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => O(1),
      Q => \^up_timer_reg\(1),
      R => \^p_0_in\
    );
\up_timer_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\(0),
      Q => \^up_timer_reg\(20),
      R => \^p_0_in\
    );
\up_timer_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\(1),
      Q => \^up_timer_reg\(21),
      R => \^p_0_in\
    );
\up_timer_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\(2),
      Q => \^up_timer_reg\(22),
      R => \^p_0_in\
    );
\up_timer_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\(3),
      Q => \^up_timer_reg\(23),
      R => \^p_0_in\
    );
\up_timer_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\(0),
      Q => \^up_timer_reg\(24),
      R => \^p_0_in\
    );
\up_timer_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\(1),
      Q => \^up_timer_reg\(25),
      R => \^p_0_in\
    );
\up_timer_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\(2),
      Q => \^up_timer_reg\(26),
      R => \^p_0_in\
    );
\up_timer_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\(3),
      Q => \^up_timer_reg\(27),
      R => \^p_0_in\
    );
\up_timer_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\(0),
      Q => \^up_timer_reg\(28),
      R => \^p_0_in\
    );
\up_timer_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\(1),
      Q => \^up_timer_reg\(29),
      R => \^p_0_in\
    );
\up_timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => O(2),
      Q => \^up_timer_reg\(2),
      R => \^p_0_in\
    );
\up_timer_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\(2),
      Q => \^up_timer_reg\(30),
      R => \^p_0_in\
    );
\up_timer_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\(3),
      Q => \^up_timer_reg\(31),
      R => \^p_0_in\
    );
\up_timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => O(3),
      Q => \^up_timer_reg\(3),
      R => \^p_0_in\
    );
\up_timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\(0),
      Q => \^up_timer_reg\(4),
      R => \^p_0_in\
    );
\up_timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\(1),
      Q => \^up_timer_reg\(5),
      R => \^p_0_in\
    );
\up_timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\(2),
      Q => \^up_timer_reg\(6),
      R => \^p_0_in\
    );
\up_timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\(3),
      Q => \^up_timer_reg\(7),
      R => \^p_0_in\
    );
\up_timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\(0),
      Q => \^up_timer_reg\(8),
      R => \^p_0_in\
    );
\up_timer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\(1),
      Q => \^up_timer_reg\(9),
      R => \^p_0_in\
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_s,
      Q => up_wack_s(0),
      R => \^p_0_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel is
  port (
    adc_valid_d : out STD_LOGIC;
    adc_pn_oos_int_reg : out STD_LOGIC;
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[4]\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[3]\ : out STD_LOGIC;
    \pn_data_pn_reg[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pn_data_pn_reg[17]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \pn_data_pn_reg[2]\ : out STD_LOGIC;
    \pn_data_pn_reg[3]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[4]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[1]\ : out STD_LOGIC;
    \pn_data_pn_reg[5]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[10]\ : out STD_LOGIC;
    \pn_data_pn_reg[0]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[9]\ : out STD_LOGIC;
    \pn_data_pn_reg[8]\ : out STD_LOGIC;
    adc_data : out STD_LOGIC_VECTOR ( 59 downto 0 );
    link_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    \pn_data_pn_reg[0]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[2]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[3]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[26]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_0\ : in STD_LOGIC;
    raw_data_s : in STD_LOGIC_VECTOR ( 51 downto 0 );
    \pn_data_pn_reg[42]\ : in STD_LOGIC;
    \pn_data_pn_reg[43]\ : in STD_LOGIC;
    \pn_data_pn_reg[44]\ : in STD_LOGIC;
    \pn_data_pn_reg[45]\ : in STD_LOGIC;
    \pn_data_pn_reg[46]\ : in STD_LOGIC;
    \pn_data_pn_reg[48]\ : in STD_LOGIC;
    \pn_data_pn_reg[49]\ : in STD_LOGIC;
    \pn_data_pn_reg[50]\ : in STD_LOGIC;
    \pn_data_pn_reg[51]\ : in STD_LOGIC;
    \pn_data_pn_reg[52]\ : in STD_LOGIC;
    \pn_data_pn_reg[53]\ : in STD_LOGIC;
    \pn_data_pn_reg[54]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC;
    \pn_data_pn_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pn_data_pn_reg[30]\ : in STD_LOGIC;
    \pn_data_pn_reg[31]\ : in STD_LOGIC;
    \pn_data_pn_reg[33]\ : in STD_LOGIC;
    \pn_data_pn_reg[32]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_1\ : in STD_LOGIC;
    \data_int_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC;
    \data_int_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel;

architecture STRUCTURE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel is
begin
\g_datafmt[0].i_ad_datafmt\: entity work.system_adc_tpl_core_0_ad_datafmt_7
     port map (
      D(13) => \data_int_reg[13]\(0),
      D(12 downto 0) => raw_data_s(12 downto 0),
      adc_data(14 downto 0) => adc_data(14 downto 0),
      \data_int_reg[15]_0\ => \data_int_reg[15]\,
      link_clk => link_clk
    );
\g_datafmt[1].i_ad_datafmt\: entity work.system_adc_tpl_core_0_ad_datafmt_8
     port map (
      D(13) => \data_int_reg[13]_0\(0),
      D(12 downto 0) => raw_data_s(25 downto 13),
      adc_data(14 downto 0) => adc_data(29 downto 15),
      \data_int_reg[15]_0\ => \data_int_reg[15]\,
      link_clk => link_clk
    );
\g_datafmt[2].i_ad_datafmt\: entity work.system_adc_tpl_core_0_ad_datafmt_9
     port map (
      D(13) => \data_int_reg[13]_1\(0),
      D(12 downto 0) => raw_data_s(38 downto 26),
      adc_data(14 downto 0) => adc_data(44 downto 30),
      \data_int_reg[15]_0\ => \data_int_reg[15]\,
      link_clk => link_clk
    );
\g_datafmt[3].i_ad_datafmt\: entity work.system_adc_tpl_core_0_ad_datafmt_10
     port map (
      D(13) => \data_int_reg[13]_2\(0),
      D(12 downto 0) => raw_data_s(51 downto 39),
      adc_data(14 downto 0) => adc_data(59 downto 45),
      \data_int_reg[15]_0\ => \data_int_reg[15]\,
      link_clk => link_clk
    );
i_pnmon: entity work.system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon_11
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(0) => adc_valid_d,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      \d_data_cntrl_int_reg[7]\ => \d_data_cntrl_int_reg[7]\,
      link_clk => link_clk,
      \pn_data_pn_reg[0]_0\ => \pn_data_pn_reg[0]\,
      \pn_data_pn_reg[0]_1\ => \pn_data_pn_reg[0]_0\,
      \pn_data_pn_reg[10]_0\ => \pn_data_pn_reg[10]\,
      \pn_data_pn_reg[17]_0\(30 downto 0) => \pn_data_pn_reg[17]\(30 downto 0),
      \pn_data_pn_reg[1]_0\ => \pn_data_pn_reg[1]\,
      \pn_data_pn_reg[26]_0\ => \pn_data_pn_reg[26]\,
      \pn_data_pn_reg[26]_1\ => \pn_data_pn_reg[26]_0\,
      \pn_data_pn_reg[26]_2\ => \pn_data_pn_reg[26]_1\,
      \pn_data_pn_reg[2]_0\ => \pn_data_pn_reg[2]\,
      \pn_data_pn_reg[2]_1\ => \pn_data_pn_reg[2]_0\,
      \pn_data_pn_reg[30]_0\ => \pn_data_pn_reg[30]\,
      \pn_data_pn_reg[31]_0\ => \pn_data_pn_reg[31]\,
      \pn_data_pn_reg[32]_0\ => \pn_data_pn_reg[32]\,
      \pn_data_pn_reg[33]_0\ => \pn_data_pn_reg[33]\,
      \pn_data_pn_reg[39]_0\(2 downto 0) => \pn_data_pn_reg[39]\(2 downto 0),
      \pn_data_pn_reg[3]_0\ => \pn_data_pn_reg[3]\,
      \pn_data_pn_reg[3]_1\ => \pn_data_pn_reg[3]_0\,
      \pn_data_pn_reg[3]_2\ => \pn_data_pn_reg[3]_1\,
      \pn_data_pn_reg[42]_0\ => \pn_data_pn_reg[42]\,
      \pn_data_pn_reg[43]_0\ => \pn_data_pn_reg[43]\,
      \pn_data_pn_reg[44]_0\ => \pn_data_pn_reg[44]\,
      \pn_data_pn_reg[45]_0\ => \pn_data_pn_reg[45]\,
      \pn_data_pn_reg[46]_0\ => \pn_data_pn_reg[46]\,
      \pn_data_pn_reg[48]_0\ => \pn_data_pn_reg[48]\,
      \pn_data_pn_reg[49]_0\ => \pn_data_pn_reg[49]\,
      \pn_data_pn_reg[4]_0\(42 downto 0) => \pn_data_pn_reg[4]\(42 downto 0),
      \pn_data_pn_reg[4]_1\ => \pn_data_pn_reg[4]_0\,
      \pn_data_pn_reg[50]_0\ => \pn_data_pn_reg[50]\,
      \pn_data_pn_reg[51]_0\ => \pn_data_pn_reg[51]\,
      \pn_data_pn_reg[52]_0\ => \pn_data_pn_reg[52]\,
      \pn_data_pn_reg[53]_0\ => \pn_data_pn_reg[53]\,
      \pn_data_pn_reg[54]_0\ => \pn_data_pn_reg[54]\,
      \pn_data_pn_reg[55]_0\ => \pn_data_pn_reg[55]\,
      \pn_data_pn_reg[55]_1\(0) => E(0),
      \pn_data_pn_reg[5]_0\(37 downto 0) => \pn_data_pn_reg[5]\(37 downto 0),
      \pn_data_pn_reg[5]_1\ => \pn_data_pn_reg[5]_0\,
      \pn_data_pn_reg[5]_2\ => \pn_data_pn_reg[5]_1\,
      \pn_data_pn_reg[5]_3\ => \pn_data_pn_reg[5]_2\,
      \pn_data_pn_reg[6]_0\ => \pn_data_pn_reg[6]\,
      \pn_data_pn_reg[6]_1\ => \pn_data_pn_reg[6]_0\,
      \pn_data_pn_reg[7]_0\ => \pn_data_pn_reg[7]\,
      \pn_data_pn_reg[8]_0\ => \pn_data_pn_reg[8]\,
      \pn_data_pn_reg[9]_0\ => \pn_data_pn_reg[9]\,
      pn_err_s(0) => pn_err_s(0),
      raw_data_s(50 downto 12) => raw_data_s(51 downto 13),
      raw_data_s(11 downto 0) => raw_data_s(11 downto 0),
      \rx_data_reg[31]\(19 downto 0) => \rx_data_reg[31]\(19 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel_0 is
  port (
    adc_pn_oos_int_reg : out STD_LOGIC;
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[4]\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[3]\ : out STD_LOGIC;
    \pn_data_pn_reg[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pn_data_pn_reg[17]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \pn_data_pn_reg[2]\ : out STD_LOGIC;
    \pn_data_pn_reg[3]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[4]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[1]\ : out STD_LOGIC;
    \pn_data_pn_reg[5]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[10]\ : out STD_LOGIC;
    \pn_data_pn_reg[0]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[9]\ : out STD_LOGIC;
    \pn_data_pn_reg[8]\ : out STD_LOGIC;
    adc_data : out STD_LOGIC_VECTOR ( 59 downto 0 );
    link_clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    \pn_data_pn_reg[0]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[2]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[3]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[26]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_0\ : in STD_LOGIC;
    raw_data_s : in STD_LOGIC_VECTOR ( 51 downto 0 );
    \pn_data_pn_reg[42]\ : in STD_LOGIC;
    \pn_data_pn_reg[43]\ : in STD_LOGIC;
    \pn_data_pn_reg[44]\ : in STD_LOGIC;
    \pn_data_pn_reg[45]\ : in STD_LOGIC;
    \pn_data_pn_reg[46]\ : in STD_LOGIC;
    \pn_data_pn_reg[48]\ : in STD_LOGIC;
    \pn_data_pn_reg[49]\ : in STD_LOGIC;
    \pn_data_pn_reg[50]\ : in STD_LOGIC;
    \pn_data_pn_reg[51]\ : in STD_LOGIC;
    \pn_data_pn_reg[52]\ : in STD_LOGIC;
    \pn_data_pn_reg[53]\ : in STD_LOGIC;
    \pn_data_pn_reg[54]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC;
    \pn_data_pn_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pn_data_pn_reg[30]\ : in STD_LOGIC;
    \pn_data_pn_reg[31]\ : in STD_LOGIC;
    \pn_data_pn_reg[33]\ : in STD_LOGIC;
    \pn_data_pn_reg[32]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_1\ : in STD_LOGIC;
    \data_int_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC;
    \data_int_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[47]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel_0 : entity is "ad_ip_jesd204_tpl_adc_channel";
end system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel_0;

architecture STRUCTURE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel_0 is
begin
\g_datafmt[0].i_ad_datafmt\: entity work.system_adc_tpl_core_0_ad_datafmt
     port map (
      D(13) => \data_int_reg[13]\(0),
      D(12 downto 0) => raw_data_s(12 downto 0),
      adc_data(14 downto 0) => adc_data(14 downto 0),
      \data_int_reg[15]_0\ => \data_int_reg[15]\,
      link_clk => link_clk
    );
\g_datafmt[1].i_ad_datafmt\: entity work.system_adc_tpl_core_0_ad_datafmt_4
     port map (
      D(13) => \data_int_reg[13]_0\(0),
      D(12 downto 0) => raw_data_s(25 downto 13),
      adc_data(14 downto 0) => adc_data(29 downto 15),
      \data_int_reg[15]_0\ => \data_int_reg[15]\,
      link_clk => link_clk
    );
\g_datafmt[2].i_ad_datafmt\: entity work.system_adc_tpl_core_0_ad_datafmt_5
     port map (
      D(13) => \data_int_reg[13]_1\(0),
      D(12 downto 0) => raw_data_s(38 downto 26),
      adc_data(14 downto 0) => adc_data(44 downto 30),
      \data_int_reg[15]_0\ => \data_int_reg[15]\,
      link_clk => link_clk
    );
\g_datafmt[3].i_ad_datafmt\: entity work.system_adc_tpl_core_0_ad_datafmt_6
     port map (
      D(13) => \data_int_reg[13]_2\(0),
      D(12 downto 0) => raw_data_s(51 downto 39),
      adc_data(14 downto 0) => adc_data(59 downto 45),
      \data_int_reg[15]_0\ => \data_int_reg[15]\,
      link_clk => link_clk
    );
i_pnmon: entity work.system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_pnmon
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      \d_data_cntrl_int_reg[7]\ => \d_data_cntrl_int_reg[7]\,
      link_clk => link_clk,
      \pn_data_pn_reg[0]_0\ => \pn_data_pn_reg[0]\,
      \pn_data_pn_reg[0]_1\ => \pn_data_pn_reg[0]_0\,
      \pn_data_pn_reg[10]_0\ => \pn_data_pn_reg[10]\,
      \pn_data_pn_reg[17]_0\(30 downto 0) => \pn_data_pn_reg[17]\(30 downto 0),
      \pn_data_pn_reg[1]_0\ => \pn_data_pn_reg[1]\,
      \pn_data_pn_reg[26]_0\ => \pn_data_pn_reg[26]\,
      \pn_data_pn_reg[26]_1\ => \pn_data_pn_reg[26]_0\,
      \pn_data_pn_reg[26]_2\ => \pn_data_pn_reg[26]_1\,
      \pn_data_pn_reg[2]_0\ => \pn_data_pn_reg[2]\,
      \pn_data_pn_reg[2]_1\ => \pn_data_pn_reg[2]_0\,
      \pn_data_pn_reg[30]_0\ => \pn_data_pn_reg[30]\,
      \pn_data_pn_reg[31]_0\ => \pn_data_pn_reg[31]\,
      \pn_data_pn_reg[32]_0\ => \pn_data_pn_reg[32]\,
      \pn_data_pn_reg[33]_0\ => \pn_data_pn_reg[33]\,
      \pn_data_pn_reg[39]_0\(2 downto 0) => \pn_data_pn_reg[39]\(2 downto 0),
      \pn_data_pn_reg[3]_0\ => \pn_data_pn_reg[3]\,
      \pn_data_pn_reg[3]_1\ => \pn_data_pn_reg[3]_0\,
      \pn_data_pn_reg[3]_2\ => \pn_data_pn_reg[3]_1\,
      \pn_data_pn_reg[42]_0\ => \pn_data_pn_reg[42]\,
      \pn_data_pn_reg[43]_0\ => \pn_data_pn_reg[43]\,
      \pn_data_pn_reg[44]_0\ => \pn_data_pn_reg[44]\,
      \pn_data_pn_reg[45]_0\ => \pn_data_pn_reg[45]\,
      \pn_data_pn_reg[46]_0\ => \pn_data_pn_reg[46]\,
      \pn_data_pn_reg[47]_0\(25 downto 0) => \pn_data_pn_reg[47]\(25 downto 0),
      \pn_data_pn_reg[48]_0\ => \pn_data_pn_reg[48]\,
      \pn_data_pn_reg[49]_0\ => \pn_data_pn_reg[49]\,
      \pn_data_pn_reg[4]_0\(42 downto 0) => \pn_data_pn_reg[4]\(42 downto 0),
      \pn_data_pn_reg[4]_1\ => \pn_data_pn_reg[4]_0\,
      \pn_data_pn_reg[50]_0\ => \pn_data_pn_reg[50]\,
      \pn_data_pn_reg[51]_0\ => \pn_data_pn_reg[51]\,
      \pn_data_pn_reg[52]_0\ => \pn_data_pn_reg[52]\,
      \pn_data_pn_reg[53]_0\ => \pn_data_pn_reg[53]\,
      \pn_data_pn_reg[54]_0\ => \pn_data_pn_reg[54]\,
      \pn_data_pn_reg[55]_0\ => \pn_data_pn_reg[55]\,
      \pn_data_pn_reg[55]_1\(0) => \pn_data_pn_reg[55]_0\(0),
      \pn_data_pn_reg[5]_0\(37 downto 0) => \pn_data_pn_reg[5]\(37 downto 0),
      \pn_data_pn_reg[5]_1\ => \pn_data_pn_reg[5]_0\,
      \pn_data_pn_reg[5]_2\ => \pn_data_pn_reg[5]_1\,
      \pn_data_pn_reg[5]_3\ => \pn_data_pn_reg[5]_2\,
      \pn_data_pn_reg[6]_0\ => \pn_data_pn_reg[6]\,
      \pn_data_pn_reg[6]_1\ => \pn_data_pn_reg[6]_0\,
      \pn_data_pn_reg[7]_0\ => \pn_data_pn_reg[7]\,
      \pn_data_pn_reg[8]_0\ => \pn_data_pn_reg[8]\,
      \pn_data_pn_reg[9]_0\ => \pn_data_pn_reg[9]\,
      pn_err_s(0) => pn_err_s(0),
      raw_data_s(50 downto 12) => raw_data_s(51 downto 13),
      raw_data_s(11 downto 0) => raw_data_s(11 downto 0),
      \rx_data_reg[31]\(19 downto 0) => \rx_data_reg[31]\(19 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_regmap is
  port (
    \d_data_cntrl_int_reg[0]\ : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_axi_rvalid_int_reg : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_2\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_3\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_4\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_5\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_6\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_7\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_8\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_9\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_10\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_11\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_12\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_13\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_14\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_15\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_16\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_17\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_18\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \d_data_cntrl_int_reg[7]_19\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_2\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_20\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_21\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_22\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_23\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_24\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_25\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_26\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[9]_2\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_27\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_28\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_29\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_30\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_31\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_32\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_33\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_34\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_35\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_36\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_37\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_38\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[76]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[76]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_3\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[8]_4\ : out STD_LOGIC;
    enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    \data_int_reg[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pn_data_pn_reg[1]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC_VECTOR ( 42 downto 0 );
    \pn_data_pn_reg[47]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \pn_data_pn_reg[1]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[10]\ : in STD_LOGIC;
    \pn_data_pn_reg[11]\ : in STD_LOGIC;
    \pn_data_pn_reg[12]\ : in STD_LOGIC;
    \pn_data_pn_reg[13]\ : in STD_LOGIC;
    \pn_data_pn_reg[14]\ : in STD_LOGIC;
    \pn_data_pn_reg[15]\ : in STD_LOGIC;
    \pn_data_pn_reg[16]\ : in STD_LOGIC;
    \pn_data_pn_reg[17]\ : in STD_LOGIC;
    \pn_data_pn_reg[18]\ : in STD_LOGIC;
    \pn_data_pn_reg[19]\ : in STD_LOGIC;
    \pn_data_pn_reg[20]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \pn_data_pn_reg[1]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_1\ : in STD_LOGIC_VECTOR ( 42 downto 0 );
    \pn_data_pn_reg[47]_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \pn_data_pn_reg[1]_2\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[10]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[11]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[12]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[13]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[14]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[15]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[16]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[17]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[18]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[19]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[20]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_dovf : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_regmap;

architecture STRUCTURE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_regmap is
  signal adc_status : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[0]\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \data1__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal data2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data4_1 : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal \data4__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \g_channel[0].i_up_adc_channel_n_63\ : STD_LOGIC;
  signal \g_channel[0].i_up_adc_channel_n_66\ : STD_LOGIC;
  signal \g_channel[0].i_up_adc_channel_n_68\ : STD_LOGIC;
  signal \g_channel[0].i_up_adc_channel_n_69\ : STD_LOGIC;
  signal \g_channel[0].i_up_adc_channel_n_70\ : STD_LOGIC;
  signal \g_channel[0].i_up_adc_channel_n_74\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_0\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_1\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_2\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_3\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_4\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_5\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_65\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_71\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_72\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_73\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_74\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_75\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_76\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_77\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_79\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_80\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_81\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_82\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_83\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_84\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_85\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_86\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_87\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_88\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_89\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_90\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_91\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_92\ : STD_LOGIC;
  signal i_up_adc_common_n_105 : STD_LOGIC;
  signal i_up_adc_common_n_112 : STD_LOGIC;
  signal i_up_adc_common_n_113 : STD_LOGIC;
  signal i_up_adc_common_n_114 : STD_LOGIC;
  signal i_up_adc_common_n_115 : STD_LOGIC;
  signal i_up_adc_common_n_116 : STD_LOGIC;
  signal i_up_adc_common_n_117 : STD_LOGIC;
  signal i_up_adc_common_n_118 : STD_LOGIC;
  signal i_up_adc_common_n_119 : STD_LOGIC;
  signal i_up_adc_common_n_120 : STD_LOGIC;
  signal i_up_adc_common_n_121 : STD_LOGIC;
  signal i_up_adc_common_n_122 : STD_LOGIC;
  signal i_up_adc_common_n_123 : STD_LOGIC;
  signal i_up_adc_common_n_124 : STD_LOGIC;
  signal i_up_adc_common_n_125 : STD_LOGIC;
  signal i_up_adc_common_n_126 : STD_LOGIC;
  signal i_up_adc_common_n_127 : STD_LOGIC;
  signal i_up_adc_common_n_128 : STD_LOGIC;
  signal i_up_adc_common_n_129 : STD_LOGIC;
  signal i_up_adc_common_n_130 : STD_LOGIC;
  signal i_up_adc_common_n_131 : STD_LOGIC;
  signal i_up_adc_common_n_132 : STD_LOGIC;
  signal i_up_adc_common_n_133 : STD_LOGIC;
  signal i_up_adc_common_n_134 : STD_LOGIC;
  signal i_up_adc_common_n_135 : STD_LOGIC;
  signal i_up_adc_common_n_136 : STD_LOGIC;
  signal i_up_adc_common_n_66 : STD_LOGIC;
  signal i_up_adc_common_n_67 : STD_LOGIC;
  signal i_up_axi_n_108 : STD_LOGIC;
  signal i_up_axi_n_137 : STD_LOGIC;
  signal i_up_axi_n_138 : STD_LOGIC;
  signal i_up_axi_n_139 : STD_LOGIC;
  signal i_up_axi_n_140 : STD_LOGIC;
  signal i_up_axi_n_141 : STD_LOGIC;
  signal i_up_axi_n_142 : STD_LOGIC;
  signal i_up_axi_n_144 : STD_LOGIC;
  signal i_up_axi_n_145 : STD_LOGIC;
  signal i_up_axi_n_146 : STD_LOGIC;
  signal i_up_axi_n_147 : STD_LOGIC;
  signal i_up_axi_n_148 : STD_LOGIC;
  signal i_up_axi_n_149 : STD_LOGIC;
  signal i_up_axi_n_150 : STD_LOGIC;
  signal i_up_axi_n_151 : STD_LOGIC;
  signal i_up_axi_n_152 : STD_LOGIC;
  signal i_up_axi_n_153 : STD_LOGIC;
  signal i_up_axi_n_154 : STD_LOGIC;
  signal i_up_axi_n_155 : STD_LOGIC;
  signal i_up_axi_n_156 : STD_LOGIC;
  signal i_up_axi_n_157 : STD_LOGIC;
  signal i_up_axi_n_158 : STD_LOGIC;
  signal i_up_axi_n_159 : STD_LOGIC;
  signal i_up_axi_n_160 : STD_LOGIC;
  signal i_up_axi_n_161 : STD_LOGIC;
  signal i_up_axi_n_162 : STD_LOGIC;
  signal i_up_axi_n_163 : STD_LOGIC;
  signal i_up_axi_n_164 : STD_LOGIC;
  signal i_up_axi_n_165 : STD_LOGIC;
  signal i_up_axi_n_166 : STD_LOGIC;
  signal i_up_axi_n_167 : STD_LOGIC;
  signal i_up_axi_n_168 : STD_LOGIC;
  signal i_up_axi_n_169 : STD_LOGIC;
  signal i_up_axi_n_170 : STD_LOGIC;
  signal i_up_axi_n_171 : STD_LOGIC;
  signal i_up_axi_n_172 : STD_LOGIC;
  signal i_up_axi_n_173 : STD_LOGIC;
  signal i_up_axi_n_174 : STD_LOGIC;
  signal i_up_axi_n_175 : STD_LOGIC;
  signal i_up_axi_n_39 : STD_LOGIC;
  signal i_up_axi_n_40 : STD_LOGIC;
  signal i_up_axi_n_41 : STD_LOGIC;
  signal i_up_axi_n_42 : STD_LOGIC;
  signal i_up_axi_n_44 : STD_LOGIC;
  signal i_up_axi_n_45 : STD_LOGIC;
  signal i_up_axi_n_46 : STD_LOGIC;
  signal i_up_axi_n_5 : STD_LOGIC;
  signal i_up_axi_n_59 : STD_LOGIC;
  signal i_up_axi_n_60 : STD_LOGIC;
  signal i_up_axi_n_61 : STD_LOGIC;
  signal i_up_axi_n_62 : STD_LOGIC;
  signal i_up_axi_n_63 : STD_LOGIC;
  signal i_up_axi_n_64 : STD_LOGIC;
  signal i_up_axi_n_66 : STD_LOGIC;
  signal i_up_axi_n_70 : STD_LOGIC;
  signal i_up_axi_n_72 : STD_LOGIC;
  signal i_up_axi_n_73 : STD_LOGIC;
  signal i_up_axi_n_74 : STD_LOGIC;
  signal i_up_axi_n_75 : STD_LOGIC;
  signal \i_xfer_cntrl/up_xfer_state\ : STD_LOGIC;
  signal \i_xfer_cntrl/up_xfer_toggle\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_9_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal up_adc_config_ctrl : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_adc_config_ctrl0 : STD_LOGIC;
  signal up_adc_config_wr : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_adc_config_wr0 : STD_LOGIC;
  signal up_adc_crc_enable : STD_LOGIC;
  signal up_adc_crc_err_int0 : STD_LOGIC;
  signal up_adc_dfmt_enable : STD_LOGIC;
  signal up_adc_dfmt_se : STD_LOGIC;
  signal up_adc_dfmt_se0 : STD_LOGIC;
  signal up_adc_dfmt_type : STD_LOGIC;
  signal up_adc_enable : STD_LOGIC;
  signal up_adc_lb_enb : STD_LOGIC;
  signal up_adc_pn_sel : STD_LOGIC;
  signal up_adc_pnseq_sel0 : STD_LOGIC;
  signal up_adc_softspan_int : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal up_adc_softspan_int0 : STD_LOGIC;
  signal up_adc_sync0 : STD_LOGIC;
  signal up_cntrl_xfer_done_s : STD_LOGIC;
  signal up_d_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_pps_irq_mask : STD_LOGIC;
  signal up_profile_sel : STD_LOGIC;
  signal up_rack : STD_LOGIC;
  signal up_rack0_n_0 : STD_LOGIC;
  signal up_rack_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal up_raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal up_raddr_s : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal up_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rdata_all : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal up_rdata_int : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal up_rdata_int_0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal up_rdata_int_1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_rdata_int_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rreq_s : STD_LOGIC;
  signal up_rreq_s_2 : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_scratch0 : STD_LOGIC;
  signal \up_timer1__3\ : STD_LOGIC;
  signal up_timer_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_wack : STD_LOGIC;
  signal up_wack0_n_0 : STD_LOGIC;
  signal up_wack_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal up_wdata_s : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal up_wreq_s : STD_LOGIC;
  signal up_wreq_s_4 : STD_LOGIC;
begin
  \d_data_cntrl_int_reg[0]\ <= \^d_data_cntrl_int_reg[0]\;
adc_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => i_up_adc_common_n_66,
      Q => adc_status,
      R => '0'
    );
\g_channel[0].i_up_adc_channel\: entity work.system_adc_tpl_core_0_up_adc_channel
     port map (
      AR(0) => \^d_data_cntrl_int_reg[0]\,
      D(3) => up_adc_dfmt_se,
      D(2) => up_adc_dfmt_type,
      D(1) => up_adc_dfmt_enable,
      D(0) => up_adc_enable,
      E(0) => E(0),
      Q(12 downto 9) => data(19 downto 16),
      Q(8 downto 7) => data(11 downto 10),
      Q(6 downto 4) => data(6 downto 4),
      Q(3 downto 1) => up_wdata_s(3 downto 1),
      Q(0) => data(0),
      SR(0) => i_up_axi_n_74,
      \d_data_cntrl_int_reg[76]\ => \d_data_cntrl_int_reg[76]\,
      \d_data_cntrl_int_reg[7]\ => \d_data_cntrl_int_reg[7]\,
      \d_data_cntrl_int_reg[7]_0\ => \d_data_cntrl_int_reg[7]_0\,
      \d_data_cntrl_int_reg[7]_1\ => \d_data_cntrl_int_reg[7]_1\,
      \d_data_cntrl_int_reg[7]_10\ => \d_data_cntrl_int_reg[7]_10\,
      \d_data_cntrl_int_reg[7]_11\ => \d_data_cntrl_int_reg[7]_11\,
      \d_data_cntrl_int_reg[7]_12\ => \d_data_cntrl_int_reg[7]_12\,
      \d_data_cntrl_int_reg[7]_13\ => \d_data_cntrl_int_reg[7]_13\,
      \d_data_cntrl_int_reg[7]_14\ => \d_data_cntrl_int_reg[7]_14\,
      \d_data_cntrl_int_reg[7]_15\ => \d_data_cntrl_int_reg[7]_15\,
      \d_data_cntrl_int_reg[7]_16\ => \d_data_cntrl_int_reg[7]_16\,
      \d_data_cntrl_int_reg[7]_17\ => \d_data_cntrl_int_reg[7]_17\,
      \d_data_cntrl_int_reg[7]_18\ => \d_data_cntrl_int_reg[7]_18\,
      \d_data_cntrl_int_reg[7]_2\ => \d_data_cntrl_int_reg[7]_2\,
      \d_data_cntrl_int_reg[7]_3\ => \d_data_cntrl_int_reg[7]_3\,
      \d_data_cntrl_int_reg[7]_4\ => \d_data_cntrl_int_reg[7]_4\,
      \d_data_cntrl_int_reg[7]_5\ => \d_data_cntrl_int_reg[7]_5\,
      \d_data_cntrl_int_reg[7]_6\ => \d_data_cntrl_int_reg[7]_6\,
      \d_data_cntrl_int_reg[7]_7\ => \d_data_cntrl_int_reg[7]_7\,
      \d_data_cntrl_int_reg[7]_8\ => \d_data_cntrl_int_reg[7]_8\,
      \d_data_cntrl_int_reg[7]_9\ => \d_data_cntrl_int_reg[7]_9\,
      \d_data_cntrl_int_reg[8]\ => \d_data_cntrl_int_reg[8]\,
      \d_data_cntrl_int_reg[8]_0\ => \d_data_cntrl_int_reg[8]_0\,
      \d_data_cntrl_int_reg[8]_1\ => \d_data_cntrl_int_reg[8]_3\,
      \d_data_cntrl_int_reg[9]\ => \d_data_cntrl_int_reg[9]\,
      \d_data_cntrl_int_reg[9]_0\ => \d_data_cntrl_int_reg[9]_0\,
      \d_xfer_count_reg[4]\ => \g_channel[0].i_up_adc_channel_n_63\,
      \data1__0\(1 downto 0) => \data1__0\(2 downto 1),
      \data_int_reg[13]\(3 downto 0) => \data_int_reg[13]\(3 downto 0),
      enable(0) => enable(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      p_7_in => p_7_in,
      \pn_data_pn_reg[10]\ => \pn_data_pn_reg[10]\,
      \pn_data_pn_reg[11]\ => \pn_data_pn_reg[11]\,
      \pn_data_pn_reg[12]\ => \pn_data_pn_reg[12]\,
      \pn_data_pn_reg[13]\ => \pn_data_pn_reg[13]\,
      \pn_data_pn_reg[14]\ => \pn_data_pn_reg[14]\,
      \pn_data_pn_reg[15]\ => \pn_data_pn_reg[15]\,
      \pn_data_pn_reg[16]\ => \pn_data_pn_reg[16]\,
      \pn_data_pn_reg[17]\ => \pn_data_pn_reg[17]\,
      \pn_data_pn_reg[18]\ => \pn_data_pn_reg[18]\,
      \pn_data_pn_reg[19]\ => \pn_data_pn_reg[19]\,
      \pn_data_pn_reg[1]\ => \pn_data_pn_reg[1]\,
      \pn_data_pn_reg[1]_0\(19 downto 0) => \pn_data_pn_reg[1]_0\(19 downto 0),
      \pn_data_pn_reg[20]\ => \pn_data_pn_reg[20]\,
      \pn_data_pn_reg[47]\(39 downto 0) => \pn_data_pn_reg[47]\(39 downto 0),
      \pn_data_pn_reg[55]\(42 downto 0) => \pn_data_pn_reg[55]\(42 downto 0),
      \pn_data_pn_reg[55]_0\(30 downto 0) => \pn_data_pn_reg[55]_0\(30 downto 0),
      \pn_data_pn_reg[5]\(25 downto 0) => D(25 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      \rx_data_reg[15]\(0) => \rx_data_reg[15]\(0),
      \rx_data_reg[23]\(0) => \rx_data_reg[23]\(0),
      \rx_data_reg[31]\(0) => \rx_data_reg[31]\(0),
      \rx_data_reg[7]\(0) => \rx_data_reg[7]\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_adc_crc_err_int0 => up_adc_crc_err_int0,
      \up_adc_data_sel_reg[1]_0\ => \g_channel[0].i_up_adc_channel_n_70\,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => data4(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => data4(0),
      \up_adc_data_sel_reg[3]_1\(0) => up_adc_pnseq_sel0,
      up_adc_dfmt_se0 => up_adc_dfmt_se0,
      up_adc_lb_enb => up_adc_lb_enb,
      up_adc_pn_err_int_reg_0(0) => data1(2),
      up_adc_pn_err_int_reg_1 => \g_channel[0].i_up_adc_channel_n_68\,
      up_adc_pn_oos_int_reg_0 => \g_channel[0].i_up_adc_channel_n_66\,
      up_adc_pn_sel => up_adc_pn_sel,
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => data4_1(19 downto 16),
      up_adc_softspan_int(2 downto 0) => up_adc_softspan_int(2 downto 0),
      up_adc_softspan_int0 => up_adc_softspan_int0,
      up_rack_int_reg_0 => i_up_axi_n_75,
      up_rack_s(0) => up_rack_s(1),
      \up_rdata_int_reg[1]_0\(2 downto 0) => up_raddr(2 downto 0),
      \up_rdata_int_reg[24]_0\(13) => up_rdata_int(24),
      \up_rdata_int_reg[24]_0\(12 downto 9) => up_rdata_int(19 downto 16),
      \up_rdata_int_reg[24]_0\(8 downto 7) => up_rdata_int(11 downto 10),
      \up_rdata_int_reg[24]_0\(6 downto 0) => up_rdata_int(6 downto 0),
      \up_rdata_int_reg[24]_1\(13) => up_rdata_int_0(24),
      \up_rdata_int_reg[24]_1\(12 downto 9) => up_rdata_int_0(19 downto 16),
      \up_rdata_int_reg[24]_1\(8 downto 7) => up_rdata_int_0(11 downto 10),
      \up_rdata_int_reg[24]_1\(6 downto 0) => up_rdata_int_0(6 downto 0),
      up_wack_s(0) => up_wack_s(1),
      \up_xfer_count_reg[0]\ => \g_channel[0].i_up_adc_channel_n_69\,
      \up_xfer_count_reg[2]\ => \g_channel[0].i_up_adc_channel_n_74\,
      up_xfer_state => \i_xfer_cntrl/up_xfer_state\,
      up_xfer_toggle => \i_xfer_cntrl/up_xfer_toggle\
    );
\g_channel[1].i_up_adc_channel\: entity work.\system_adc_tpl_core_0_up_adc_channel__parameterized0\
     port map (
      AR(0) => \^d_data_cntrl_int_reg[0]\,
      D(3) => \g_channel[1].i_up_adc_channel_n_1\,
      D(2) => \g_channel[1].i_up_adc_channel_n_2\,
      D(1) => \g_channel[1].i_up_adc_channel_n_3\,
      D(0) => \g_channel[1].i_up_adc_channel_n_4\,
      E(0) => i_up_axi_n_62,
      Q(12 downto 9) => data(19 downto 16),
      Q(8 downto 7) => data(11 downto 10),
      Q(6 downto 4) => data(6 downto 4),
      Q(3 downto 1) => up_wdata_s(3 downto 1),
      Q(0) => data(0),
      SR(0) => i_up_axi_n_72,
      \d_data_cntrl_int_reg[10]\(0) => \d_data_cntrl_int_reg[10]\(0),
      \d_data_cntrl_int_reg[76]\ => \d_data_cntrl_int_reg[76]_0\,
      \d_data_cntrl_int_reg[7]\ => \d_data_cntrl_int_reg[7]_19\,
      \d_data_cntrl_int_reg[7]_0\ => \d_data_cntrl_int_reg[7]_20\,
      \d_data_cntrl_int_reg[7]_1\ => \d_data_cntrl_int_reg[7]_21\,
      \d_data_cntrl_int_reg[7]_10\ => \d_data_cntrl_int_reg[7]_30\,
      \d_data_cntrl_int_reg[7]_11\ => \d_data_cntrl_int_reg[7]_31\,
      \d_data_cntrl_int_reg[7]_12\ => \d_data_cntrl_int_reg[7]_32\,
      \d_data_cntrl_int_reg[7]_13\ => \d_data_cntrl_int_reg[7]_33\,
      \d_data_cntrl_int_reg[7]_14\ => \d_data_cntrl_int_reg[7]_34\,
      \d_data_cntrl_int_reg[7]_15\ => \d_data_cntrl_int_reg[7]_35\,
      \d_data_cntrl_int_reg[7]_16\ => \d_data_cntrl_int_reg[7]_36\,
      \d_data_cntrl_int_reg[7]_17\ => \d_data_cntrl_int_reg[7]_37\,
      \d_data_cntrl_int_reg[7]_18\ => \d_data_cntrl_int_reg[7]_38\,
      \d_data_cntrl_int_reg[7]_2\ => \d_data_cntrl_int_reg[7]_22\,
      \d_data_cntrl_int_reg[7]_3\ => \d_data_cntrl_int_reg[7]_23\,
      \d_data_cntrl_int_reg[7]_4\ => \d_data_cntrl_int_reg[7]_24\,
      \d_data_cntrl_int_reg[7]_5\ => \d_data_cntrl_int_reg[7]_25\,
      \d_data_cntrl_int_reg[7]_6\ => \d_data_cntrl_int_reg[7]_26\,
      \d_data_cntrl_int_reg[7]_7\ => \d_data_cntrl_int_reg[7]_27\,
      \d_data_cntrl_int_reg[7]_8\ => \d_data_cntrl_int_reg[7]_28\,
      \d_data_cntrl_int_reg[7]_9\ => \d_data_cntrl_int_reg[7]_29\,
      \d_data_cntrl_int_reg[8]\ => \d_data_cntrl_int_reg[8]_1\,
      \d_data_cntrl_int_reg[8]_0\ => \d_data_cntrl_int_reg[8]_2\,
      \d_data_cntrl_int_reg[8]_1\ => \d_data_cntrl_int_reg[8]_4\,
      \d_data_cntrl_int_reg[9]\ => \d_data_cntrl_int_reg[9]_1\,
      \d_data_cntrl_int_reg[9]_0\ => \d_data_cntrl_int_reg[9]_2\,
      d_xfer_toggle_reg => \g_channel[0].i_up_adc_channel_n_63\,
      \data1__0\(1 downto 0) => \data1__0\(2 downto 1),
      \data_int_reg[13]\(3 downto 0) => \data_int_reg[13]\(7 downto 4),
      enable(0) => enable(1),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \pn_data_pn_reg[10]\ => \pn_data_pn_reg[10]_0\,
      \pn_data_pn_reg[11]\ => \pn_data_pn_reg[11]_0\,
      \pn_data_pn_reg[12]\ => \pn_data_pn_reg[12]_0\,
      \pn_data_pn_reg[13]\ => \pn_data_pn_reg[13]_0\,
      \pn_data_pn_reg[14]\ => \pn_data_pn_reg[14]_0\,
      \pn_data_pn_reg[15]\ => \pn_data_pn_reg[15]_0\,
      \pn_data_pn_reg[16]\ => \pn_data_pn_reg[16]_0\,
      \pn_data_pn_reg[17]\ => \pn_data_pn_reg[17]_0\,
      \pn_data_pn_reg[18]\ => \pn_data_pn_reg[18]_0\,
      \pn_data_pn_reg[19]\ => \pn_data_pn_reg[19]_0\,
      \pn_data_pn_reg[1]\ => \pn_data_pn_reg[1]_1\,
      \pn_data_pn_reg[1]_0\(19 downto 0) => \pn_data_pn_reg[1]_2\(19 downto 0),
      \pn_data_pn_reg[20]\ => \pn_data_pn_reg[20]_0\,
      \pn_data_pn_reg[47]\(39 downto 0) => \pn_data_pn_reg[47]_0\(39 downto 0),
      \pn_data_pn_reg[55]\(42 downto 0) => \pn_data_pn_reg[55]_1\(42 downto 0),
      \pn_data_pn_reg[55]_0\(30 downto 0) => \pn_data_pn_reg[55]_2\(30 downto 0),
      \pn_data_pn_reg[5]\(25 downto 0) => \pn_data_pn_reg[5]\(25 downto 0),
      pn_err_s(0) => pn_err_s(1),
      pn_oos_s(0) => pn_oos_s(1),
      \rx_data_reg[15]\(0) => \rx_data_reg[15]_0\(0),
      \rx_data_reg[23]\(0) => \rx_data_reg[23]_0\(0),
      \rx_data_reg[31]\(0) => \rx_data_reg[31]_0\(0),
      \rx_data_reg[7]\(0) => \rx_data_reg[7]_0\(0),
      s_axi_aclk => s_axi_aclk,
      \up_adc_data_sel_reg[1]_0\ => \g_channel[1].i_up_adc_channel_n_65\,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => \data4__0\(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => \data4__0\(0),
      up_adc_lb_enb_reg_0 => \g_channel[1].i_up_adc_channel_n_0\,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_63,
      up_adc_pn_sel_reg_0 => \g_channel[1].i_up_adc_channel_n_5\,
      up_adc_pn_type_reg_0 => i_up_axi_n_61,
      \up_adc_pnseq_sel_reg[3]_0\(3) => \g_channel[1].i_up_adc_channel_n_71\,
      \up_adc_pnseq_sel_reg[3]_0\(2) => \g_channel[1].i_up_adc_channel_n_72\,
      \up_adc_pnseq_sel_reg[3]_0\(1) => \g_channel[1].i_up_adc_channel_n_73\,
      \up_adc_pnseq_sel_reg[3]_0\(0) => \g_channel[1].i_up_adc_channel_n_74\,
      \up_adc_softspan_int_reg[0]_0\ => \g_channel[1].i_up_adc_channel_n_77\,
      \up_adc_softspan_int_reg[1]_0\ => \g_channel[1].i_up_adc_channel_n_76\,
      \up_adc_softspan_int_reg[2]_0\ => \g_channel[1].i_up_adc_channel_n_75\,
      \up_adc_softspan_int_reg[2]_1\ => i_up_axi_n_59,
      up_rack_int_reg_0 => i_up_axi_n_73,
      up_rack_s(0) => up_rack_s(2),
      \up_rdata_int_reg[1]_0\(2 downto 0) => up_raddr(2 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \g_channel[1].i_up_adc_channel_n_79\,
      \up_rdata_int_reg[24]_0\(12) => \g_channel[1].i_up_adc_channel_n_80\,
      \up_rdata_int_reg[24]_0\(11) => \g_channel[1].i_up_adc_channel_n_81\,
      \up_rdata_int_reg[24]_0\(10) => \g_channel[1].i_up_adc_channel_n_82\,
      \up_rdata_int_reg[24]_0\(9) => \g_channel[1].i_up_adc_channel_n_83\,
      \up_rdata_int_reg[24]_0\(8) => \g_channel[1].i_up_adc_channel_n_84\,
      \up_rdata_int_reg[24]_0\(7) => \g_channel[1].i_up_adc_channel_n_85\,
      \up_rdata_int_reg[24]_0\(6) => \g_channel[1].i_up_adc_channel_n_86\,
      \up_rdata_int_reg[24]_0\(5) => \g_channel[1].i_up_adc_channel_n_87\,
      \up_rdata_int_reg[24]_0\(4) => \g_channel[1].i_up_adc_channel_n_88\,
      \up_rdata_int_reg[24]_0\(3) => \g_channel[1].i_up_adc_channel_n_89\,
      \up_rdata_int_reg[24]_0\(2) => \g_channel[1].i_up_adc_channel_n_90\,
      \up_rdata_int_reg[24]_0\(1) => \g_channel[1].i_up_adc_channel_n_91\,
      \up_rdata_int_reg[24]_0\(0) => \g_channel[1].i_up_adc_channel_n_92\,
      \up_rdata_int_reg[24]_1\(13) => up_rdata_int_0(24),
      \up_rdata_int_reg[24]_1\(12 downto 9) => up_rdata_int_1(19 downto 16),
      \up_rdata_int_reg[24]_1\(8 downto 7) => up_rdata_int_1(11 downto 10),
      \up_rdata_int_reg[24]_1\(6 downto 0) => up_rdata_int_1(6 downto 0),
      up_wack_int_reg_0 => i_up_axi_n_60,
      up_wack_s(0) => up_wack_s(2),
      \up_xfer_data_reg[7]\ => \g_channel[0].i_up_adc_channel_n_74\
    );
i_up_adc_common: entity work.system_adc_tpl_core_0_up_adc_common
     port map (
      D(31 downto 0) => up_rdata_int_3(31 downto 0),
      E(0) => up_adc_crc_enable,
      O(3) => i_up_axi_n_144,
      O(2) => i_up_axi_n_145,
      O(1) => i_up_axi_n_146,
      O(0) => i_up_axi_n_147,
      Q(31 downto 9) => data(31 downto 9),
      Q(8) => up_wdata_s(8),
      Q(7 downto 4) => data(7 downto 4),
      Q(3 downto 1) => up_wdata_s(3 downto 1),
      Q(0) => data(0),
      SR(0) => i_up_axi_n_108,
      adc_dovf => adc_dovf,
      adc_status => adc_status,
      \d_data_cntrl_int_reg[0]\ => \^d_data_cntrl_int_reg[0]\,
      \d_data_cntrl_int_reg[0]_0\ => i_up_adc_common_n_66,
      data2(2 downto 0) => data2(2 downto 0),
      data8(0) => data8(2),
      link_clk => link_clk,
      p_0_in => p_0_in,
      p_8_in(2) => p_8_in(8),
      p_8_in(1 downto 0) => p_8_in(2 downto 1),
      p_9_in(0) => p_9_in(3),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_adc_clk_enb_reg_0 => i_up_axi_n_44,
      \up_adc_config_ctrl_reg[31]_0\(30 downto 2) => up_adc_config_ctrl(31 downto 3),
      \up_adc_config_ctrl_reg[31]_0\(1 downto 0) => up_adc_config_ctrl(1 downto 0),
      \up_adc_config_ctrl_reg[31]_1\(0) => up_adc_config_ctrl0,
      \up_adc_config_wr_reg[10]_0\ => i_up_adc_common_n_117,
      \up_adc_config_wr_reg[11]_0\ => i_up_adc_common_n_118,
      \up_adc_config_wr_reg[12]_0\ => i_up_adc_common_n_119,
      \up_adc_config_wr_reg[13]_0\ => i_up_adc_common_n_120,
      \up_adc_config_wr_reg[14]_0\ => i_up_adc_common_n_121,
      \up_adc_config_wr_reg[15]_0\ => i_up_adc_common_n_122,
      \up_adc_config_wr_reg[16]_0\ => i_up_adc_common_n_123,
      \up_adc_config_wr_reg[18]_0\ => i_up_adc_common_n_124,
      \up_adc_config_wr_reg[19]_0\(5) => up_adc_config_wr(19),
      \up_adc_config_wr_reg[19]_0\(4) => up_adc_config_wr(17),
      \up_adc_config_wr_reg[19]_0\(3 downto 2) => up_adc_config_wr(9 downto 8),
      \up_adc_config_wr_reg[19]_0\(1 downto 0) => up_adc_config_wr(1 downto 0),
      \up_adc_config_wr_reg[20]_0\ => i_up_adc_common_n_125,
      \up_adc_config_wr_reg[21]_0\ => i_up_adc_common_n_126,
      \up_adc_config_wr_reg[22]_0\ => i_up_adc_common_n_127,
      \up_adc_config_wr_reg[23]_0\ => i_up_adc_common_n_128,
      \up_adc_config_wr_reg[24]_0\ => i_up_adc_common_n_129,
      \up_adc_config_wr_reg[25]_0\ => i_up_adc_common_n_130,
      \up_adc_config_wr_reg[26]_0\ => i_up_adc_common_n_131,
      \up_adc_config_wr_reg[27]_0\ => i_up_adc_common_n_132,
      \up_adc_config_wr_reg[28]_0\ => i_up_adc_common_n_133,
      \up_adc_config_wr_reg[29]_0\ => i_up_adc_common_n_134,
      \up_adc_config_wr_reg[2]_0\ => i_up_adc_common_n_67,
      \up_adc_config_wr_reg[30]_0\ => i_up_adc_common_n_135,
      \up_adc_config_wr_reg[31]_0\ => i_up_adc_common_n_136,
      \up_adc_config_wr_reg[31]_1\(0) => up_adc_config_wr0,
      \up_adc_config_wr_reg[3]_0\ => i_up_adc_common_n_112,
      \up_adc_config_wr_reg[4]_0\ => i_up_adc_common_n_113,
      \up_adc_config_wr_reg[5]_0\ => i_up_adc_common_n_114,
      \up_adc_config_wr_reg[6]_0\ => i_up_adc_common_n_115,
      \up_adc_config_wr_reg[7]_0\ => i_up_adc_common_n_116,
      up_adc_crc_enable_reg_0(7 downto 2) => data5(8 downto 3),
      up_adc_crc_enable_reg_0(1 downto 0) => data5(1 downto 0),
      up_adc_ext_sync_arm_reg_0 => i_up_axi_n_41,
      up_adc_ext_sync_disarm_reg_0 => i_up_axi_n_40,
      up_adc_ext_sync_manual_req_reg_0 => i_up_axi_n_39,
      up_adc_sdr_ddr_n_reg_0(10 downto 8) => data3(16 downto 14),
      up_adc_sdr_ddr_n_reg_0(7 downto 3) => data3(12 downto 8),
      up_adc_sdr_ddr_n_reg_0(2) => data3(4),
      up_adc_sdr_ddr_n_reg_0(1 downto 0) => data3(1 downto 0),
      up_adc_sync0 => up_adc_sync0,
      up_adc_sync_reg_0 => i_up_axi_n_5,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s,
      \up_d_count_reg[31]\(30 downto 2) => up_d_count(31 downto 3),
      \up_d_count_reg[31]\(1 downto 0) => up_d_count(1 downto 0),
      \up_data_status_int_reg[34]\(0) => data8(0),
      up_mmcm_resetn_reg_0 => i_up_axi_n_45,
      up_pps_irq_mask => up_pps_irq_mask,
      up_pps_irq_mask_reg_0 => i_up_axi_n_42,
      up_rack_s(0) => up_rack_s(0),
      \up_rdata_int_reg[2]_0\ => i_up_axi_n_141,
      \up_rdata_int_reg[31]_0\(31 downto 0) => p_3_in(31 downto 0),
      \up_rdata_int_reg[3]_0\(5 downto 3) => up_raddr_s(6 downto 4),
      \up_rdata_int_reg[3]_0\(2 downto 0) => up_raddr(2 downto 0),
      up_resetn_reg_0 => i_up_axi_n_46,
      up_rreq_s => up_rreq_s_2,
      \up_scratch_reg[19]_0\(5) => up_scratch(19),
      \up_scratch_reg[19]_0\(4) => up_scratch(17),
      \up_scratch_reg[19]_0\(3 downto 2) => up_scratch(9 downto 8),
      \up_scratch_reg[19]_0\(1 downto 0) => up_scratch(1 downto 0),
      \up_scratch_reg[2]_0\ => i_up_adc_common_n_105,
      \up_scratch_reg[31]_0\(0) => up_scratch0,
      up_status_ovf_reg_0 => i_up_axi_n_66,
      up_status_ovf_reg_1 => i_up_axi_n_142,
      up_status_ovf_reg_2 => i_up_axi_n_70,
      \up_timer1__3\ => \up_timer1__3\,
      up_timer_reg(31 downto 0) => up_timer_reg(31 downto 0),
      \up_timer_reg[11]_0\(3) => i_up_axi_n_152,
      \up_timer_reg[11]_0\(2) => i_up_axi_n_153,
      \up_timer_reg[11]_0\(1) => i_up_axi_n_154,
      \up_timer_reg[11]_0\(0) => i_up_axi_n_155,
      \up_timer_reg[15]_0\(3) => i_up_axi_n_156,
      \up_timer_reg[15]_0\(2) => i_up_axi_n_157,
      \up_timer_reg[15]_0\(1) => i_up_axi_n_158,
      \up_timer_reg[15]_0\(0) => i_up_axi_n_159,
      \up_timer_reg[19]_0\(3) => i_up_axi_n_160,
      \up_timer_reg[19]_0\(2) => i_up_axi_n_161,
      \up_timer_reg[19]_0\(1) => i_up_axi_n_162,
      \up_timer_reg[19]_0\(0) => i_up_axi_n_163,
      \up_timer_reg[23]_0\(3) => i_up_axi_n_164,
      \up_timer_reg[23]_0\(2) => i_up_axi_n_165,
      \up_timer_reg[23]_0\(1) => i_up_axi_n_166,
      \up_timer_reg[23]_0\(0) => i_up_axi_n_167,
      \up_timer_reg[27]_0\(3) => i_up_axi_n_168,
      \up_timer_reg[27]_0\(2) => i_up_axi_n_169,
      \up_timer_reg[27]_0\(1) => i_up_axi_n_170,
      \up_timer_reg[27]_0\(0) => i_up_axi_n_171,
      \up_timer_reg[31]_0\(3) => i_up_axi_n_172,
      \up_timer_reg[31]_0\(2) => i_up_axi_n_173,
      \up_timer_reg[31]_0\(1) => i_up_axi_n_174,
      \up_timer_reg[31]_0\(0) => i_up_axi_n_175,
      \up_timer_reg[7]_0\(3) => i_up_axi_n_148,
      \up_timer_reg[7]_0\(2) => i_up_axi_n_149,
      \up_timer_reg[7]_0\(1) => i_up_axi_n_150,
      \up_timer_reg[7]_0\(0) => i_up_axi_n_151,
      up_wack_s(0) => up_wack_s(0),
      up_wreq_s => up_wreq_s_4,
      \up_xfer_data_reg[0]\ => \g_channel[0].i_up_adc_channel_n_74\,
      up_xfer_done_int_reg => \g_channel[0].i_up_adc_channel_n_69\,
      up_xfer_state => \i_xfer_cntrl/up_xfer_state\,
      up_xfer_toggle => \i_xfer_cntrl/up_xfer_toggle\
    );
i_up_axi: entity work.system_adc_tpl_core_0_up_axi
     port map (
      D(31 downto 0) => up_rdata_int_3(31 downto 0),
      E(0) => i_up_axi_n_62,
      O(3) => i_up_axi_n_144,
      O(2) => i_up_axi_n_145,
      O(1) => i_up_axi_n_146,
      O(0) => i_up_axi_n_147,
      Q(31 downto 9) => data(31 downto 9),
      Q(8) => up_wdata_s(8),
      Q(7 downto 4) => data(7 downto 4),
      Q(3 downto 1) => up_wdata_s(3 downto 1),
      Q(0) => data(0),
      SR(0) => i_up_axi_n_72,
      \data1__0\(0) => \data1__0\(2),
      data2(2 downto 0) => data2(2 downto 0),
      data8(1) => data8(3),
      data8(0) => data8(0),
      p_0_in => p_0_in,
      p_7_in => p_7_in,
      p_8_in(2) => p_8_in(8),
      p_8_in(1 downto 0) => p_8_in(2 downto 1),
      p_9_in(0) => p_9_in(3),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(10 downto 0) => s_axi_araddr(10 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0(0) => i_up_axi_n_74,
      s_axi_aresetn_1(0) => i_up_axi_n_108,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(10 downto 0) => s_axi_awaddr(10 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      up_adc_crc_err_int0 => up_adc_crc_err_int0,
      up_adc_dfmt_se0 => up_adc_dfmt_se0,
      up_adc_ext_sync_manual_req_reg(0) => up_adc_crc_enable,
      up_adc_lb_enb => up_adc_lb_enb,
      up_adc_pn_sel => up_adc_pn_sel,
      up_adc_softspan_int(2 downto 0) => up_adc_softspan_int(2 downto 0),
      up_adc_softspan_int0 => up_adc_softspan_int0,
      up_adc_sync0 => up_adc_sync0,
      up_axi_rvalid_int_reg_0 => up_axi_rvalid_int_reg,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s,
      up_pps_irq_mask => up_pps_irq_mask,
      up_profile_sel => up_profile_sel,
      up_rack => up_rack,
      \up_raddr_int_reg[10]_0\ => i_up_axi_n_73,
      \up_raddr_int_reg[1]_0\(3) => i_up_axi_n_137,
      \up_raddr_int_reg[1]_0\(2) => i_up_axi_n_138,
      \up_raddr_int_reg[1]_0\(1) => i_up_axi_n_139,
      \up_raddr_int_reg[1]_0\(0) => i_up_axi_n_140,
      \up_raddr_int_reg[2]_0\ => i_up_axi_n_141,
      \up_raddr_int_reg[3]_0\(13) => up_rdata_int_0(24),
      \up_raddr_int_reg[3]_0\(12 downto 9) => up_rdata_int_1(19 downto 16),
      \up_raddr_int_reg[3]_0\(8 downto 7) => up_rdata_int_1(11 downto 10),
      \up_raddr_int_reg[3]_0\(6 downto 0) => up_rdata_int_1(6 downto 0),
      \up_raddr_int_reg[3]_1\(12 downto 9) => up_rdata_int_0(19 downto 16),
      \up_raddr_int_reg[3]_1\(8 downto 7) => up_rdata_int_0(11 downto 10),
      \up_raddr_int_reg[3]_1\(6 downto 0) => up_rdata_int_0(6 downto 0),
      \up_raddr_int_reg[5]_0\ => i_up_axi_n_75,
      \up_raddr_int_reg[6]_0\(5 downto 3) => up_raddr_s(6 downto 4),
      \up_raddr_int_reg[6]_0\(2 downto 0) => up_raddr(2 downto 0),
      \up_rdata_d_reg[31]_0\(31 downto 0) => up_rdata(31 downto 0),
      \up_rdata_int_reg[0]\ => \g_channel[1].i_up_adc_channel_n_77\,
      \up_rdata_int_reg[10]\ => i_up_adc_common_n_117,
      \up_rdata_int_reg[10]_0\ => \g_channel[1].i_up_adc_channel_n_5\,
      \up_rdata_int_reg[11]\ => i_up_adc_common_n_118,
      \up_rdata_int_reg[11]_0\ => \g_channel[1].i_up_adc_channel_n_0\,
      \up_rdata_int_reg[12]\ => i_up_adc_common_n_119,
      \up_rdata_int_reg[13]\ => i_up_adc_common_n_120,
      \up_rdata_int_reg[14]\ => i_up_adc_common_n_121,
      \up_rdata_int_reg[15]\ => i_up_adc_common_n_122,
      \up_rdata_int_reg[16]\(10 downto 8) => data3(16 downto 14),
      \up_rdata_int_reg[16]\(7 downto 3) => data3(12 downto 8),
      \up_rdata_int_reg[16]\(2) => data3(4),
      \up_rdata_int_reg[16]\(1 downto 0) => data3(1 downto 0),
      \up_rdata_int_reg[16]_0\ => i_up_adc_common_n_123,
      \up_rdata_int_reg[18]\ => i_up_adc_common_n_124,
      \up_rdata_int_reg[19]\(5) => up_scratch(19),
      \up_rdata_int_reg[19]\(4) => up_scratch(17),
      \up_rdata_int_reg[19]\(3 downto 2) => up_scratch(9 downto 8),
      \up_rdata_int_reg[19]\(1 downto 0) => up_scratch(1 downto 0),
      \up_rdata_int_reg[19]_0\(3) => \g_channel[1].i_up_adc_channel_n_71\,
      \up_rdata_int_reg[19]_0\(2) => \g_channel[1].i_up_adc_channel_n_72\,
      \up_rdata_int_reg[19]_0\(1) => \g_channel[1].i_up_adc_channel_n_73\,
      \up_rdata_int_reg[19]_0\(0) => \g_channel[1].i_up_adc_channel_n_74\,
      \up_rdata_int_reg[19]_1\(3 downto 0) => data4_1(19 downto 16),
      \up_rdata_int_reg[19]_2\(5) => up_adc_config_wr(19),
      \up_rdata_int_reg[19]_2\(4) => up_adc_config_wr(17),
      \up_rdata_int_reg[19]_2\(3 downto 2) => up_adc_config_wr(9 downto 8),
      \up_rdata_int_reg[19]_2\(1 downto 0) => up_adc_config_wr(1 downto 0),
      \up_rdata_int_reg[1]\ => \g_channel[1].i_up_adc_channel_n_76\,
      \up_rdata_int_reg[1]_0\ => \g_channel[1].i_up_adc_channel_n_65\,
      \up_rdata_int_reg[1]_1\ => \g_channel[0].i_up_adc_channel_n_70\,
      \up_rdata_int_reg[20]\ => i_up_adc_common_n_125,
      \up_rdata_int_reg[21]\ => i_up_adc_common_n_126,
      \up_rdata_int_reg[22]\ => i_up_adc_common_n_127,
      \up_rdata_int_reg[23]\ => i_up_adc_common_n_128,
      \up_rdata_int_reg[24]\ => i_up_adc_common_n_129,
      \up_rdata_int_reg[25]\ => i_up_adc_common_n_130,
      \up_rdata_int_reg[26]\ => i_up_adc_common_n_131,
      \up_rdata_int_reg[27]\ => i_up_adc_common_n_132,
      \up_rdata_int_reg[28]\ => i_up_adc_common_n_133,
      \up_rdata_int_reg[29]\ => i_up_adc_common_n_134,
      \up_rdata_int_reg[2]\(0) => data1(2),
      \up_rdata_int_reg[2]_0\ => \g_channel[1].i_up_adc_channel_n_75\,
      \up_rdata_int_reg[2]_1\ => i_up_adc_common_n_105,
      \up_rdata_int_reg[2]_2\ => i_up_adc_common_n_67,
      \up_rdata_int_reg[30]\ => i_up_adc_common_n_135,
      \up_rdata_int_reg[31]\(30 downto 2) => up_d_count(31 downto 3),
      \up_rdata_int_reg[31]\(1 downto 0) => up_d_count(1 downto 0),
      \up_rdata_int_reg[31]_0\(30 downto 2) => up_adc_config_ctrl(31 downto 3),
      \up_rdata_int_reg[31]_0\(1 downto 0) => up_adc_config_ctrl(1 downto 0),
      \up_rdata_int_reg[31]_1\ => i_up_adc_common_n_136,
      \up_rdata_int_reg[3]\(2 downto 1) => \data4__0\(3 downto 2),
      \up_rdata_int_reg[3]\(0) => \data4__0\(0),
      \up_rdata_int_reg[3]_0\(2 downto 1) => data4(3 downto 2),
      \up_rdata_int_reg[3]_0\(0) => data4(0),
      \up_rdata_int_reg[3]_1\ => i_up_adc_common_n_112,
      \up_rdata_int_reg[4]\ => i_up_adc_common_n_113,
      \up_rdata_int_reg[5]\ => i_up_adc_common_n_114,
      \up_rdata_int_reg[6]\(3) => \g_channel[1].i_up_adc_channel_n_1\,
      \up_rdata_int_reg[6]\(2) => \g_channel[1].i_up_adc_channel_n_2\,
      \up_rdata_int_reg[6]\(1) => \g_channel[1].i_up_adc_channel_n_3\,
      \up_rdata_int_reg[6]\(0) => \g_channel[1].i_up_adc_channel_n_4\,
      \up_rdata_int_reg[6]_0\(3) => up_adc_dfmt_se,
      \up_rdata_int_reg[6]_0\(2) => up_adc_dfmt_type,
      \up_rdata_int_reg[6]_0\(1) => up_adc_dfmt_enable,
      \up_rdata_int_reg[6]_0\(0) => up_adc_enable,
      \up_rdata_int_reg[6]_1\ => i_up_adc_common_n_115,
      \up_rdata_int_reg[7]\ => i_up_adc_common_n_116,
      \up_rdata_int_reg[8]\(7 downto 2) => data5(8 downto 3),
      \up_rdata_int_reg[8]\(1 downto 0) => data5(1 downto 0),
      up_rreq_s => up_rreq_s_2,
      up_rreq_s_1 => up_rreq_s,
      \up_timer1__3\ => \up_timer1__3\,
      up_timer_reg(31 downto 0) => up_timer_reg(31 downto 0),
      up_wack => up_wack,
      \up_waddr_int_reg[0]_0\(0) => up_adc_pnseq_sel0,
      \up_waddr_int_reg[2]_0\ => i_up_axi_n_66,
      \up_waddr_int_reg[3]_0\ => i_up_axi_n_59,
      \up_waddr_int_reg[3]_1\ => i_up_axi_n_61,
      \up_waddr_int_reg[3]_2\ => i_up_axi_n_63,
      \up_waddr_int_reg[3]_3\ => i_up_axi_n_64,
      \up_waddr_int_reg[4]_0\(0) => up_adc_config_ctrl0,
      \up_waddr_int_reg[4]_1\ => i_up_axi_n_70,
      \up_waddr_int_reg[5]_0\(0) => up_scratch0,
      \up_waddr_int_reg[6]_0\(0) => up_adc_config_wr0,
      \up_waddr_int_reg[6]_1\ => i_up_axi_n_142,
      \up_waddr_int_reg[7]_0\ => i_up_axi_n_60,
      \up_wdata_int_reg[0]_0\ => i_up_axi_n_42,
      \up_wdata_int_reg[0]_1\ => i_up_axi_n_46,
      \up_wdata_int_reg[11]_0\(3) => i_up_axi_n_152,
      \up_wdata_int_reg[11]_0\(2) => i_up_axi_n_153,
      \up_wdata_int_reg[11]_0\(1) => i_up_axi_n_154,
      \up_wdata_int_reg[11]_0\(0) => i_up_axi_n_155,
      \up_wdata_int_reg[15]_0\(3) => i_up_axi_n_156,
      \up_wdata_int_reg[15]_0\(2) => i_up_axi_n_157,
      \up_wdata_int_reg[15]_0\(1) => i_up_axi_n_158,
      \up_wdata_int_reg[15]_0\(0) => i_up_axi_n_159,
      \up_wdata_int_reg[19]_0\(3) => i_up_axi_n_160,
      \up_wdata_int_reg[19]_0\(2) => i_up_axi_n_161,
      \up_wdata_int_reg[19]_0\(1) => i_up_axi_n_162,
      \up_wdata_int_reg[19]_0\(0) => i_up_axi_n_163,
      \up_wdata_int_reg[1]_0\ => i_up_axi_n_41,
      \up_wdata_int_reg[1]_1\ => i_up_axi_n_45,
      \up_wdata_int_reg[23]_0\(3) => i_up_axi_n_164,
      \up_wdata_int_reg[23]_0\(2) => i_up_axi_n_165,
      \up_wdata_int_reg[23]_0\(1) => i_up_axi_n_166,
      \up_wdata_int_reg[23]_0\(0) => i_up_axi_n_167,
      \up_wdata_int_reg[27]_0\(3) => i_up_axi_n_168,
      \up_wdata_int_reg[27]_0\(2) => i_up_axi_n_169,
      \up_wdata_int_reg[27]_0\(1) => i_up_axi_n_170,
      \up_wdata_int_reg[27]_0\(0) => i_up_axi_n_171,
      \up_wdata_int_reg[2]_0\ => i_up_axi_n_40,
      \up_wdata_int_reg[2]_1\ => i_up_axi_n_44,
      \up_wdata_int_reg[30]_0\(3) => i_up_axi_n_172,
      \up_wdata_int_reg[30]_0\(2) => i_up_axi_n_173,
      \up_wdata_int_reg[30]_0\(1) => i_up_axi_n_174,
      \up_wdata_int_reg[30]_0\(0) => i_up_axi_n_175,
      \up_wdata_int_reg[3]_0\ => i_up_axi_n_5,
      \up_wdata_int_reg[7]_0\(3) => i_up_axi_n_148,
      \up_wdata_int_reg[7]_0\(2) => i_up_axi_n_149,
      \up_wdata_int_reg[7]_0\(1) => i_up_axi_n_150,
      \up_wdata_int_reg[7]_0\(0) => i_up_axi_n_151,
      \up_wdata_int_reg[8]_0\ => i_up_axi_n_39,
      up_wreq_s => up_wreq_s_4,
      up_wreq_s_0 => up_wreq_s
    );
i_up_tpl_adc: entity work.system_adc_tpl_core_0_up_tpl_common
     port map (
      D(3) => i_up_axi_n_137,
      D(2) => i_up_axi_n_138,
      D(1) => i_up_axi_n_139,
      D(0) => i_up_axi_n_140,
      Q(0) => data(0),
      p_0_in => p_0_in,
      s_axi_aclk => s_axi_aclk,
      up_profile_sel => up_profile_sel,
      \up_profile_sel_reg[0]_0\ => i_up_axi_n_64,
      up_rack_s(0) => up_rack_s(3),
      \up_rdata_int_reg[24]_0\(3) => p_0_in_0(24),
      \up_rdata_int_reg[24]_0\(2) => p_0_in_0(12),
      \up_rdata_int_reg[24]_0\(1 downto 0) => p_0_in_0(1 downto 0),
      up_rreq_s => up_rreq_s,
      up_wack_s(0) => up_wack_s(3),
      up_wreq_s => up_wreq_s
    );
up_rack0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rack_s(1),
      I1 => up_rack_s(0),
      I2 => up_rack_s(3),
      I3 => up_rack_s(2),
      O => up_rack0_n_0
    );
up_rack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack0_n_0,
      Q => up_rack,
      R => p_0_in
    );
\up_rdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_3_in(0),
      I2 => up_rdata_int(0),
      I3 => \g_channel[1].i_up_adc_channel_n_92\,
      O => up_rdata_all(0)
    );
\up_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => p_3_in(10),
      I2 => up_rdata_int(10),
      I3 => \g_channel[1].i_up_adc_channel_n_85\,
      O => up_rdata_all(10)
    );
\up_rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in(11),
      I1 => up_rdata_int(11),
      I2 => \g_channel[1].i_up_adc_channel_n_84\,
      O => up_rdata_all(11)
    );
\up_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => p_3_in(12),
      I2 => up_rdata_int(24),
      I3 => \g_channel[1].i_up_adc_channel_n_79\,
      O => up_rdata_all(12)
    );
\up_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => p_3_in(16),
      I2 => up_rdata_int(16),
      I3 => \g_channel[1].i_up_adc_channel_n_83\,
      O => up_rdata_all(16)
    );
\up_rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in(17),
      I1 => up_rdata_int(17),
      I2 => \g_channel[1].i_up_adc_channel_n_82\,
      O => up_rdata_all(17)
    );
\up_rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in(18),
      I1 => up_rdata_int(18),
      I2 => \g_channel[1].i_up_adc_channel_n_81\,
      O => up_rdata_all(18)
    );
\up_rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in(19),
      I1 => up_rdata_int(19),
      I2 => \g_channel[1].i_up_adc_channel_n_80\,
      O => up_rdata_all(19)
    );
\up_rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_3_in(1),
      I2 => up_rdata_int(1),
      I3 => \g_channel[1].i_up_adc_channel_n_91\,
      O => up_rdata_all(1)
    );
\up_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => p_3_in(24),
      I2 => up_rdata_int(24),
      I3 => \g_channel[1].i_up_adc_channel_n_79\,
      O => up_rdata_all(24)
    );
\up_rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => p_3_in(2),
      I2 => up_rdata_int(2),
      I3 => \g_channel[1].i_up_adc_channel_n_90\,
      O => up_rdata_all(2)
    );
\up_rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => p_3_in(3),
      I2 => up_rdata_int(3),
      I3 => \g_channel[1].i_up_adc_channel_n_89\,
      O => up_rdata_all(3)
    );
\up_rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in(4),
      I1 => up_rdata_int(4),
      I2 => \g_channel[1].i_up_adc_channel_n_88\,
      O => up_rdata_all(4)
    );
\up_rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in(5),
      I1 => up_rdata_int(5),
      I2 => \g_channel[1].i_up_adc_channel_n_87\,
      O => up_rdata_all(5)
    );
\up_rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in(6),
      I1 => up_rdata_int(6),
      I2 => \g_channel[1].i_up_adc_channel_n_86\,
      O => up_rdata_all(6)
    );
\up_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(0),
      Q => up_rdata(0),
      R => p_0_in
    );
\up_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(10),
      Q => up_rdata(10),
      R => p_0_in
    );
\up_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(11),
      Q => up_rdata(11),
      R => p_0_in
    );
\up_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(12),
      Q => up_rdata(12),
      R => p_0_in
    );
\up_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(13),
      Q => up_rdata(13),
      R => p_0_in
    );
\up_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(14),
      Q => up_rdata(14),
      R => p_0_in
    );
\up_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(15),
      Q => up_rdata(15),
      R => p_0_in
    );
\up_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(16),
      Q => up_rdata(16),
      R => p_0_in
    );
\up_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(17),
      Q => up_rdata(17),
      R => p_0_in
    );
\up_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(18),
      Q => up_rdata(18),
      R => p_0_in
    );
\up_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(19),
      Q => up_rdata(19),
      R => p_0_in
    );
\up_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(1),
      Q => up_rdata(1),
      R => p_0_in
    );
\up_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(20),
      Q => up_rdata(20),
      R => p_0_in
    );
\up_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(21),
      Q => up_rdata(21),
      R => p_0_in
    );
\up_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(22),
      Q => up_rdata(22),
      R => p_0_in
    );
\up_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(23),
      Q => up_rdata(23),
      R => p_0_in
    );
\up_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(24),
      Q => up_rdata(24),
      R => p_0_in
    );
\up_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(25),
      Q => up_rdata(25),
      R => p_0_in
    );
\up_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(26),
      Q => up_rdata(26),
      R => p_0_in
    );
\up_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(27),
      Q => up_rdata(27),
      R => p_0_in
    );
\up_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(28),
      Q => up_rdata(28),
      R => p_0_in
    );
\up_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(29),
      Q => up_rdata(29),
      R => p_0_in
    );
\up_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(2),
      Q => up_rdata(2),
      R => p_0_in
    );
\up_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(30),
      Q => up_rdata(30),
      R => p_0_in
    );
\up_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(31),
      Q => up_rdata(31),
      R => p_0_in
    );
\up_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(3),
      Q => up_rdata(3),
      R => p_0_in
    );
\up_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(4),
      Q => up_rdata(4),
      R => p_0_in
    );
\up_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(5),
      Q => up_rdata(5),
      R => p_0_in
    );
\up_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(6),
      Q => up_rdata(6),
      R => p_0_in
    );
\up_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(7),
      Q => up_rdata(7),
      R => p_0_in
    );
\up_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(8),
      Q => up_rdata(8),
      R => p_0_in
    );
\up_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_in(9),
      Q => up_rdata(9),
      R => p_0_in
    );
up_status_pn_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \g_channel[0].i_up_adc_channel_n_68\,
      Q => data8(3),
      R => p_0_in
    );
up_status_pn_oos_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \g_channel[0].i_up_adc_channel_n_66\,
      Q => data8(2),
      R => p_0_in
    );
up_wack0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_wack_s(1),
      I1 => up_wack_s(0),
      I2 => up_wack_s(3),
      I3 => up_wack_s(2),
      O => up_wack0_n_0
    );
up_wack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack0_n_0,
      Q => up_wack,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_core is
  port (
    pn_oos_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pn_err_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pn_data_pn_reg[4]\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \pn_data_pn_reg[17]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \rx_data_reg[31]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[5]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \rx_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pn_data_pn_reg[4]_0\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \pn_data_pn_reg[17]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \rx_data_reg[31]_1\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \pn_data_pn_reg[5]_0\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \pn_data_pn_reg[2]\ : out STD_LOGIC;
    \pn_data_pn_reg[3]\ : out STD_LOGIC;
    \pn_data_pn_reg[6]\ : out STD_LOGIC;
    \pn_data_pn_reg[4]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[1]\ : out STD_LOGIC;
    \pn_data_pn_reg[5]_1\ : out STD_LOGIC;
    \pn_data_pn_reg[10]\ : out STD_LOGIC;
    \pn_data_pn_reg[0]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]\ : out STD_LOGIC;
    \pn_data_pn_reg[9]\ : out STD_LOGIC;
    \pn_data_pn_reg[8]\ : out STD_LOGIC;
    \pn_data_pn_reg[2]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[3]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[6]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[4]_2\ : out STD_LOGIC;
    \pn_data_pn_reg[7]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[1]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[5]_2\ : out STD_LOGIC;
    \pn_data_pn_reg[10]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[0]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[7]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[9]_0\ : out STD_LOGIC;
    \pn_data_pn_reg[8]_0\ : out STD_LOGIC;
    adc_data : out STD_LOGIC_VECTOR ( 119 downto 0 );
    adc_valid : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \pn_data_pn_reg[0]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_3\ : in STD_LOGIC;
    \pn_data_pn_reg[2]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[3]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_4\ : in STD_LOGIC;
    \pn_data_pn_reg[26]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[42]\ : in STD_LOGIC;
    \pn_data_pn_reg[43]\ : in STD_LOGIC;
    \pn_data_pn_reg[44]\ : in STD_LOGIC;
    \pn_data_pn_reg[45]\ : in STD_LOGIC;
    \pn_data_pn_reg[46]\ : in STD_LOGIC;
    \pn_data_pn_reg[48]\ : in STD_LOGIC;
    \pn_data_pn_reg[49]\ : in STD_LOGIC;
    \pn_data_pn_reg[50]\ : in STD_LOGIC;
    \pn_data_pn_reg[51]\ : in STD_LOGIC;
    \pn_data_pn_reg[52]\ : in STD_LOGIC;
    \pn_data_pn_reg[53]\ : in STD_LOGIC;
    \pn_data_pn_reg[54]\ : in STD_LOGIC;
    \pn_data_pn_reg[55]\ : in STD_LOGIC;
    \pn_data_pn_reg[47]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \pn_data_pn_reg[0]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_5\ : in STD_LOGIC;
    \pn_data_pn_reg[2]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[3]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[5]_6\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_1\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_2\ : in STD_LOGIC;
    \pn_data_pn_reg[42]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[43]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[44]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[45]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[46]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[48]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[49]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[50]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[51]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[52]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[53]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[54]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[55]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[30]\ : in STD_LOGIC;
    \pn_data_pn_reg[31]\ : in STD_LOGIC;
    \pn_data_pn_reg[33]\ : in STD_LOGIC;
    \pn_data_pn_reg[32]\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_3\ : in STD_LOGIC;
    \pn_data_pn_reg[30]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[31]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[33]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[32]_0\ : in STD_LOGIC;
    \pn_data_pn_reg[26]_4\ : in STD_LOGIC;
    \data_int_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC;
    \data_int_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]_0\ : in STD_LOGIC;
    \data_int_reg[13]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[13]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[55]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    link_valid : in STD_LOGIC;
    link_sof : in STD_LOGIC_VECTOR ( 3 downto 0 );
    link_data : in STD_LOGIC_VECTOR ( 111 downto 0 )
  );
end system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_core;

architecture STRUCTURE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_core is
  signal i_deframer_n_0 : STD_LOGIC;
  signal i_deframer_n_113 : STD_LOGIC;
  signal i_deframer_n_114 : STD_LOGIC;
  signal i_deframer_n_115 : STD_LOGIC;
  signal \i_pnmon/i_pnmon/adc_valid_d\ : STD_LOGIC;
  signal link_valid_d : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 55 downto 54 );
  signal pn_data_pn_0 : STD_LOGIC_VECTOR ( 55 downto 54 );
  signal raw_data_s : STD_LOGIC_VECTOR ( 110 downto 0 );
  signal \^rx_data_reg[31]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \rx_data_reg[31]_0\(7 downto 0) <= \^rx_data_reg[31]_0\(7 downto 0);
\g_channel[0].i_channel\: entity work.system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => pn_data_pn(55 downto 54),
      S(0) => i_deframer_n_0,
      adc_data(59 downto 0) => adc_data(59 downto 0),
      adc_pn_match_z_reg => i_deframer_n_114,
      adc_pn_oos_int_reg => pn_oos_s(0),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \d_data_cntrl_int_reg[7]\ => \d_data_cntrl_int_reg[7]\,
      \data_int_reg[13]\(0) => \data_int_reg[13]\(0),
      \data_int_reg[13]_0\(0) => \data_int_reg[13]_0\(0),
      \data_int_reg[13]_1\(0) => \data_int_reg[13]_1\(0),
      \data_int_reg[13]_2\(0) => \data_int_reg[13]_2\(0),
      \data_int_reg[15]\ => \data_int_reg[15]\,
      link_clk => link_clk,
      \pn_data_pn_reg[0]\ => \pn_data_pn_reg[0]\,
      \pn_data_pn_reg[0]_0\ => \pn_data_pn_reg[0]_1\,
      \pn_data_pn_reg[10]\ => \pn_data_pn_reg[10]\,
      \pn_data_pn_reg[17]\(30 downto 0) => \pn_data_pn_reg[17]\(30 downto 0),
      \pn_data_pn_reg[1]\ => \pn_data_pn_reg[1]\,
      \pn_data_pn_reg[26]\ => \pn_data_pn_reg[26]\,
      \pn_data_pn_reg[26]_0\ => \pn_data_pn_reg[26]_0\,
      \pn_data_pn_reg[26]_1\ => \pn_data_pn_reg[26]_3\,
      \pn_data_pn_reg[2]\ => \pn_data_pn_reg[2]\,
      \pn_data_pn_reg[2]_0\ => \pn_data_pn_reg[2]_1\,
      \pn_data_pn_reg[30]\ => \pn_data_pn_reg[30]\,
      \pn_data_pn_reg[31]\ => \pn_data_pn_reg[31]\,
      \pn_data_pn_reg[32]\ => \pn_data_pn_reg[32]\,
      \pn_data_pn_reg[33]\ => \pn_data_pn_reg[33]\,
      \pn_data_pn_reg[39]\(2 downto 0) => \^rx_data_reg[31]_0\(3 downto 1),
      \pn_data_pn_reg[3]\ => \pn_data_pn_reg[5]\(22),
      \pn_data_pn_reg[3]_0\ => \pn_data_pn_reg[3]\,
      \pn_data_pn_reg[3]_1\ => \pn_data_pn_reg[3]_1\,
      \pn_data_pn_reg[42]\ => \pn_data_pn_reg[42]\,
      \pn_data_pn_reg[43]\ => \pn_data_pn_reg[43]\,
      \pn_data_pn_reg[44]\ => \pn_data_pn_reg[44]\,
      \pn_data_pn_reg[45]\ => \pn_data_pn_reg[45]\,
      \pn_data_pn_reg[46]\ => \pn_data_pn_reg[46]\,
      \pn_data_pn_reg[48]\ => \pn_data_pn_reg[48]\,
      \pn_data_pn_reg[49]\ => \pn_data_pn_reg[49]\,
      \pn_data_pn_reg[4]\(42 downto 0) => \pn_data_pn_reg[4]\(42 downto 0),
      \pn_data_pn_reg[4]_0\ => \pn_data_pn_reg[4]_1\,
      \pn_data_pn_reg[50]\ => \pn_data_pn_reg[50]\,
      \pn_data_pn_reg[51]\ => \pn_data_pn_reg[51]\,
      \pn_data_pn_reg[52]\ => \pn_data_pn_reg[52]\,
      \pn_data_pn_reg[53]\ => \pn_data_pn_reg[53]\,
      \pn_data_pn_reg[54]\ => \pn_data_pn_reg[54]\,
      \pn_data_pn_reg[55]\ => \pn_data_pn_reg[55]\,
      \pn_data_pn_reg[5]\(37 downto 24) => \pn_data_pn_reg[5]\(39 downto 26),
      \pn_data_pn_reg[5]\(23 downto 22) => \pn_data_pn_reg[5]\(24 downto 23),
      \pn_data_pn_reg[5]\(21 downto 0) => \pn_data_pn_reg[5]\(21 downto 0),
      \pn_data_pn_reg[5]_0\ => \pn_data_pn_reg[5]_1\,
      \pn_data_pn_reg[5]_1\ => \pn_data_pn_reg[5]_3\,
      \pn_data_pn_reg[5]_2\ => \pn_data_pn_reg[5]_4\,
      \pn_data_pn_reg[6]\ => \pn_data_pn_reg[5]\(25),
      \pn_data_pn_reg[6]_0\ => \pn_data_pn_reg[6]\,
      \pn_data_pn_reg[7]\ => \pn_data_pn_reg[7]\,
      \pn_data_pn_reg[8]\ => \pn_data_pn_reg[8]\,
      \pn_data_pn_reg[9]\ => \pn_data_pn_reg[9]\,
      pn_err_s(0) => pn_err_s(0),
      raw_data_s(51 downto 39) => raw_data_s(54 downto 42),
      raw_data_s(38 downto 26) => raw_data_s(40 downto 28),
      raw_data_s(25 downto 13) => raw_data_s(26 downto 14),
      raw_data_s(12 downto 0) => raw_data_s(12 downto 0),
      \rx_data_reg[31]\(19 downto 0) => \rx_data_reg[31]\(19 downto 0)
    );
\g_channel[1].i_channel\: entity work.system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_channel_0
     port map (
      Q(1 downto 0) => pn_data_pn_0(55 downto 54),
      S(0) => i_deframer_n_113,
      adc_data(59 downto 0) => adc_data(119 downto 60),
      adc_pn_match_z_reg => i_deframer_n_115,
      adc_pn_oos_int_reg => pn_oos_s(1),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \d_data_cntrl_int_reg[7]\ => \d_data_cntrl_int_reg[7]_0\,
      \data_int_reg[13]\(0) => \data_int_reg[13]_3\(0),
      \data_int_reg[13]_0\(0) => \data_int_reg[13]_4\(0),
      \data_int_reg[13]_1\(0) => \data_int_reg[13]_5\(0),
      \data_int_reg[13]_2\(0) => \data_int_reg[13]_6\(0),
      \data_int_reg[15]\ => \data_int_reg[15]_0\,
      link_clk => link_clk,
      \pn_data_pn_reg[0]\ => \pn_data_pn_reg[0]_0\,
      \pn_data_pn_reg[0]_0\ => \pn_data_pn_reg[0]_2\,
      \pn_data_pn_reg[10]\ => \pn_data_pn_reg[10]_0\,
      \pn_data_pn_reg[17]\(30 downto 0) => \pn_data_pn_reg[17]_0\(30 downto 0),
      \pn_data_pn_reg[1]\ => \pn_data_pn_reg[1]_0\,
      \pn_data_pn_reg[26]\ => \pn_data_pn_reg[26]_1\,
      \pn_data_pn_reg[26]_0\ => \pn_data_pn_reg[26]_2\,
      \pn_data_pn_reg[26]_1\ => \pn_data_pn_reg[26]_4\,
      \pn_data_pn_reg[2]\ => \pn_data_pn_reg[2]_0\,
      \pn_data_pn_reg[2]_0\ => \pn_data_pn_reg[2]_2\,
      \pn_data_pn_reg[30]\ => \pn_data_pn_reg[30]_0\,
      \pn_data_pn_reg[31]\ => \pn_data_pn_reg[31]_0\,
      \pn_data_pn_reg[32]\ => \pn_data_pn_reg[32]_0\,
      \pn_data_pn_reg[33]\ => \pn_data_pn_reg[33]_0\,
      \pn_data_pn_reg[39]\(2 downto 0) => \^rx_data_reg[31]_0\(7 downto 5),
      \pn_data_pn_reg[3]\ => \pn_data_pn_reg[5]_0\(22),
      \pn_data_pn_reg[3]_0\ => \pn_data_pn_reg[3]_0\,
      \pn_data_pn_reg[3]_1\ => \pn_data_pn_reg[3]_2\,
      \pn_data_pn_reg[42]\ => \pn_data_pn_reg[42]_0\,
      \pn_data_pn_reg[43]\ => \pn_data_pn_reg[43]_0\,
      \pn_data_pn_reg[44]\ => \pn_data_pn_reg[44]_0\,
      \pn_data_pn_reg[45]\ => \pn_data_pn_reg[45]_0\,
      \pn_data_pn_reg[46]\ => \pn_data_pn_reg[46]_0\,
      \pn_data_pn_reg[47]\(25 downto 0) => \pn_data_pn_reg[47]\(25 downto 0),
      \pn_data_pn_reg[48]\ => \pn_data_pn_reg[48]_0\,
      \pn_data_pn_reg[49]\ => \pn_data_pn_reg[49]_0\,
      \pn_data_pn_reg[4]\(42 downto 0) => \pn_data_pn_reg[4]_0\(42 downto 0),
      \pn_data_pn_reg[4]_0\ => \pn_data_pn_reg[4]_2\,
      \pn_data_pn_reg[50]\ => \pn_data_pn_reg[50]_0\,
      \pn_data_pn_reg[51]\ => \pn_data_pn_reg[51]_0\,
      \pn_data_pn_reg[52]\ => \pn_data_pn_reg[52]_0\,
      \pn_data_pn_reg[53]\ => \pn_data_pn_reg[53]_0\,
      \pn_data_pn_reg[54]\ => \pn_data_pn_reg[54]_0\,
      \pn_data_pn_reg[55]\ => \pn_data_pn_reg[55]_0\,
      \pn_data_pn_reg[55]_0\(0) => \pn_data_pn_reg[55]_1\(0),
      \pn_data_pn_reg[5]\(37 downto 24) => \pn_data_pn_reg[5]_0\(39 downto 26),
      \pn_data_pn_reg[5]\(23 downto 22) => \pn_data_pn_reg[5]_0\(24 downto 23),
      \pn_data_pn_reg[5]\(21 downto 0) => \pn_data_pn_reg[5]_0\(21 downto 0),
      \pn_data_pn_reg[5]_0\ => \pn_data_pn_reg[5]_2\,
      \pn_data_pn_reg[5]_1\ => \pn_data_pn_reg[5]_5\,
      \pn_data_pn_reg[5]_2\ => \pn_data_pn_reg[5]_6\,
      \pn_data_pn_reg[6]\ => \pn_data_pn_reg[5]_0\(25),
      \pn_data_pn_reg[6]_0\ => \pn_data_pn_reg[6]_0\,
      \pn_data_pn_reg[7]\ => \pn_data_pn_reg[7]_0\,
      \pn_data_pn_reg[8]\ => \pn_data_pn_reg[8]_0\,
      \pn_data_pn_reg[9]\ => \pn_data_pn_reg[9]_0\,
      pn_err_s(0) => pn_err_s(1),
      raw_data_s(51 downto 39) => raw_data_s(110 downto 98),
      raw_data_s(38 downto 26) => raw_data_s(96 downto 84),
      raw_data_s(25 downto 13) => raw_data_s(82 downto 70),
      raw_data_s(12 downto 0) => raw_data_s(68 downto 56),
      \rx_data_reg[31]\(19 downto 0) => \rx_data_reg[31]_1\(19 downto 0)
    );
i_deframer: entity work.system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_deframer
     port map (
      Q(1 downto 0) => pn_data_pn(55 downto 54),
      S(0) => i_deframer_n_0,
      adc_data(111) => \^rx_data_reg[31]_0\(7),
      adc_data(110 downto 98) => raw_data_s(110 downto 98),
      adc_data(97) => \^rx_data_reg[31]_0\(6),
      adc_data(96 downto 84) => raw_data_s(96 downto 84),
      adc_data(83) => \^rx_data_reg[31]_0\(5),
      adc_data(82 downto 70) => raw_data_s(82 downto 70),
      adc_data(69) => \^rx_data_reg[31]_0\(4),
      adc_data(68 downto 56) => raw_data_s(68 downto 56),
      adc_data(55) => \^rx_data_reg[31]_0\(3),
      adc_data(54 downto 42) => raw_data_s(54 downto 42),
      adc_data(41) => \^rx_data_reg[31]_0\(2),
      adc_data(40 downto 28) => raw_data_s(40 downto 28),
      adc_data(27) => \^rx_data_reg[31]_0\(1),
      adc_data(26 downto 14) => raw_data_s(26 downto 14),
      adc_data(13) => \^rx_data_reg[31]_0\(0),
      adc_data(12 downto 0) => raw_data_s(12 downto 0),
      adc_pn_match_d_reg(1 downto 0) => pn_data_pn_0(55 downto 54),
      link_clk => link_clk,
      link_data(111 downto 0) => link_data(111 downto 0),
      link_sof(3 downto 0) => link_sof(3 downto 0),
      \rx_data_reg[16]\ => i_deframer_n_114,
      \rx_data_reg[16]_0\ => i_deframer_n_115,
      \rx_data_reg[6]\(0) => i_deframer_n_113
    );
link_valid_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_valid,
      Q => link_valid_d,
      R => '0'
    );
link_valid_dd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_valid_d,
      Q => adc_valid(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc is
  port (
    link_clk : in STD_LOGIC;
    link_sof : in STD_LOGIC_VECTOR ( 3 downto 0 );
    link_valid : in STD_LOGIC;
    link_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    link_ready : out STD_LOGIC;
    enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_valid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    adc_dovf : in STD_LOGIC;
    adc_sync_in : in STD_LOGIC;
    adc_sync_manual_req_out : out STD_LOGIC;
    adc_sync_manual_req_in : in STD_LOGIC;
    adc_rst : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute BITS_PER_SAMPLE : integer;
  attribute BITS_PER_SAMPLE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 16;
  attribute BYTES_PER_FRAME : integer;
  attribute BYTES_PER_FRAME of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute CONVERTER_RESOLUTION : integer;
  attribute CONVERTER_RESOLUTION of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 14;
  attribute DATA_PATH_WIDTH : integer;
  attribute DATA_PATH_WIDTH of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 4;
  attribute DEV_PACKAGE : integer;
  attribute DEV_PACKAGE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 3;
  attribute DMA_BITS_PER_SAMPLE : integer;
  attribute DMA_BITS_PER_SAMPLE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 16;
  attribute DMA_DATA_WIDTH : integer;
  attribute DMA_DATA_WIDTH of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 128;
  attribute EN_FRAME_ALIGN : integer;
  attribute EN_FRAME_ALIGN of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute EXT_SYNC : integer;
  attribute EXT_SYNC of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 0;
  attribute FPGA_FAMILY : integer;
  attribute FPGA_FAMILY of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 4;
  attribute FPGA_TECHNOLOGY : integer;
  attribute FPGA_TECHNOLOGY of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute ID : integer;
  attribute ID of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 0;
  attribute LINK_DATA_WIDTH : integer;
  attribute LINK_DATA_WIDTH of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 128;
  attribute NUM_CHANNELS : integer;
  attribute NUM_CHANNELS of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 2;
  attribute NUM_LANES : integer;
  attribute NUM_LANES of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 4;
  attribute OCTETS_PER_BEAT : integer;
  attribute OCTETS_PER_BEAT of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 4;
  attribute PN15_ENABLE : integer;
  attribute PN15_ENABLE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute PN7_ENABLE : integer;
  attribute PN7_ENABLE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute SAMPLES_PER_FRAME : integer;
  attribute SAMPLES_PER_FRAME of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute SPEED_GRADE : integer;
  attribute SPEED_GRADE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 20;
  attribute TWOS_COMPLEMENT : integer;
  attribute TWOS_COMPLEMENT of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc : entity is 0;
end system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc;

architecture STRUCTURE of system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc is
  signal \<const0>\ : STD_LOGIC;
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 126 downto 0 );
  signal \^adc_valid\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \g_channel[0].i_channel/data0\ : STD_LOGIC_VECTOR ( 55 downto 6 );
  signal \g_channel[0].i_channel/data1\ : STD_LOGIC_VECTOR ( 55 downto 19 );
  signal \g_channel[0].i_channel/data2\ : STD_LOGIC_VECTOR ( 55 downto 6 );
  signal \g_channel[0].i_channel/full_state_pn15\ : STD_LOGIC_VECTOR ( 61 downto 18 );
  signal \g_channel[0].i_channel/g_datafmt[0].i_ad_datafmt/sign_s0\ : STD_LOGIC;
  signal \g_channel[0].i_channel/g_datafmt[1].i_ad_datafmt/sign_s0\ : STD_LOGIC;
  signal \g_channel[0].i_channel/g_datafmt[2].i_ad_datafmt/sign_s0\ : STD_LOGIC;
  signal \g_channel[0].i_channel/g_datafmt[3].i_ad_datafmt/sign_s0\ : STD_LOGIC;
  signal \g_channel[0].i_channel/p_1_in\ : STD_LOGIC_VECTOR ( 47 downto 1 );
  signal \g_channel[1].i_channel/data0\ : STD_LOGIC_VECTOR ( 55 downto 6 );
  signal \g_channel[1].i_channel/data1\ : STD_LOGIC_VECTOR ( 55 downto 19 );
  signal \g_channel[1].i_channel/data2\ : STD_LOGIC_VECTOR ( 55 downto 6 );
  signal \g_channel[1].i_channel/full_state_pn15\ : STD_LOGIC_VECTOR ( 61 downto 18 );
  signal \g_channel[1].i_channel/g_datafmt[0].i_ad_datafmt/sign_s0\ : STD_LOGIC;
  signal \g_channel[1].i_channel/g_datafmt[1].i_ad_datafmt/sign_s0\ : STD_LOGIC;
  signal \g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/sign_s0\ : STD_LOGIC;
  signal \g_channel[1].i_channel/g_datafmt[3].i_ad_datafmt/sign_s0\ : STD_LOGIC;
  signal \g_channel[1].i_channel/p_1_in\ : STD_LOGIC_VECTOR ( 47 downto 1 );
  signal i_core_n_280 : STD_LOGIC;
  signal i_core_n_281 : STD_LOGIC;
  signal i_core_n_282 : STD_LOGIC;
  signal i_core_n_283 : STD_LOGIC;
  signal i_core_n_284 : STD_LOGIC;
  signal i_core_n_285 : STD_LOGIC;
  signal i_core_n_286 : STD_LOGIC;
  signal i_core_n_287 : STD_LOGIC;
  signal i_core_n_288 : STD_LOGIC;
  signal i_core_n_289 : STD_LOGIC;
  signal i_core_n_290 : STD_LOGIC;
  signal i_core_n_291 : STD_LOGIC;
  signal i_core_n_292 : STD_LOGIC;
  signal i_core_n_293 : STD_LOGIC;
  signal i_core_n_294 : STD_LOGIC;
  signal i_core_n_295 : STD_LOGIC;
  signal i_core_n_296 : STD_LOGIC;
  signal i_core_n_297 : STD_LOGIC;
  signal i_core_n_298 : STD_LOGIC;
  signal i_core_n_299 : STD_LOGIC;
  signal i_core_n_300 : STD_LOGIC;
  signal i_core_n_301 : STD_LOGIC;
  signal i_core_n_302 : STD_LOGIC;
  signal i_core_n_303 : STD_LOGIC;
  signal i_regmap_n_100 : STD_LOGIC;
  signal i_regmap_n_101 : STD_LOGIC;
  signal i_regmap_n_102 : STD_LOGIC;
  signal i_regmap_n_103 : STD_LOGIC;
  signal i_regmap_n_104 : STD_LOGIC;
  signal i_regmap_n_105 : STD_LOGIC;
  signal i_regmap_n_106 : STD_LOGIC;
  signal i_regmap_n_107 : STD_LOGIC;
  signal i_regmap_n_108 : STD_LOGIC;
  signal i_regmap_n_109 : STD_LOGIC;
  signal i_regmap_n_110 : STD_LOGIC;
  signal i_regmap_n_111 : STD_LOGIC;
  signal i_regmap_n_112 : STD_LOGIC;
  signal i_regmap_n_113 : STD_LOGIC;
  signal i_regmap_n_114 : STD_LOGIC;
  signal i_regmap_n_115 : STD_LOGIC;
  signal i_regmap_n_116 : STD_LOGIC;
  signal i_regmap_n_117 : STD_LOGIC;
  signal i_regmap_n_118 : STD_LOGIC;
  signal i_regmap_n_119 : STD_LOGIC;
  signal i_regmap_n_36 : STD_LOGIC;
  signal i_regmap_n_37 : STD_LOGIC;
  signal i_regmap_n_38 : STD_LOGIC;
  signal i_regmap_n_39 : STD_LOGIC;
  signal i_regmap_n_40 : STD_LOGIC;
  signal i_regmap_n_41 : STD_LOGIC;
  signal i_regmap_n_42 : STD_LOGIC;
  signal i_regmap_n_43 : STD_LOGIC;
  signal i_regmap_n_44 : STD_LOGIC;
  signal i_regmap_n_45 : STD_LOGIC;
  signal i_regmap_n_46 : STD_LOGIC;
  signal i_regmap_n_47 : STD_LOGIC;
  signal i_regmap_n_48 : STD_LOGIC;
  signal i_regmap_n_49 : STD_LOGIC;
  signal i_regmap_n_50 : STD_LOGIC;
  signal i_regmap_n_51 : STD_LOGIC;
  signal i_regmap_n_52 : STD_LOGIC;
  signal i_regmap_n_53 : STD_LOGIC;
  signal i_regmap_n_54 : STD_LOGIC;
  signal i_regmap_n_55 : STD_LOGIC;
  signal i_regmap_n_56 : STD_LOGIC;
  signal i_regmap_n_57 : STD_LOGIC;
  signal i_regmap_n_58 : STD_LOGIC;
  signal i_regmap_n_59 : STD_LOGIC;
  signal i_regmap_n_60 : STD_LOGIC;
  signal i_regmap_n_91 : STD_LOGIC;
  signal i_regmap_n_92 : STD_LOGIC;
  signal i_regmap_n_93 : STD_LOGIC;
  signal i_regmap_n_94 : STD_LOGIC;
  signal i_regmap_n_95 : STD_LOGIC;
  signal i_regmap_n_96 : STD_LOGIC;
  signal i_regmap_n_97 : STD_LOGIC;
  signal i_regmap_n_98 : STD_LOGIC;
  signal i_regmap_n_99 : STD_LOGIC;
  signal pn_err_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pn_oos_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal raw_data_s : STD_LOGIC_VECTOR ( 111 downto 13 );
begin
  adc_data(127) <= \^adc_data\(126);
  adc_data(126 downto 112) <= \^adc_data\(126 downto 112);
  adc_data(111) <= \^adc_data\(110);
  adc_data(110 downto 96) <= \^adc_data\(110 downto 96);
  adc_data(95) <= \^adc_data\(94);
  adc_data(94 downto 80) <= \^adc_data\(94 downto 80);
  adc_data(79) <= \^adc_data\(78);
  adc_data(78 downto 64) <= \^adc_data\(78 downto 64);
  adc_data(63) <= \^adc_data\(62);
  adc_data(62 downto 48) <= \^adc_data\(62 downto 48);
  adc_data(47) <= \^adc_data\(46);
  adc_data(46 downto 32) <= \^adc_data\(46 downto 32);
  adc_data(31) <= \^adc_data\(30);
  adc_data(30 downto 16) <= \^adc_data\(30 downto 16);
  adc_data(15) <= \^adc_data\(14);
  adc_data(14 downto 0) <= \^adc_data\(14 downto 0);
  adc_sync_manual_req_out <= \<const0>\;
  adc_valid(1) <= \^adc_valid\(1);
  adc_valid(0) <= \^adc_valid\(1);
  link_ready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_core: entity work.system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_core
     port map (
      D(25) => \g_channel[0].i_channel/p_1_in\(47),
      D(24 downto 23) => \g_channel[0].i_channel/p_1_in\(40 downto 39),
      D(22 downto 19) => \g_channel[0].i_channel/p_1_in\(37 downto 34),
      D(18 downto 16) => \g_channel[0].i_channel/p_1_in\(29 downto 27),
      D(15 downto 1) => \g_channel[0].i_channel/p_1_in\(20 downto 6),
      D(0) => \g_channel[0].i_channel/p_1_in\(1),
      E(0) => i_regmap_n_60,
      adc_data(119 downto 105) => \^adc_data\(126 downto 112),
      adc_data(104 downto 90) => \^adc_data\(110 downto 96),
      adc_data(89 downto 75) => \^adc_data\(94 downto 80),
      adc_data(74 downto 60) => \^adc_data\(78 downto 64),
      adc_data(59 downto 45) => \^adc_data\(62 downto 48),
      adc_data(44 downto 30) => \^adc_data\(46 downto 32),
      adc_data(29 downto 15) => \^adc_data\(30 downto 16),
      adc_data(14 downto 0) => \^adc_data\(14 downto 0),
      adc_valid(0) => \^adc_valid\(1),
      \d_data_cntrl_int_reg[7]\ => i_core_n_289,
      \d_data_cntrl_int_reg[7]_0\ => i_core_n_301,
      \data_int_reg[13]\(0) => \g_channel[0].i_channel/g_datafmt[0].i_ad_datafmt/sign_s0\,
      \data_int_reg[13]_0\(0) => \g_channel[0].i_channel/g_datafmt[1].i_ad_datafmt/sign_s0\,
      \data_int_reg[13]_1\(0) => \g_channel[0].i_channel/g_datafmt[2].i_ad_datafmt/sign_s0\,
      \data_int_reg[13]_2\(0) => \g_channel[0].i_channel/g_datafmt[3].i_ad_datafmt/sign_s0\,
      \data_int_reg[13]_3\(0) => \g_channel[1].i_channel/g_datafmt[0].i_ad_datafmt/sign_s0\,
      \data_int_reg[13]_4\(0) => \g_channel[1].i_channel/g_datafmt[1].i_ad_datafmt/sign_s0\,
      \data_int_reg[13]_5\(0) => \g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/sign_s0\,
      \data_int_reg[13]_6\(0) => \g_channel[1].i_channel/g_datafmt[3].i_ad_datafmt/sign_s0\,
      \data_int_reg[15]\ => i_regmap_n_116,
      \data_int_reg[15]_0\ => i_regmap_n_117,
      link_clk => link_clk,
      link_data(111 downto 106) => link_data(127 downto 122),
      link_data(105 downto 100) => link_data(119 downto 114),
      link_data(99 downto 94) => link_data(111 downto 106),
      link_data(93 downto 88) => link_data(103 downto 98),
      link_data(87 downto 50) => link_data(95 downto 58),
      link_data(49 downto 44) => link_data(55 downto 50),
      link_data(43 downto 38) => link_data(47 downto 42),
      link_data(37 downto 32) => link_data(39 downto 34),
      link_data(31 downto 0) => link_data(31 downto 0),
      link_sof(3 downto 0) => link_sof(3 downto 0),
      link_valid => link_valid,
      \pn_data_pn_reg[0]\ => i_core_n_288,
      \pn_data_pn_reg[0]_0\ => i_core_n_300,
      \pn_data_pn_reg[0]_1\ => i_regmap_n_118,
      \pn_data_pn_reg[0]_2\ => i_regmap_n_119,
      \pn_data_pn_reg[10]\ => i_core_n_287,
      \pn_data_pn_reg[10]_0\ => i_core_n_299,
      \pn_data_pn_reg[17]\(30 downto 17) => \g_channel[0].i_channel/data1\(55 downto 42),
      \pn_data_pn_reg[17]\(16 downto 15) => \g_channel[0].i_channel/data1\(40 downto 39),
      \pn_data_pn_reg[17]\(14 downto 1) => \g_channel[0].i_channel/data1\(37 downto 24),
      \pn_data_pn_reg[17]\(0) => \g_channel[0].i_channel/data1\(19),
      \pn_data_pn_reg[17]_0\(30 downto 17) => \g_channel[1].i_channel/data1\(55 downto 42),
      \pn_data_pn_reg[17]_0\(16 downto 15) => \g_channel[1].i_channel/data1\(40 downto 39),
      \pn_data_pn_reg[17]_0\(14 downto 1) => \g_channel[1].i_channel/data1\(37 downto 24),
      \pn_data_pn_reg[17]_0\(0) => \g_channel[1].i_channel/data1\(19),
      \pn_data_pn_reg[1]\ => i_core_n_285,
      \pn_data_pn_reg[1]_0\ => i_core_n_297,
      \pn_data_pn_reg[26]\ => i_regmap_n_40,
      \pn_data_pn_reg[26]_0\ => i_regmap_n_39,
      \pn_data_pn_reg[26]_1\ => i_regmap_n_95,
      \pn_data_pn_reg[26]_2\ => i_regmap_n_94,
      \pn_data_pn_reg[26]_3\ => i_regmap_n_41,
      \pn_data_pn_reg[26]_4\ => i_regmap_n_96,
      \pn_data_pn_reg[2]\ => i_core_n_280,
      \pn_data_pn_reg[2]_0\ => i_core_n_292,
      \pn_data_pn_reg[2]_1\ => i_regmap_n_37,
      \pn_data_pn_reg[2]_2\ => i_regmap_n_92,
      \pn_data_pn_reg[30]\ => i_regmap_n_42,
      \pn_data_pn_reg[30]_0\ => i_regmap_n_97,
      \pn_data_pn_reg[31]\ => i_regmap_n_43,
      \pn_data_pn_reg[31]_0\ => i_regmap_n_98,
      \pn_data_pn_reg[32]\ => i_regmap_n_44,
      \pn_data_pn_reg[32]_0\ => i_regmap_n_99,
      \pn_data_pn_reg[33]\ => i_regmap_n_45,
      \pn_data_pn_reg[33]_0\ => i_regmap_n_100,
      \pn_data_pn_reg[3]\ => i_core_n_281,
      \pn_data_pn_reg[3]_0\ => i_core_n_293,
      \pn_data_pn_reg[3]_1\ => i_regmap_n_38,
      \pn_data_pn_reg[3]_2\ => i_regmap_n_93,
      \pn_data_pn_reg[42]\ => i_regmap_n_46,
      \pn_data_pn_reg[42]_0\ => i_regmap_n_101,
      \pn_data_pn_reg[43]\ => i_regmap_n_48,
      \pn_data_pn_reg[43]_0\ => i_regmap_n_103,
      \pn_data_pn_reg[44]\ => i_regmap_n_49,
      \pn_data_pn_reg[44]_0\ => i_regmap_n_104,
      \pn_data_pn_reg[45]\ => i_regmap_n_50,
      \pn_data_pn_reg[45]_0\ => i_regmap_n_105,
      \pn_data_pn_reg[46]\ => i_regmap_n_51,
      \pn_data_pn_reg[46]_0\ => i_regmap_n_106,
      \pn_data_pn_reg[47]\(25) => \g_channel[1].i_channel/p_1_in\(47),
      \pn_data_pn_reg[47]\(24 downto 23) => \g_channel[1].i_channel/p_1_in\(40 downto 39),
      \pn_data_pn_reg[47]\(22 downto 19) => \g_channel[1].i_channel/p_1_in\(37 downto 34),
      \pn_data_pn_reg[47]\(18 downto 16) => \g_channel[1].i_channel/p_1_in\(29 downto 27),
      \pn_data_pn_reg[47]\(15 downto 1) => \g_channel[1].i_channel/p_1_in\(20 downto 6),
      \pn_data_pn_reg[47]\(0) => \g_channel[1].i_channel/p_1_in\(1),
      \pn_data_pn_reg[48]\ => i_regmap_n_52,
      \pn_data_pn_reg[48]_0\ => i_regmap_n_107,
      \pn_data_pn_reg[49]\ => i_regmap_n_53,
      \pn_data_pn_reg[49]_0\ => i_regmap_n_108,
      \pn_data_pn_reg[4]\(42 downto 29) => \g_channel[0].i_channel/data0\(55 downto 42),
      \pn_data_pn_reg[4]\(28 downto 27) => \g_channel[0].i_channel/data0\(40 downto 39),
      \pn_data_pn_reg[4]\(26 downto 15) => \g_channel[0].i_channel/data0\(37 downto 26),
      \pn_data_pn_reg[4]\(14 downto 0) => \g_channel[0].i_channel/data0\(20 downto 6),
      \pn_data_pn_reg[4]_0\(42 downto 29) => \g_channel[1].i_channel/data0\(55 downto 42),
      \pn_data_pn_reg[4]_0\(28 downto 27) => \g_channel[1].i_channel/data0\(40 downto 39),
      \pn_data_pn_reg[4]_0\(26 downto 15) => \g_channel[1].i_channel/data0\(37 downto 26),
      \pn_data_pn_reg[4]_0\(14 downto 0) => \g_channel[1].i_channel/data0\(20 downto 6),
      \pn_data_pn_reg[4]_1\ => i_core_n_283,
      \pn_data_pn_reg[4]_2\ => i_core_n_295,
      \pn_data_pn_reg[50]\ => i_regmap_n_54,
      \pn_data_pn_reg[50]_0\ => i_regmap_n_109,
      \pn_data_pn_reg[51]\ => i_regmap_n_55,
      \pn_data_pn_reg[51]_0\ => i_regmap_n_110,
      \pn_data_pn_reg[52]\ => i_regmap_n_56,
      \pn_data_pn_reg[52]_0\ => i_regmap_n_111,
      \pn_data_pn_reg[53]\ => i_regmap_n_57,
      \pn_data_pn_reg[53]_0\ => i_regmap_n_112,
      \pn_data_pn_reg[54]\ => i_regmap_n_58,
      \pn_data_pn_reg[54]_0\ => i_regmap_n_113,
      \pn_data_pn_reg[55]\ => i_regmap_n_59,
      \pn_data_pn_reg[55]_0\ => i_regmap_n_114,
      \pn_data_pn_reg[55]_1\(0) => i_regmap_n_115,
      \pn_data_pn_reg[5]\(39 downto 18) => \g_channel[0].i_channel/data2\(55 downto 34),
      \pn_data_pn_reg[5]\(17 downto 15) => \g_channel[0].i_channel/data2\(29 downto 27),
      \pn_data_pn_reg[5]\(14 downto 0) => \g_channel[0].i_channel/data2\(20 downto 6),
      \pn_data_pn_reg[5]_0\(39 downto 18) => \g_channel[1].i_channel/data2\(55 downto 34),
      \pn_data_pn_reg[5]_0\(17 downto 15) => \g_channel[1].i_channel/data2\(29 downto 27),
      \pn_data_pn_reg[5]_0\(14 downto 0) => \g_channel[1].i_channel/data2\(20 downto 6),
      \pn_data_pn_reg[5]_1\ => i_core_n_286,
      \pn_data_pn_reg[5]_2\ => i_core_n_298,
      \pn_data_pn_reg[5]_3\ => i_regmap_n_36,
      \pn_data_pn_reg[5]_4\ => i_regmap_n_47,
      \pn_data_pn_reg[5]_5\ => i_regmap_n_91,
      \pn_data_pn_reg[5]_6\ => i_regmap_n_102,
      \pn_data_pn_reg[6]\ => i_core_n_282,
      \pn_data_pn_reg[6]_0\ => i_core_n_294,
      \pn_data_pn_reg[7]\ => i_core_n_284,
      \pn_data_pn_reg[7]_0\ => i_core_n_296,
      \pn_data_pn_reg[8]\ => i_core_n_291,
      \pn_data_pn_reg[8]_0\ => i_core_n_303,
      \pn_data_pn_reg[9]\ => i_core_n_290,
      \pn_data_pn_reg[9]_0\ => i_core_n_302,
      pn_err_s(1 downto 0) => pn_err_s(1 downto 0),
      pn_oos_s(1 downto 0) => pn_oos_s(1 downto 0),
      \rx_data_reg[31]\(19 downto 18) => \g_channel[0].i_channel/full_state_pn15\(61 downto 60),
      \rx_data_reg[31]\(17 downto 16) => \g_channel[0].i_channel/full_state_pn15\(57 downto 56),
      \rx_data_reg[31]\(15 downto 14) => \g_channel[0].i_channel/full_state_pn15\(40 downto 39),
      \rx_data_reg[31]\(13 downto 10) => \g_channel[0].i_channel/full_state_pn15\(37 downto 34),
      \rx_data_reg[31]\(9 downto 0) => \g_channel[0].i_channel/full_state_pn15\(27 downto 18),
      \rx_data_reg[31]_0\(7) => raw_data_s(111),
      \rx_data_reg[31]_0\(6) => raw_data_s(97),
      \rx_data_reg[31]_0\(5) => raw_data_s(83),
      \rx_data_reg[31]_0\(4) => raw_data_s(69),
      \rx_data_reg[31]_0\(3) => raw_data_s(55),
      \rx_data_reg[31]_0\(2) => raw_data_s(41),
      \rx_data_reg[31]_0\(1) => raw_data_s(27),
      \rx_data_reg[31]_0\(0) => raw_data_s(13),
      \rx_data_reg[31]_1\(19 downto 18) => \g_channel[1].i_channel/full_state_pn15\(61 downto 60),
      \rx_data_reg[31]_1\(17 downto 16) => \g_channel[1].i_channel/full_state_pn15\(57 downto 56),
      \rx_data_reg[31]_1\(15 downto 14) => \g_channel[1].i_channel/full_state_pn15\(40 downto 39),
      \rx_data_reg[31]_1\(13 downto 10) => \g_channel[1].i_channel/full_state_pn15\(37 downto 34),
      \rx_data_reg[31]_1\(9 downto 0) => \g_channel[1].i_channel/full_state_pn15\(27 downto 18)
    );
i_regmap: entity work.system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc_regmap
     port map (
      D(25) => \g_channel[0].i_channel/p_1_in\(47),
      D(24 downto 23) => \g_channel[0].i_channel/p_1_in\(40 downto 39),
      D(22 downto 19) => \g_channel[0].i_channel/p_1_in\(37 downto 34),
      D(18 downto 16) => \g_channel[0].i_channel/p_1_in\(29 downto 27),
      D(15 downto 1) => \g_channel[0].i_channel/p_1_in\(20 downto 6),
      D(0) => \g_channel[0].i_channel/p_1_in\(1),
      E(0) => i_regmap_n_60,
      adc_dovf => adc_dovf,
      \d_data_cntrl_int_reg[0]\ => adc_rst,
      \d_data_cntrl_int_reg[10]\(0) => i_regmap_n_115,
      \d_data_cntrl_int_reg[76]\ => i_regmap_n_116,
      \d_data_cntrl_int_reg[76]_0\ => i_regmap_n_117,
      \d_data_cntrl_int_reg[7]\ => i_regmap_n_36,
      \d_data_cntrl_int_reg[7]_0\ => i_regmap_n_39,
      \d_data_cntrl_int_reg[7]_1\ => i_regmap_n_41,
      \d_data_cntrl_int_reg[7]_10\ => i_regmap_n_51,
      \d_data_cntrl_int_reg[7]_11\ => i_regmap_n_52,
      \d_data_cntrl_int_reg[7]_12\ => i_regmap_n_53,
      \d_data_cntrl_int_reg[7]_13\ => i_regmap_n_54,
      \d_data_cntrl_int_reg[7]_14\ => i_regmap_n_55,
      \d_data_cntrl_int_reg[7]_15\ => i_regmap_n_56,
      \d_data_cntrl_int_reg[7]_16\ => i_regmap_n_57,
      \d_data_cntrl_int_reg[7]_17\ => i_regmap_n_58,
      \d_data_cntrl_int_reg[7]_18\ => i_regmap_n_59,
      \d_data_cntrl_int_reg[7]_19\ => i_regmap_n_91,
      \d_data_cntrl_int_reg[7]_2\ => i_regmap_n_42,
      \d_data_cntrl_int_reg[7]_20\ => i_regmap_n_94,
      \d_data_cntrl_int_reg[7]_21\ => i_regmap_n_96,
      \d_data_cntrl_int_reg[7]_22\ => i_regmap_n_97,
      \d_data_cntrl_int_reg[7]_23\ => i_regmap_n_98,
      \d_data_cntrl_int_reg[7]_24\ => i_regmap_n_99,
      \d_data_cntrl_int_reg[7]_25\ => i_regmap_n_100,
      \d_data_cntrl_int_reg[7]_26\ => i_regmap_n_101,
      \d_data_cntrl_int_reg[7]_27\ => i_regmap_n_103,
      \d_data_cntrl_int_reg[7]_28\ => i_regmap_n_104,
      \d_data_cntrl_int_reg[7]_29\ => i_regmap_n_105,
      \d_data_cntrl_int_reg[7]_3\ => i_regmap_n_43,
      \d_data_cntrl_int_reg[7]_30\ => i_regmap_n_106,
      \d_data_cntrl_int_reg[7]_31\ => i_regmap_n_107,
      \d_data_cntrl_int_reg[7]_32\ => i_regmap_n_108,
      \d_data_cntrl_int_reg[7]_33\ => i_regmap_n_109,
      \d_data_cntrl_int_reg[7]_34\ => i_regmap_n_110,
      \d_data_cntrl_int_reg[7]_35\ => i_regmap_n_111,
      \d_data_cntrl_int_reg[7]_36\ => i_regmap_n_112,
      \d_data_cntrl_int_reg[7]_37\ => i_regmap_n_113,
      \d_data_cntrl_int_reg[7]_38\ => i_regmap_n_114,
      \d_data_cntrl_int_reg[7]_4\ => i_regmap_n_44,
      \d_data_cntrl_int_reg[7]_5\ => i_regmap_n_45,
      \d_data_cntrl_int_reg[7]_6\ => i_regmap_n_46,
      \d_data_cntrl_int_reg[7]_7\ => i_regmap_n_48,
      \d_data_cntrl_int_reg[7]_8\ => i_regmap_n_49,
      \d_data_cntrl_int_reg[7]_9\ => i_regmap_n_50,
      \d_data_cntrl_int_reg[8]\ => i_regmap_n_37,
      \d_data_cntrl_int_reg[8]_0\ => i_regmap_n_38,
      \d_data_cntrl_int_reg[8]_1\ => i_regmap_n_92,
      \d_data_cntrl_int_reg[8]_2\ => i_regmap_n_93,
      \d_data_cntrl_int_reg[8]_3\ => i_regmap_n_118,
      \d_data_cntrl_int_reg[8]_4\ => i_regmap_n_119,
      \d_data_cntrl_int_reg[9]\ => i_regmap_n_40,
      \d_data_cntrl_int_reg[9]_0\ => i_regmap_n_47,
      \d_data_cntrl_int_reg[9]_1\ => i_regmap_n_95,
      \d_data_cntrl_int_reg[9]_2\ => i_regmap_n_102,
      \data_int_reg[13]\(7) => raw_data_s(111),
      \data_int_reg[13]\(6) => raw_data_s(97),
      \data_int_reg[13]\(5) => raw_data_s(83),
      \data_int_reg[13]\(4) => raw_data_s(69),
      \data_int_reg[13]\(3) => raw_data_s(55),
      \data_int_reg[13]\(2) => raw_data_s(41),
      \data_int_reg[13]\(1) => raw_data_s(27),
      \data_int_reg[13]\(0) => raw_data_s(13),
      enable(1 downto 0) => enable(1 downto 0),
      link_clk => link_clk,
      \pn_data_pn_reg[10]\ => i_core_n_288,
      \pn_data_pn_reg[10]_0\ => i_core_n_300,
      \pn_data_pn_reg[11]\ => i_core_n_285,
      \pn_data_pn_reg[11]_0\ => i_core_n_297,
      \pn_data_pn_reg[12]\ => i_core_n_280,
      \pn_data_pn_reg[12]_0\ => i_core_n_292,
      \pn_data_pn_reg[13]\ => i_core_n_281,
      \pn_data_pn_reg[13]_0\ => i_core_n_293,
      \pn_data_pn_reg[14]\ => i_core_n_283,
      \pn_data_pn_reg[14]_0\ => i_core_n_295,
      \pn_data_pn_reg[15]\ => i_core_n_286,
      \pn_data_pn_reg[15]_0\ => i_core_n_298,
      \pn_data_pn_reg[16]\ => i_core_n_282,
      \pn_data_pn_reg[16]_0\ => i_core_n_294,
      \pn_data_pn_reg[17]\ => i_core_n_284,
      \pn_data_pn_reg[17]_0\ => i_core_n_296,
      \pn_data_pn_reg[18]\ => i_core_n_291,
      \pn_data_pn_reg[18]_0\ => i_core_n_303,
      \pn_data_pn_reg[19]\ => i_core_n_290,
      \pn_data_pn_reg[19]_0\ => i_core_n_302,
      \pn_data_pn_reg[1]\ => i_core_n_289,
      \pn_data_pn_reg[1]_0\(19 downto 18) => \g_channel[0].i_channel/full_state_pn15\(61 downto 60),
      \pn_data_pn_reg[1]_0\(17 downto 16) => \g_channel[0].i_channel/full_state_pn15\(57 downto 56),
      \pn_data_pn_reg[1]_0\(15 downto 14) => \g_channel[0].i_channel/full_state_pn15\(40 downto 39),
      \pn_data_pn_reg[1]_0\(13 downto 10) => \g_channel[0].i_channel/full_state_pn15\(37 downto 34),
      \pn_data_pn_reg[1]_0\(9 downto 0) => \g_channel[0].i_channel/full_state_pn15\(27 downto 18),
      \pn_data_pn_reg[1]_1\ => i_core_n_301,
      \pn_data_pn_reg[1]_2\(19 downto 18) => \g_channel[1].i_channel/full_state_pn15\(61 downto 60),
      \pn_data_pn_reg[1]_2\(17 downto 16) => \g_channel[1].i_channel/full_state_pn15\(57 downto 56),
      \pn_data_pn_reg[1]_2\(15 downto 14) => \g_channel[1].i_channel/full_state_pn15\(40 downto 39),
      \pn_data_pn_reg[1]_2\(13 downto 10) => \g_channel[1].i_channel/full_state_pn15\(37 downto 34),
      \pn_data_pn_reg[1]_2\(9 downto 0) => \g_channel[1].i_channel/full_state_pn15\(27 downto 18),
      \pn_data_pn_reg[20]\ => i_core_n_287,
      \pn_data_pn_reg[20]_0\ => i_core_n_299,
      \pn_data_pn_reg[47]\(39 downto 18) => \g_channel[0].i_channel/data2\(55 downto 34),
      \pn_data_pn_reg[47]\(17 downto 15) => \g_channel[0].i_channel/data2\(29 downto 27),
      \pn_data_pn_reg[47]\(14 downto 0) => \g_channel[0].i_channel/data2\(20 downto 6),
      \pn_data_pn_reg[47]_0\(39 downto 18) => \g_channel[1].i_channel/data2\(55 downto 34),
      \pn_data_pn_reg[47]_0\(17 downto 15) => \g_channel[1].i_channel/data2\(29 downto 27),
      \pn_data_pn_reg[47]_0\(14 downto 0) => \g_channel[1].i_channel/data2\(20 downto 6),
      \pn_data_pn_reg[55]\(42 downto 29) => \g_channel[0].i_channel/data0\(55 downto 42),
      \pn_data_pn_reg[55]\(28 downto 27) => \g_channel[0].i_channel/data0\(40 downto 39),
      \pn_data_pn_reg[55]\(26 downto 15) => \g_channel[0].i_channel/data0\(37 downto 26),
      \pn_data_pn_reg[55]\(14 downto 0) => \g_channel[0].i_channel/data0\(20 downto 6),
      \pn_data_pn_reg[55]_0\(30 downto 17) => \g_channel[0].i_channel/data1\(55 downto 42),
      \pn_data_pn_reg[55]_0\(16 downto 15) => \g_channel[0].i_channel/data1\(40 downto 39),
      \pn_data_pn_reg[55]_0\(14 downto 1) => \g_channel[0].i_channel/data1\(37 downto 24),
      \pn_data_pn_reg[55]_0\(0) => \g_channel[0].i_channel/data1\(19),
      \pn_data_pn_reg[55]_1\(42 downto 29) => \g_channel[1].i_channel/data0\(55 downto 42),
      \pn_data_pn_reg[55]_1\(28 downto 27) => \g_channel[1].i_channel/data0\(40 downto 39),
      \pn_data_pn_reg[55]_1\(26 downto 15) => \g_channel[1].i_channel/data0\(37 downto 26),
      \pn_data_pn_reg[55]_1\(14 downto 0) => \g_channel[1].i_channel/data0\(20 downto 6),
      \pn_data_pn_reg[55]_2\(30 downto 17) => \g_channel[1].i_channel/data1\(55 downto 42),
      \pn_data_pn_reg[55]_2\(16 downto 15) => \g_channel[1].i_channel/data1\(40 downto 39),
      \pn_data_pn_reg[55]_2\(14 downto 1) => \g_channel[1].i_channel/data1\(37 downto 24),
      \pn_data_pn_reg[55]_2\(0) => \g_channel[1].i_channel/data1\(19),
      \pn_data_pn_reg[5]\(25) => \g_channel[1].i_channel/p_1_in\(47),
      \pn_data_pn_reg[5]\(24 downto 23) => \g_channel[1].i_channel/p_1_in\(40 downto 39),
      \pn_data_pn_reg[5]\(22 downto 19) => \g_channel[1].i_channel/p_1_in\(37 downto 34),
      \pn_data_pn_reg[5]\(18 downto 16) => \g_channel[1].i_channel/p_1_in\(29 downto 27),
      \pn_data_pn_reg[5]\(15 downto 1) => \g_channel[1].i_channel/p_1_in\(20 downto 6),
      \pn_data_pn_reg[5]\(0) => \g_channel[1].i_channel/p_1_in\(1),
      pn_err_s(1 downto 0) => pn_err_s(1 downto 0),
      pn_oos_s(1 downto 0) => pn_oos_s(1 downto 0),
      \rx_data_reg[15]\(0) => \g_channel[0].i_channel/g_datafmt[1].i_ad_datafmt/sign_s0\,
      \rx_data_reg[15]_0\(0) => \g_channel[1].i_channel/g_datafmt[1].i_ad_datafmt/sign_s0\,
      \rx_data_reg[23]\(0) => \g_channel[0].i_channel/g_datafmt[2].i_ad_datafmt/sign_s0\,
      \rx_data_reg[23]_0\(0) => \g_channel[1].i_channel/g_datafmt[2].i_ad_datafmt/sign_s0\,
      \rx_data_reg[31]\(0) => \g_channel[0].i_channel/g_datafmt[3].i_ad_datafmt/sign_s0\,
      \rx_data_reg[31]_0\(0) => \g_channel[1].i_channel/g_datafmt[3].i_ad_datafmt/sign_s0\,
      \rx_data_reg[7]\(0) => \g_channel[0].i_channel/g_datafmt[0].i_ad_datafmt/sign_s0\,
      \rx_data_reg[7]_0\(0) => \g_channel[1].i_channel/g_datafmt[0].i_ad_datafmt/sign_s0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(10 downto 0) => s_axi_araddr(12 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(10 downto 0) => s_axi_awaddr(12 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      up_axi_rvalid_int_reg => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_adc_tpl_core_0 is
  port (
    link_clk : in STD_LOGIC;
    link_sof : in STD_LOGIC_VECTOR ( 3 downto 0 );
    link_valid : in STD_LOGIC;
    link_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    link_ready : out STD_LOGIC;
    enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_valid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    adc_dovf : in STD_LOGIC;
    adc_rst : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_adc_tpl_core_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_adc_tpl_core_0 : entity is "system_adc_tpl_core_0,ad_ip_jesd204_tpl_adc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_adc_tpl_core_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_adc_tpl_core_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_adc_tpl_core_0 : entity is "ad_ip_jesd204_tpl_adc,Vivado 2022.2";
end system_adc_tpl_core_0;

architecture STRUCTURE of system_adc_tpl_core_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_adc_sync_manual_req_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_link_ready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BITS_PER_SAMPLE : integer;
  attribute BITS_PER_SAMPLE of inst : label is 16;
  attribute BYTES_PER_FRAME : integer;
  attribute BYTES_PER_FRAME of inst : label is 1;
  attribute CONVERTER_RESOLUTION : integer;
  attribute CONVERTER_RESOLUTION of inst : label is 14;
  attribute DATA_PATH_WIDTH : integer;
  attribute DATA_PATH_WIDTH of inst : label is 4;
  attribute DEV_PACKAGE : integer;
  attribute DEV_PACKAGE of inst : label is 3;
  attribute DMA_BITS_PER_SAMPLE : integer;
  attribute DMA_BITS_PER_SAMPLE of inst : label is 16;
  attribute DMA_DATA_WIDTH : integer;
  attribute DMA_DATA_WIDTH of inst : label is 128;
  attribute EN_FRAME_ALIGN : integer;
  attribute EN_FRAME_ALIGN of inst : label is 1;
  attribute EXT_SYNC : integer;
  attribute EXT_SYNC of inst : label is 0;
  attribute FPGA_FAMILY : integer;
  attribute FPGA_FAMILY of inst : label is 4;
  attribute FPGA_TECHNOLOGY : integer;
  attribute FPGA_TECHNOLOGY of inst : label is 1;
  attribute ID : integer;
  attribute ID of inst : label is 0;
  attribute LINK_DATA_WIDTH : integer;
  attribute LINK_DATA_WIDTH of inst : label is 128;
  attribute NUM_CHANNELS : integer;
  attribute NUM_CHANNELS of inst : label is 2;
  attribute NUM_LANES : integer;
  attribute NUM_LANES of inst : label is 4;
  attribute OCTETS_PER_BEAT : integer;
  attribute OCTETS_PER_BEAT of inst : label is 4;
  attribute PN15_ENABLE : integer;
  attribute PN15_ENABLE of inst : label is 1;
  attribute PN7_ENABLE : integer;
  attribute PN7_ENABLE of inst : label is 1;
  attribute SAMPLES_PER_FRAME : integer;
  attribute SAMPLES_PER_FRAME of inst : label is 1;
  attribute SPEED_GRADE : integer;
  attribute SPEED_GRADE of inst : label is 20;
  attribute TWOS_COMPLEMENT : integer;
  attribute TWOS_COMPLEMENT of inst : label is 0;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of link_clk : signal is "xilinx.com:signal:clock:1.0 link_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of link_clk : signal is "XIL_INTERFACENAME link_signal_clock, ASSOCIATED_BUSIF link, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_util_daq2_xcvr_0_rx_out_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of link_ready : signal is "xilinx.com:interface:axis:1.0 link TREADY";
  attribute X_INTERFACE_PARAMETER of link_ready : signal is "XIL_INTERFACENAME link, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_util_daq2_xcvr_0_rx_out_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of link_valid : signal is "xilinx.com:interface:axis:1.0 link TVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of link_data : signal is "xilinx.com:interface:axis:1.0 link TDATA";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_PARAMETER of s_axi_rdata : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  link_ready <= \<const1>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.system_adc_tpl_core_0_ad_ip_jesd204_tpl_adc
     port map (
      adc_data(127 downto 0) => adc_data(127 downto 0),
      adc_dovf => adc_dovf,
      adc_rst => adc_rst,
      adc_sync_in => '0',
      adc_sync_manual_req_in => '0',
      adc_sync_manual_req_out => NLW_inst_adc_sync_manual_req_out_UNCONNECTED,
      adc_valid(1 downto 0) => adc_valid(1 downto 0),
      enable(1 downto 0) => enable(1 downto 0),
      link_clk => link_clk,
      link_data(127 downto 122) => link_data(127 downto 122),
      link_data(121 downto 120) => B"00",
      link_data(119 downto 114) => link_data(119 downto 114),
      link_data(113 downto 112) => B"00",
      link_data(111 downto 106) => link_data(111 downto 106),
      link_data(105 downto 104) => B"00",
      link_data(103 downto 98) => link_data(103 downto 98),
      link_data(97 downto 96) => B"00",
      link_data(95 downto 58) => link_data(95 downto 58),
      link_data(57 downto 56) => B"00",
      link_data(55 downto 50) => link_data(55 downto 50),
      link_data(49 downto 48) => B"00",
      link_data(47 downto 42) => link_data(47 downto 42),
      link_data(41 downto 40) => B"00",
      link_data(39 downto 34) => link_data(39 downto 34),
      link_data(33 downto 32) => B"00",
      link_data(31 downto 0) => link_data(31 downto 0),
      link_ready => NLW_inst_link_ready_UNCONNECTED,
      link_sof(3 downto 0) => link_sof(3 downto 0),
      link_valid => link_valid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(12 downto 2) => s_axi_araddr(12 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(12 downto 2) => s_axi_awaddr(12 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
