
fat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ab0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004c40  08004c40  00014c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ce0  08004ce0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004ce0  08004ce0  00014ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ce8  08004ce8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ce8  08004ce8  00014ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cec  08004cec  00014cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004cf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  20000074  08004d64  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  08004d64  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001505c  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002bdc  00000000  00000000  00035100  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001290  00000000  00000000  00037ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001148  00000000  00000000  00038f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000239bd  00000000  00000000  0003a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000db83  00000000  00000000  0005da75  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d4239  00000000  00000000  0006b5f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013f831  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005300  00000000  00000000  0013f8ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c28 	.word	0x08004c28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004c28 	.word	0x08004c28

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e4:	f000 b972 	b.w	80004cc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	4688      	mov	r8, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14b      	bne.n	80002a6 <__udivmoddi4+0xa6>
 800020e:	428a      	cmp	r2, r1
 8000210:	4615      	mov	r5, r2
 8000212:	d967      	bls.n	80002e4 <__udivmoddi4+0xe4>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0720 	rsb	r7, r2, #32
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	fa20 f707 	lsr.w	r7, r0, r7
 8000226:	4095      	lsls	r5, r2
 8000228:	ea47 0803 	orr.w	r8, r7, r3
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbb8 f7fe 	udiv	r7, r8, lr
 8000238:	fa1f fc85 	uxth.w	ip, r5
 800023c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000240:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000244:	fb07 f10c 	mul.w	r1, r7, ip
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18eb      	adds	r3, r5, r3
 800024e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000252:	f080 811b 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8118 	bls.w	800048c <__udivmoddi4+0x28c>
 800025c:	3f02      	subs	r7, #2
 800025e:	442b      	add	r3, r5
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0fe 	udiv	r0, r3, lr
 8000268:	fb0e 3310 	mls	r3, lr, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fc0c 	mul.w	ip, r0, ip
 8000274:	45a4      	cmp	ip, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	192c      	adds	r4, r5, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800027e:	f080 8107 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000282:	45a4      	cmp	ip, r4
 8000284:	f240 8104 	bls.w	8000490 <__udivmoddi4+0x290>
 8000288:	3802      	subs	r0, #2
 800028a:	442c      	add	r4, r5
 800028c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000290:	eba4 040c 	sub.w	r4, r4, ip
 8000294:	2700      	movs	r7, #0
 8000296:	b11e      	cbz	r6, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c6 4300 	strd	r4, r3, [r6]
 80002a0:	4639      	mov	r1, r7
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xbe>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80eb 	beq.w	8000486 <__udivmoddi4+0x286>
 80002b0:	2700      	movs	r7, #0
 80002b2:	e9c6 0100 	strd	r0, r1, [r6]
 80002b6:	4638      	mov	r0, r7
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f783 	clz	r7, r3
 80002c2:	2f00      	cmp	r7, #0
 80002c4:	d147      	bne.n	8000356 <__udivmoddi4+0x156>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd0>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80fa 	bhi.w	80004c4 <__udivmoddi4+0x2c4>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4698      	mov	r8, r3
 80002da:	2e00      	cmp	r6, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa0>
 80002de:	e9c6 4800 	strd	r4, r8, [r6]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa0>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xe8>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 808f 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f2:	1b49      	subs	r1, r1, r5
 80002f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f8:	fa1f f885 	uxth.w	r8, r5
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fb0e 111c 	mls	r1, lr, ip, r1
 8000308:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030c:	fb08 f10c 	mul.w	r1, r8, ip
 8000310:	4299      	cmp	r1, r3
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0x124>
 8000314:	18eb      	adds	r3, r5, r3
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4299      	cmp	r1, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 8000322:	4684      	mov	ip, r0
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000330:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x14c>
 800033c:	192c      	adds	r4, r5, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x14a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80b6 	bhi.w	80004b6 <__udivmoddi4+0x2b6>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e79f      	b.n	8000296 <__udivmoddi4+0x96>
 8000356:	f1c7 0c20 	rsb	ip, r7, #32
 800035a:	40bb      	lsls	r3, r7
 800035c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000360:	ea4e 0e03 	orr.w	lr, lr, r3
 8000364:	fa01 f407 	lsl.w	r4, r1, r7
 8000368:	fa20 f50c 	lsr.w	r5, r0, ip
 800036c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000370:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000374:	4325      	orrs	r5, r4
 8000376:	fbb3 f9f8 	udiv	r9, r3, r8
 800037a:	0c2c      	lsrs	r4, r5, #16
 800037c:	fb08 3319 	mls	r3, r8, r9, r3
 8000380:	fa1f fa8e 	uxth.w	sl, lr
 8000384:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000388:	fb09 f40a 	mul.w	r4, r9, sl
 800038c:	429c      	cmp	r4, r3
 800038e:	fa02 f207 	lsl.w	r2, r2, r7
 8000392:	fa00 f107 	lsl.w	r1, r0, r7
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1e 0303 	adds.w	r3, lr, r3
 800039c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003a0:	f080 8087 	bcs.w	80004b2 <__udivmoddi4+0x2b2>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f240 8084 	bls.w	80004b2 <__udivmoddi4+0x2b2>
 80003aa:	f1a9 0902 	sub.w	r9, r9, #2
 80003ae:	4473      	add	r3, lr
 80003b0:	1b1b      	subs	r3, r3, r4
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b8:	fb08 3310 	mls	r3, r8, r0, r3
 80003bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1e 0404 	adds.w	r4, lr, r4
 80003cc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003d0:	d26b      	bcs.n	80004aa <__udivmoddi4+0x2aa>
 80003d2:	45a2      	cmp	sl, r4
 80003d4:	d969      	bls.n	80004aa <__udivmoddi4+0x2aa>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4474      	add	r4, lr
 80003da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003de:	fba0 8902 	umull	r8, r9, r0, r2
 80003e2:	eba4 040a 	sub.w	r4, r4, sl
 80003e6:	454c      	cmp	r4, r9
 80003e8:	46c2      	mov	sl, r8
 80003ea:	464b      	mov	r3, r9
 80003ec:	d354      	bcc.n	8000498 <__udivmoddi4+0x298>
 80003ee:	d051      	beq.n	8000494 <__udivmoddi4+0x294>
 80003f0:	2e00      	cmp	r6, #0
 80003f2:	d069      	beq.n	80004c8 <__udivmoddi4+0x2c8>
 80003f4:	ebb1 050a 	subs.w	r5, r1, sl
 80003f8:	eb64 0403 	sbc.w	r4, r4, r3
 80003fc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000400:	40fd      	lsrs	r5, r7
 8000402:	40fc      	lsrs	r4, r7
 8000404:	ea4c 0505 	orr.w	r5, ip, r5
 8000408:	e9c6 5400 	strd	r5, r4, [r6]
 800040c:	2700      	movs	r7, #0
 800040e:	e747      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000410:	f1c2 0320 	rsb	r3, r2, #32
 8000414:	fa20 f703 	lsr.w	r7, r0, r3
 8000418:	4095      	lsls	r5, r2
 800041a:	fa01 f002 	lsl.w	r0, r1, r2
 800041e:	fa21 f303 	lsr.w	r3, r1, r3
 8000422:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000426:	4338      	orrs	r0, r7
 8000428:	0c01      	lsrs	r1, r0, #16
 800042a:	fbb3 f7fe 	udiv	r7, r3, lr
 800042e:	fa1f f885 	uxth.w	r8, r5
 8000432:	fb0e 3317 	mls	r3, lr, r7, r3
 8000436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800043a:	fb07 f308 	mul.w	r3, r7, r8
 800043e:	428b      	cmp	r3, r1
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x256>
 8000446:	1869      	adds	r1, r5, r1
 8000448:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800044c:	d22f      	bcs.n	80004ae <__udivmoddi4+0x2ae>
 800044e:	428b      	cmp	r3, r1
 8000450:	d92d      	bls.n	80004ae <__udivmoddi4+0x2ae>
 8000452:	3f02      	subs	r7, #2
 8000454:	4429      	add	r1, r5
 8000456:	1acb      	subs	r3, r1, r3
 8000458:	b281      	uxth	r1, r0
 800045a:	fbb3 f0fe 	udiv	r0, r3, lr
 800045e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb00 f308 	mul.w	r3, r0, r8
 800046a:	428b      	cmp	r3, r1
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x27e>
 800046e:	1869      	adds	r1, r5, r1
 8000470:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000474:	d217      	bcs.n	80004a6 <__udivmoddi4+0x2a6>
 8000476:	428b      	cmp	r3, r1
 8000478:	d915      	bls.n	80004a6 <__udivmoddi4+0x2a6>
 800047a:	3802      	subs	r0, #2
 800047c:	4429      	add	r1, r5
 800047e:	1ac9      	subs	r1, r1, r3
 8000480:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000484:	e73b      	b.n	80002fe <__udivmoddi4+0xfe>
 8000486:	4637      	mov	r7, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e709      	b.n	80002a0 <__udivmoddi4+0xa0>
 800048c:	4607      	mov	r7, r0
 800048e:	e6e7      	b.n	8000260 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fb      	b.n	800028c <__udivmoddi4+0x8c>
 8000494:	4541      	cmp	r1, r8
 8000496:	d2ab      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 8000498:	ebb8 0a02 	subs.w	sl, r8, r2
 800049c:	eb69 020e 	sbc.w	r2, r9, lr
 80004a0:	3801      	subs	r0, #1
 80004a2:	4613      	mov	r3, r2
 80004a4:	e7a4      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a6:	4660      	mov	r0, ip
 80004a8:	e7e9      	b.n	800047e <__udivmoddi4+0x27e>
 80004aa:	4618      	mov	r0, r3
 80004ac:	e795      	b.n	80003da <__udivmoddi4+0x1da>
 80004ae:	4667      	mov	r7, ip
 80004b0:	e7d1      	b.n	8000456 <__udivmoddi4+0x256>
 80004b2:	4681      	mov	r9, r0
 80004b4:	e77c      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	442c      	add	r4, r5
 80004ba:	e747      	b.n	800034c <__udivmoddi4+0x14c>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	442b      	add	r3, r5
 80004c2:	e72f      	b.n	8000324 <__udivmoddi4+0x124>
 80004c4:	4638      	mov	r0, r7
 80004c6:	e708      	b.n	80002da <__udivmoddi4+0xda>
 80004c8:	4637      	mov	r7, r6
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0xa0>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 0xFFFF);
 80004d8:	1d39      	adds	r1, r7, #4
 80004da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004de:	2201      	movs	r2, #1
 80004e0:	4803      	ldr	r0, [pc, #12]	; (80004f0 <__io_putchar+0x20>)
 80004e2:	f002 ff80 	bl	80033e6 <HAL_UART_Transmit>

  return ch;
 80004e6:	687b      	ldr	r3, [r7, #4]
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	3708      	adds	r7, #8
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	20000214 	.word	0x20000214

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 feda 	bl	80012b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f820 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  	MX_GPIO_Init();
 8000500:	f000 f8dc 	bl	80006bc <MX_GPIO_Init>
  	MX_SPI1_Init();
 8000504:	f000 f87a 	bl	80005fc <MX_SPI1_Init>
  	MX_UART4_Init();
 8000508:	f000 f8ae 	bl	8000668 <MX_UART4_Init>
  	initMEMS();
 800050c:	f000 f954 	bl	80007b8 <initMEMS>
  /* USER CODE BEGIN 2 */
//  	uint8_t test;
  	while(SD_Initialize() != 0)
 8000510:	e00b      	b.n	800052a <main+0x36>
	{
  		HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);			// 红灯
 8000512:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000516:	4808      	ldr	r0, [pc, #32]	; (8000538 <main+0x44>)
 8000518:	f001 fabd 	bl	8001a96 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800051c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000520:	f000 ff08 	bl	8001334 <HAL_Delay>
		printf("## [Warining]: sd card not found !\r\n");
 8000524:	4805      	ldr	r0, [pc, #20]	; (800053c <main+0x48>)
 8000526:	f003 ff73 	bl	8004410 <puts>
  	while(SD_Initialize() != 0)
 800052a:	f000 fb93 	bl	8000c54 <SD_Initialize>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d1ee      	bne.n	8000512 <main+0x1e>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */



  while (1)
 8000534:	e7fe      	b.n	8000534 <main+0x40>
 8000536:	bf00      	nop
 8000538:	40020c00 	.word	0x40020c00
 800053c:	08004c40 	.word	0x08004c40

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b094      	sub	sp, #80	; 0x50
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	f107 0320 	add.w	r3, r7, #32
 800054a:	2230      	movs	r2, #48	; 0x30
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f003 fefa 	bl	8004348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000554:	f107 030c 	add.w	r3, r7, #12
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	4b22      	ldr	r3, [pc, #136]	; (80005f4 <SystemClock_Config+0xb4>)
 800056a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800056c:	4a21      	ldr	r2, [pc, #132]	; (80005f4 <SystemClock_Config+0xb4>)
 800056e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000572:	6413      	str	r3, [r2, #64]	; 0x40
 8000574:	4b1f      	ldr	r3, [pc, #124]	; (80005f4 <SystemClock_Config+0xb4>)
 8000576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800057c:	60bb      	str	r3, [r7, #8]
 800057e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000580:	2300      	movs	r3, #0
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	4b1c      	ldr	r3, [pc, #112]	; (80005f8 <SystemClock_Config+0xb8>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a1b      	ldr	r2, [pc, #108]	; (80005f8 <SystemClock_Config+0xb8>)
 800058a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800058e:	6013      	str	r3, [r2, #0]
 8000590:	4b19      	ldr	r3, [pc, #100]	; (80005f8 <SystemClock_Config+0xb8>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059c:	2302      	movs	r3, #2
 800059e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a0:	2301      	movs	r3, #1
 80005a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a4:	2310      	movs	r3, #16
 80005a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005a8:	2300      	movs	r3, #0
 80005aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ac:	f107 0320 	add.w	r3, r7, #32
 80005b0:	4618      	mov	r0, r3
 80005b2:	f001 faa3 	bl	8001afc <HAL_RCC_OscConfig>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80005bc:	f000 fa54 	bl	8000a68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c0:	230f      	movs	r3, #15
 80005c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005c4:	2300      	movs	r3, #0
 80005c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005cc:	2300      	movs	r3, #0
 80005ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d0:	2300      	movs	r3, #0
 80005d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d4:	f107 030c 	add.w	r3, r7, #12
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f001 fcfe 	bl	8001fdc <HAL_RCC_ClockConfig>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80005e6:	f000 fa3f 	bl	8000a68 <Error_Handler>
  }
}
 80005ea:	bf00      	nop
 80005ec:	3750      	adds	r7, #80	; 0x50
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40023800 	.word	0x40023800
 80005f8:	40007000 	.word	0x40007000

080005fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000600:	4b17      	ldr	r3, [pc, #92]	; (8000660 <MX_SPI1_Init+0x64>)
 8000602:	4a18      	ldr	r2, [pc, #96]	; (8000664 <MX_SPI1_Init+0x68>)
 8000604:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000606:	4b16      	ldr	r3, [pc, #88]	; (8000660 <MX_SPI1_Init+0x64>)
 8000608:	f44f 7282 	mov.w	r2, #260	; 0x104
 800060c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800060e:	4b14      	ldr	r3, [pc, #80]	; (8000660 <MX_SPI1_Init+0x64>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <MX_SPI1_Init+0x64>)
 8000616:	2200      	movs	r2, #0
 8000618:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800061a:	4b11      	ldr	r3, [pc, #68]	; (8000660 <MX_SPI1_Init+0x64>)
 800061c:	2200      	movs	r2, #0
 800061e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000620:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <MX_SPI1_Init+0x64>)
 8000622:	2200      	movs	r2, #0
 8000624:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000626:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <MX_SPI1_Init+0x64>)
 8000628:	f44f 7200 	mov.w	r2, #512	; 0x200
 800062c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800062e:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <MX_SPI1_Init+0x64>)
 8000630:	2200      	movs	r2, #0
 8000632:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000634:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <MX_SPI1_Init+0x64>)
 8000636:	2200      	movs	r2, #0
 8000638:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800063a:	4b09      	ldr	r3, [pc, #36]	; (8000660 <MX_SPI1_Init+0x64>)
 800063c:	2200      	movs	r2, #0
 800063e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000640:	4b07      	ldr	r3, [pc, #28]	; (8000660 <MX_SPI1_Init+0x64>)
 8000642:	2200      	movs	r2, #0
 8000644:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000646:	4b06      	ldr	r3, [pc, #24]	; (8000660 <MX_SPI1_Init+0x64>)
 8000648:	220a      	movs	r2, #10
 800064a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <MX_SPI1_Init+0x64>)
 800064e:	f001 fec3 	bl	80023d8 <HAL_SPI_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000658:	f000 fa06 	bl	8000a68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20000254 	.word	0x20000254
 8000664:	40013000 	.word	0x40013000

08000668 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800066c:	4b11      	ldr	r3, [pc, #68]	; (80006b4 <MX_UART4_Init+0x4c>)
 800066e:	4a12      	ldr	r2, [pc, #72]	; (80006b8 <MX_UART4_Init+0x50>)
 8000670:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000672:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <MX_UART4_Init+0x4c>)
 8000674:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000678:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800067a:	4b0e      	ldr	r3, [pc, #56]	; (80006b4 <MX_UART4_Init+0x4c>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000680:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <MX_UART4_Init+0x4c>)
 8000682:	2200      	movs	r2, #0
 8000684:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <MX_UART4_Init+0x4c>)
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800068c:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_UART4_Init+0x4c>)
 800068e:	220c      	movs	r2, #12
 8000690:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000692:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <MX_UART4_Init+0x4c>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <MX_UART4_Init+0x4c>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800069e:	4805      	ldr	r0, [pc, #20]	; (80006b4 <MX_UART4_Init+0x4c>)
 80006a0:	f002 fe54 	bl	800334c <HAL_UART_Init>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80006aa:	f000 f9dd 	bl	8000a68 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	20000214 	.word	0x20000214
 80006b8:	40004c00 	.word	0x40004c00

080006bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b088      	sub	sp, #32
 80006c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c2:	f107 030c 	add.w	r3, r7, #12
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	605a      	str	r2, [r3, #4]
 80006cc:	609a      	str	r2, [r3, #8]
 80006ce:	60da      	str	r2, [r3, #12]
 80006d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	4b34      	ldr	r3, [pc, #208]	; (80007a8 <MX_GPIO_Init+0xec>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006da:	4a33      	ldr	r2, [pc, #204]	; (80007a8 <MX_GPIO_Init+0xec>)
 80006dc:	f043 0310 	orr.w	r3, r3, #16
 80006e0:	6313      	str	r3, [r2, #48]	; 0x30
 80006e2:	4b31      	ldr	r3, [pc, #196]	; (80007a8 <MX_GPIO_Init+0xec>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	f003 0310 	and.w	r3, r3, #16
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	4b2d      	ldr	r3, [pc, #180]	; (80007a8 <MX_GPIO_Init+0xec>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	4a2c      	ldr	r2, [pc, #176]	; (80007a8 <MX_GPIO_Init+0xec>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6313      	str	r3, [r2, #48]	; 0x30
 80006fe:	4b2a      	ldr	r3, [pc, #168]	; (80007a8 <MX_GPIO_Init+0xec>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	4b26      	ldr	r3, [pc, #152]	; (80007a8 <MX_GPIO_Init+0xec>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000712:	4a25      	ldr	r2, [pc, #148]	; (80007a8 <MX_GPIO_Init+0xec>)
 8000714:	f043 0308 	orr.w	r3, r3, #8
 8000718:	6313      	str	r3, [r2, #48]	; 0x30
 800071a:	4b23      	ldr	r3, [pc, #140]	; (80007a8 <MX_GPIO_Init+0xec>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	f003 0308 	and.w	r3, r3, #8
 8000722:	603b      	str	r3, [r7, #0]
 8000724:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2108      	movs	r1, #8
 800072a:	4820      	ldr	r0, [pc, #128]	; (80007ac <MX_GPIO_Init+0xf0>)
 800072c:	f001 f99a 	bl	8001a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8000736:	481e      	ldr	r0, [pc, #120]	; (80007b0 <MX_GPIO_Init+0xf4>)
 8000738:	f001 f994 	bl	8001a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800073c:	2308      	movs	r3, #8
 800073e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000740:	2301      	movs	r3, #1
 8000742:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000748:	2300      	movs	r3, #0
 800074a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	4619      	mov	r1, r3
 8000752:	4816      	ldr	r0, [pc, #88]	; (80007ac <MX_GPIO_Init+0xf0>)
 8000754:	f000 fef2 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8000758:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800075c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075e:	2301      	movs	r3, #1
 8000760:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	2300      	movs	r3, #0
 8000764:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000766:	2300      	movs	r3, #0
 8000768:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800076a:	f107 030c 	add.w	r3, r7, #12
 800076e:	4619      	mov	r1, r3
 8000770:	480f      	ldr	r0, [pc, #60]	; (80007b0 <MX_GPIO_Init+0xf4>)
 8000772:	f000 fee3 	bl	800153c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000776:	2301      	movs	r3, #1
 8000778:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800077a:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <MX_GPIO_Init+0xf8>)
 800077c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000782:	f107 030c 	add.w	r3, r7, #12
 8000786:	4619      	mov	r1, r3
 8000788:	4808      	ldr	r0, [pc, #32]	; (80007ac <MX_GPIO_Init+0xf0>)
 800078a:	f000 fed7 	bl	800153c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 10, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	210a      	movs	r1, #10
 8000792:	2006      	movs	r0, #6
 8000794:	f000 fea8 	bl	80014e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000798:	2006      	movs	r0, #6
 800079a:	f000 fec1 	bl	8001520 <HAL_NVIC_EnableIRQ>

}
 800079e:	bf00      	nop
 80007a0:	3720      	adds	r7, #32
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40021000 	.word	0x40021000
 80007b0:	40020c00 	.word	0x40020c00
 80007b4:	10110000 	.word	0x10110000

080007b8 <initMEMS>:
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 2);
  return ch;
}


void initMEMS(void){
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
	uint8_t data[1];
	  	uint8_t ads[1];

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	2108      	movs	r1, #8
 80007c2:	4876      	ldr	r0, [pc, #472]	; (800099c <initMEMS+0x1e4>)
 80007c4:	f001 f94e 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_CTRL_REG1_ADDR;
 80007c8:	2321      	movs	r3, #33	; 0x21
 80007ca:	713b      	strb	r3, [r7, #4]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 80007cc:	1d39      	adds	r1, r7, #4
 80007ce:	230a      	movs	r3, #10
 80007d0:	2201      	movs	r2, #1
 80007d2:	4873      	ldr	r0, [pc, #460]	; (80009a0 <initMEMS+0x1e8>)
 80007d4:	f001 fe8c 	bl	80024f0 <HAL_SPI_Transmit>
		ads[0]=0x01;
 80007d8:	2301      	movs	r3, #1
 80007da:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 80007dc:	4639      	mov	r1, r7
 80007de:	230a      	movs	r3, #10
 80007e0:	2201      	movs	r2, #1
 80007e2:	486f      	ldr	r0, [pc, #444]	; (80009a0 <initMEMS+0x1e8>)
 80007e4:	f001 fe84 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 80007e8:	2201      	movs	r2, #1
 80007ea:	2108      	movs	r1, #8
 80007ec:	486b      	ldr	r0, [pc, #428]	; (800099c <initMEMS+0x1e4>)
 80007ee:	f001 f939 	bl	8001a64 <HAL_GPIO_WritePin>


		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2108      	movs	r1, #8
 80007f6:	4869      	ldr	r0, [pc, #420]	; (800099c <initMEMS+0x1e4>)
 80007f8:	f001 f934 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_CTRL_REG3_ADDR;
 80007fc:	2323      	movs	r3, #35	; 0x23
 80007fe:	713b      	strb	r3, [r7, #4]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 8000800:	1d39      	adds	r1, r7, #4
 8000802:	230a      	movs	r3, #10
 8000804:	2201      	movs	r2, #1
 8000806:	4866      	ldr	r0, [pc, #408]	; (80009a0 <initMEMS+0x1e8>)
 8000808:	f001 fe72 	bl	80024f0 <HAL_SPI_Transmit>
		ads[0]=0x48;
 800080c:	2348      	movs	r3, #72	; 0x48
 800080e:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 8000810:	4639      	mov	r1, r7
 8000812:	230a      	movs	r3, #10
 8000814:	2201      	movs	r2, #1
 8000816:	4862      	ldr	r0, [pc, #392]	; (80009a0 <initMEMS+0x1e8>)
 8000818:	f001 fe6a 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 800081c:	2201      	movs	r2, #1
 800081e:	2108      	movs	r1, #8
 8000820:	485e      	ldr	r0, [pc, #376]	; (800099c <initMEMS+0x1e4>)
 8000822:	f001 f91f 	bl	8001a64 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2108      	movs	r1, #8
 800082a:	485c      	ldr	r0, [pc, #368]	; (800099c <initMEMS+0x1e4>)
 800082c:	f001 f91a 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_CTRL_REG4_ADDR;
 8000830:	2320      	movs	r3, #32
 8000832:	713b      	strb	r3, [r7, #4]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 8000834:	1d39      	adds	r1, r7, #4
 8000836:	230a      	movs	r3, #10
 8000838:	2201      	movs	r2, #1
 800083a:	4859      	ldr	r0, [pc, #356]	; (80009a0 <initMEMS+0x1e8>)
 800083c:	f001 fe58 	bl	80024f0 <HAL_SPI_Transmit>
		ads[0]=0x67;
 8000840:	2367      	movs	r3, #103	; 0x67
 8000842:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 8000844:	4639      	mov	r1, r7
 8000846:	230a      	movs	r3, #10
 8000848:	2201      	movs	r2, #1
 800084a:	4855      	ldr	r0, [pc, #340]	; (80009a0 <initMEMS+0x1e8>)
 800084c:	f001 fe50 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 8000850:	2201      	movs	r2, #1
 8000852:	2108      	movs	r1, #8
 8000854:	4851      	ldr	r0, [pc, #324]	; (800099c <initMEMS+0x1e4>)
 8000856:	f001 f905 	bl	8001a64 <HAL_GPIO_WritePin>
	//	HAL_SPI_Transmit(&hspi1,data,1,10);
	//	data[0]=0x00;
	//	HAL_SPI_Transmit(&hspi1,data,1,10);
	//	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	2108      	movs	r1, #8
 800085e:	484f      	ldr	r0, [pc, #316]	; (800099c <initMEMS+0x1e4>)
 8000860:	f001 f900 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_THRS1_1_ADDR;
 8000864:	2357      	movs	r3, #87	; 0x57
 8000866:	713b      	strb	r3, [r7, #4]
		ads[0]=0x55;
 8000868:	2355      	movs	r3, #85	; 0x55
 800086a:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 800086c:	1d39      	adds	r1, r7, #4
 800086e:	230a      	movs	r3, #10
 8000870:	2201      	movs	r2, #1
 8000872:	484b      	ldr	r0, [pc, #300]	; (80009a0 <initMEMS+0x1e8>)
 8000874:	f001 fe3c 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 8000878:	4639      	mov	r1, r7
 800087a:	230a      	movs	r3, #10
 800087c:	2201      	movs	r2, #1
 800087e:	4848      	ldr	r0, [pc, #288]	; (80009a0 <initMEMS+0x1e8>)
 8000880:	f001 fe36 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 8000884:	2201      	movs	r2, #1
 8000886:	2108      	movs	r1, #8
 8000888:	4844      	ldr	r0, [pc, #272]	; (800099c <initMEMS+0x1e4>)
 800088a:	f001 f8eb 	bl	8001a64 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	2108      	movs	r1, #8
 8000892:	4842      	ldr	r0, [pc, #264]	; (800099c <initMEMS+0x1e4>)
 8000894:	f001 f8e6 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_ST1_1_ADDR;
 8000898:	2340      	movs	r3, #64	; 0x40
 800089a:	713b      	strb	r3, [r7, #4]
		ads[0]=0x05;
 800089c:	2305      	movs	r3, #5
 800089e:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 80008a0:	1d39      	adds	r1, r7, #4
 80008a2:	230a      	movs	r3, #10
 80008a4:	2201      	movs	r2, #1
 80008a6:	483e      	ldr	r0, [pc, #248]	; (80009a0 <initMEMS+0x1e8>)
 80008a8:	f001 fe22 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 80008ac:	4639      	mov	r1, r7
 80008ae:	230a      	movs	r3, #10
 80008b0:	2201      	movs	r2, #1
 80008b2:	483b      	ldr	r0, [pc, #236]	; (80009a0 <initMEMS+0x1e8>)
 80008b4:	f001 fe1c 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 80008b8:	2201      	movs	r2, #1
 80008ba:	2108      	movs	r1, #8
 80008bc:	4837      	ldr	r0, [pc, #220]	; (800099c <initMEMS+0x1e4>)
 80008be:	f001 f8d1 	bl	8001a64 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2108      	movs	r1, #8
 80008c6:	4835      	ldr	r0, [pc, #212]	; (800099c <initMEMS+0x1e4>)
 80008c8:	f001 f8cc 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_ST1_2_ADDR;
 80008cc:	2341      	movs	r3, #65	; 0x41
 80008ce:	713b      	strb	r3, [r7, #4]
		ads[0]=0x11;
 80008d0:	2311      	movs	r3, #17
 80008d2:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 80008d4:	1d39      	adds	r1, r7, #4
 80008d6:	230a      	movs	r3, #10
 80008d8:	2201      	movs	r2, #1
 80008da:	4831      	ldr	r0, [pc, #196]	; (80009a0 <initMEMS+0x1e8>)
 80008dc:	f001 fe08 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 80008e0:	4639      	mov	r1, r7
 80008e2:	230a      	movs	r3, #10
 80008e4:	2201      	movs	r2, #1
 80008e6:	482e      	ldr	r0, [pc, #184]	; (80009a0 <initMEMS+0x1e8>)
 80008e8:	f001 fe02 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 80008ec:	2201      	movs	r2, #1
 80008ee:	2108      	movs	r1, #8
 80008f0:	482a      	ldr	r0, [pc, #168]	; (800099c <initMEMS+0x1e4>)
 80008f2:	f001 f8b7 	bl	8001a64 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2108      	movs	r1, #8
 80008fa:	4828      	ldr	r0, [pc, #160]	; (800099c <initMEMS+0x1e4>)
 80008fc:	f001 f8b2 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_MASK1_B_ADDR;
 8000900:	2359      	movs	r3, #89	; 0x59
 8000902:	713b      	strb	r3, [r7, #4]
		ads[0]=0xFC;
 8000904:	23fc      	movs	r3, #252	; 0xfc
 8000906:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 8000908:	1d39      	adds	r1, r7, #4
 800090a:	230a      	movs	r3, #10
 800090c:	2201      	movs	r2, #1
 800090e:	4824      	ldr	r0, [pc, #144]	; (80009a0 <initMEMS+0x1e8>)
 8000910:	f001 fdee 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 8000914:	4639      	mov	r1, r7
 8000916:	230a      	movs	r3, #10
 8000918:	2201      	movs	r2, #1
 800091a:	4821      	ldr	r0, [pc, #132]	; (80009a0 <initMEMS+0x1e8>)
 800091c:	f001 fde8 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 8000920:	2201      	movs	r2, #1
 8000922:	2108      	movs	r1, #8
 8000924:	481d      	ldr	r0, [pc, #116]	; (800099c <initMEMS+0x1e4>)
 8000926:	f001 f89d 	bl	8001a64 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2108      	movs	r1, #8
 800092e:	481b      	ldr	r0, [pc, #108]	; (800099c <initMEMS+0x1e4>)
 8000930:	f001 f898 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_MASK1_A_ADDR;
 8000934:	235a      	movs	r3, #90	; 0x5a
 8000936:	713b      	strb	r3, [r7, #4]
		ads[0]=0xFC;
 8000938:	23fc      	movs	r3, #252	; 0xfc
 800093a:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 800093c:	1d39      	adds	r1, r7, #4
 800093e:	230a      	movs	r3, #10
 8000940:	2201      	movs	r2, #1
 8000942:	4817      	ldr	r0, [pc, #92]	; (80009a0 <initMEMS+0x1e8>)
 8000944:	f001 fdd4 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 8000948:	4639      	mov	r1, r7
 800094a:	230a      	movs	r3, #10
 800094c:	2201      	movs	r2, #1
 800094e:	4814      	ldr	r0, [pc, #80]	; (80009a0 <initMEMS+0x1e8>)
 8000950:	f001 fdce 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2108      	movs	r1, #8
 8000958:	4810      	ldr	r0, [pc, #64]	; (800099c <initMEMS+0x1e4>)
 800095a:	f001 f883 	bl	8001a64 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	2108      	movs	r1, #8
 8000962:	480e      	ldr	r0, [pc, #56]	; (800099c <initMEMS+0x1e4>)
 8000964:	f001 f87e 	bl	8001a64 <HAL_GPIO_WritePin>
		data[0]=LIS3DSH_SETT1_ADDR;
 8000968:	235b      	movs	r3, #91	; 0x5b
 800096a:	713b      	strb	r3, [r7, #4]
		ads[0]=0x01;
 800096c:	2301      	movs	r3, #1
 800096e:	703b      	strb	r3, [r7, #0]
		HAL_SPI_Transmit(&hspi1,data,1,10);
 8000970:	1d39      	adds	r1, r7, #4
 8000972:	230a      	movs	r3, #10
 8000974:	2201      	movs	r2, #1
 8000976:	480a      	ldr	r0, [pc, #40]	; (80009a0 <initMEMS+0x1e8>)
 8000978:	f001 fdba 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1,ads,1,10);
 800097c:	4639      	mov	r1, r7
 800097e:	230a      	movs	r3, #10
 8000980:	2201      	movs	r2, #1
 8000982:	4807      	ldr	r0, [pc, #28]	; (80009a0 <initMEMS+0x1e8>)
 8000984:	f001 fdb4 	bl	80024f0 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 8000988:	2201      	movs	r2, #1
 800098a:	2108      	movs	r1, #8
 800098c:	4803      	ldr	r0, [pc, #12]	; (800099c <initMEMS+0x1e4>)
 800098e:	f001 f869 	bl	8001a64 <HAL_GPIO_WritePin>
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40021000 	.word	0x40021000
 80009a0:	20000254 	.word	0x20000254

080009a4 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	 if(GPIO_Pin == GPIO_PIN_0)
 80009ae:	88fb      	ldrh	r3, [r7, #6]
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d137      	bne.n	8000a24 <HAL_GPIO_EXTI_Callback+0x80>
	 {
		 xHigherPriorityTaskWoken = pdFALSE;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]
		 if(flag==pdTRUE){
 80009b8:	4b1c      	ldr	r3, [pc, #112]	; (8000a2c <HAL_GPIO_EXTI_Callback+0x88>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d107      	bne.n	80009d0 <HAL_GPIO_EXTI_Callback+0x2c>
			 xSemaphoreGiveFromISR( xSemaphore, &xHigherPriorityTaskWoken );
 80009c0:	4b1b      	ldr	r3, [pc, #108]	; (8000a30 <HAL_GPIO_EXTI_Callback+0x8c>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f107 020c 	add.w	r2, r7, #12
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f003 f9b8 	bl	8003d40 <xQueueGiveFromISR>
		 }else{
			 //do nothing
		 }

		 HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);
 80009d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009d4:	4817      	ldr	r0, [pc, #92]	; (8000a34 <HAL_GPIO_EXTI_Callback+0x90>)
 80009d6:	f001 f85e 	bl	8001a96 <HAL_GPIO_TogglePin>
		 uint8_t data_1=0x5f|0x80;
 80009da:	23df      	movs	r3, #223	; 0xdf
 80009dc:	72fb      	strb	r3, [r7, #11]
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	2108      	movs	r1, #8
 80009e2:	4815      	ldr	r0, [pc, #84]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x94>)
 80009e4:	f001 f83e 	bl	8001a64 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1,&data_1,1,10);
 80009e8:	f107 010b 	add.w	r1, r7, #11
 80009ec:	230a      	movs	r3, #10
 80009ee:	2201      	movs	r2, #1
 80009f0:	4812      	ldr	r0, [pc, #72]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x98>)
 80009f2:	f001 fd7d 	bl	80024f0 <HAL_SPI_Transmit>
		  ////	HAL_Delay(10);
		 HAL_SPI_Receive(&hspi1,&data_1,1,10);
 80009f6:	f107 010b 	add.w	r1, r7, #11
 80009fa:	230a      	movs	r3, #10
 80009fc:	2201      	movs	r2, #1
 80009fe:	480f      	ldr	r0, [pc, #60]	; (8000a3c <HAL_GPIO_EXTI_Callback+0x98>)
 8000a00:	f001 feaa 	bl	8002758 <HAL_SPI_Receive>
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 8000a04:	2201      	movs	r2, #1
 8000a06:	2108      	movs	r1, #8
 8000a08:	480b      	ldr	r0, [pc, #44]	; (8000a38 <HAL_GPIO_EXTI_Callback+0x94>)
 8000a0a:	f001 f82b 	bl	8001a64 <HAL_GPIO_WritePin>
		 portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d007      	beq.n	8000a24 <HAL_GPIO_EXTI_Callback+0x80>
 8000a14:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	f3bf 8f4f 	dsb	sy
 8000a20:	f3bf 8f6f 	isb	sy
	 }


}
 8000a24:	bf00      	nop
 8000a26:	3710      	adds	r7, #16
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	20000000 	.word	0x20000000
 8000a30:	20000210 	.word	0x20000210
 8000a34:	40020c00 	.word	0x40020c00
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	20000254 	.word	0x20000254
 8000a40:	e000ed04 	.word	0xe000ed04

08000a44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a04      	ldr	r2, [pc, #16]	; (8000a64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d101      	bne.n	8000a5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a56:	f000 fc4d 	bl	80012f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40001000 	.word	0x40001000

08000a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a6c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <Error_Handler+0x6>

08000a70 <SPI1_Error>:

/////////////////////////////////////////////////////// ֲ޸ //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 8000a74:	4b0b      	ldr	r3, [pc, #44]	; (8000aa4 <SPI1_Error+0x34>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <SPI1_Error+0x34>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000a82:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 8000a84:	4807      	ldr	r0, [pc, #28]	; (8000aa4 <SPI1_Error+0x34>)
 8000a86:	f001 fd0b 	bl	80024a0 <HAL_SPI_DeInit>
    MX_SPI1_Init();
 8000a8a:	f7ff fdb7 	bl	80005fc <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8000a8e:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <SPI1_Error+0x34>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	4b03      	ldr	r3, [pc, #12]	; (8000aa4 <SPI1_Error+0x34>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000a9c:	601a      	str	r2, [r3, #0]
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20000254 	.word	0x20000254

08000aa8 <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af02      	add	r7, sp, #8
 8000aae:	4603      	mov	r3, r0
 8000ab0:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 8000ab6:	f107 020f 	add.w	r2, r7, #15
 8000aba:	1df9      	adds	r1, r7, #7
 8000abc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ac0:	9300      	str	r3, [sp, #0]
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	4806      	ldr	r0, [pc, #24]	; (8000ae0 <SPI1_ReadWriteByte+0x38>)
 8000ac6:	f001 ff50 	bl	800296a <HAL_SPI_TransmitReceive>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8000ad0:	f7ff ffce 	bl	8000a70 <SPI1_Error>
    }
    return RxData;
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000254 	.word	0x20000254

08000ae4 <SD_SPI_ReadWriteByte>:
 * SDSPIӿڶдһֽ
 * @param  TxData дֽ
 * @return        SPIĽ
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ffd9 	bl	8000aa8 <SPI1_ReadWriteByte>
 8000af6:	4603      	mov	r3, r0
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <SD_SPI_Init>:

/// SPIӲʼ
void SD_SPI_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 8000b04:	f7ff fd7a 	bl	80005fc <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8000b08:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <SD_SPI_Init+0x2c>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	4b07      	ldr	r3, [pc, #28]	; (8000b2c <SD_SPI_Init+0x2c>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000b16:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 8000b18:	20ff      	movs	r0, #255	; 0xff
 8000b1a:	f7ff ffe3 	bl	8000ae4 <SD_SPI_ReadWriteByte>
    SD_CS_H();
 8000b1e:	2201      	movs	r2, #1
 8000b20:	2108      	movs	r1, #8
 8000b22:	4803      	ldr	r0, [pc, #12]	; (8000b30 <SD_SPI_Init+0x30>)
 8000b24:	f000 ff9e 	bl	8001a64 <HAL_GPIO_WritePin>
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000254 	.word	0x20000254
 8000b30:	40021000 	.word	0x40021000

08000b34 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI   /////////////////////////////////////////////////////////////

//ȡѡ,ͷSPI
void SD_DisSelect(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
    SD_CS_H();
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2108      	movs	r1, #8
 8000b3c:	4803      	ldr	r0, [pc, #12]	; (8000b4c <SD_DisSelect+0x18>)
 8000b3e:	f000 ff91 	bl	8001a64 <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//ṩ8ʱ
 8000b42:	20ff      	movs	r0, #255	; 0xff
 8000b44:	f7ff ffce 	bl	8000ae4 <SD_SPI_ReadWriteByte>
}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40021000 	.word	0x40021000

08000b50 <SD_Select>:
/**
 * ѡSDȴ׼
 * @return  0ɹ  1ʧ
 */
uint8_t SD_Select(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
    SD_CS_L();
 8000b54:	2200      	movs	r2, #0
 8000b56:	2108      	movs	r1, #8
 8000b58:	4807      	ldr	r0, [pc, #28]	; (8000b78 <SD_Select+0x28>)
 8000b5a:	f000 ff83 	bl	8001a64 <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //ȴɹ
 8000b5e:	f000 f80d 	bl	8000b7c <SD_WaitReady>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d101      	bne.n	8000b6c <SD_Select+0x1c>
 8000b68:	2300      	movs	r3, #0
 8000b6a:	e002      	b.n	8000b72 <SD_Select+0x22>
    SD_DisSelect();
 8000b6c:	f7ff ffe2 	bl	8000b34 <SD_DisSelect>
    return 1;//ȴʧ
 8000b70:	2301      	movs	r3, #1
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40021000 	.word	0x40021000

08000b7c <SD_WaitReady>:
/**
 * ȴSD׼
 * @return  0ɹ  otherʧ
 */
uint8_t SD_WaitReady(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 8000b82:	2300      	movs	r3, #0
 8000b84:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 8000b86:	20ff      	movs	r0, #255	; 0xff
 8000b88:	f7ff ffac 	bl	8000ae4 <SD_SPI_ReadWriteByte>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2bff      	cmp	r3, #255	; 0xff
 8000b90:	d101      	bne.n	8000b96 <SD_WaitReady+0x1a>
 8000b92:	2300      	movs	r3, #0
 8000b94:	e007      	b.n	8000ba6 <SD_WaitReady+0x2a>
        t++;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //ȴ
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a04      	ldr	r2, [pc, #16]	; (8000bb0 <SD_WaitReady+0x34>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d9f0      	bls.n	8000b86 <SD_WaitReady+0xa>
    return 1;
 8000ba4:	2301      	movs	r3, #1
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	00fffffe 	.word	0x00fffffe

08000bb4 <SD_SendCmd>:
 * @param  arg 
 * @param  crc crcУֵ
 * @return     SDصӦֵ
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	4603      	mov	r3, r0
 8000bbc:	6039      	str	r1, [r7, #0]
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//ȡϴƬѡ
 8000bc8:	f7ff ffb4 	bl	8000b34 <SD_DisSelect>
    if (SD_Select())return 0XFF; //ƬѡʧЧ
 8000bcc:	f7ff ffc0 	bl	8000b50 <SD_Select>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <SD_SendCmd+0x26>
 8000bd6:	23ff      	movs	r3, #255	; 0xff
 8000bd8:	e038      	b.n	8000c4c <SD_SendCmd+0x98>
    //
    SD_SPI_ReadWriteByte(cmd | 0x40);//ֱд
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff ff7e 	bl	8000ae4 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	0e1b      	lsrs	r3, r3, #24
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff ff78 	bl	8000ae4 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	0c1b      	lsrs	r3, r3, #16
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff ff72 	bl	8000ae4 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	0a1b      	lsrs	r3, r3, #8
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff ff6c 	bl	8000ae4 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff ff67 	bl	8000ae4 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 8000c16:	79bb      	ldrb	r3, [r7, #6]
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff ff63 	bl	8000ae4 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	2b0c      	cmp	r3, #12
 8000c22:	d102      	bne.n	8000c2a <SD_SendCmd+0x76>
 8000c24:	20ff      	movs	r0, #255	; 0xff
 8000c26:	f7ff ff5d 	bl	8000ae4 <SD_SPI_ReadWriteByte>
    //ȴӦʱ˳
    Retry = 0X1F;
 8000c2a:	231f      	movs	r3, #31
 8000c2c:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 8000c2e:	20ff      	movs	r0, #255	; 0xff
 8000c30:	f7ff ff58 	bl	8000ae4 <SD_SPI_ReadWriteByte>
 8000c34:	4603      	mov	r3, r0
 8000c36:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 8000c38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	da04      	bge.n	8000c4a <SD_SendCmd+0x96>
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
 8000c42:	1e5a      	subs	r2, r3, #1
 8000c44:	73fa      	strb	r2, [r7, #15]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d1f1      	bne.n	8000c2e <SD_SendCmd+0x7a>
    //״ֵ̬
    return r1;
 8000c4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <SD_Initialize>:
    if (retry == 200)return 1; //ʧ
    return 0;//ɹ
}
/// ʼSD
uint8_t SD_Initialize(void)
{
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
    uint8_t r1;      // SDķֵ
    uint16_t retry;  // гʱ
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//ʼIO
 8000c5a:	f7ff ff51 	bl	8000b00 <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//ʱȴSDϵ
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //74
 8000c5e:	2300      	movs	r3, #0
 8000c60:	817b      	strh	r3, [r7, #10]
 8000c62:	e005      	b.n	8000c70 <SD_Initialize+0x1c>
 8000c64:	20ff      	movs	r0, #255	; 0xff
 8000c66:	f7ff ff3d 	bl	8000ae4 <SD_SPI_ReadWriteByte>
 8000c6a:	897b      	ldrh	r3, [r7, #10]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	817b      	strh	r3, [r7, #10]
 8000c70:	897b      	ldrh	r3, [r7, #10]
 8000c72:	2b09      	cmp	r3, #9
 8000c74:	d9f6      	bls.n	8000c64 <SD_Initialize+0x10>
    retry = 20;
 8000c76:	2314      	movs	r3, #20
 8000c78:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //IDLE״̬
 8000c7a:	2295      	movs	r2, #149	; 0x95
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f7ff ff98 	bl	8000bb4 <SD_SendCmd>
 8000c84:	4603      	mov	r3, r0
 8000c86:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 8000c88:	7bfb      	ldrb	r3, [r7, #15]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d004      	beq.n	8000c98 <SD_Initialize+0x44>
 8000c8e:	89bb      	ldrh	r3, [r7, #12]
 8000c90:	1e5a      	subs	r2, r3, #1
 8000c92:	81ba      	strh	r2, [r7, #12]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d1f0      	bne.n	8000c7a <SD_Initialize+0x26>
    SD_Type = 0; //Ĭ޿
 8000c98:	4b67      	ldr	r3, [pc, #412]	; (8000e38 <SD_Initialize+0x1e4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 8000c9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	f040 80b7 	bne.w	8000e14 <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 8000ca6:	2287      	movs	r2, #135	; 0x87
 8000ca8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000cac:	2008      	movs	r0, #8
 8000cae:	f7ff ff81 	bl	8000bb4 <SD_SendCmd>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d15f      	bne.n	8000d78 <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 8000cb8:	2300      	movs	r3, #0
 8000cba:	817b      	strh	r3, [r7, #10]
 8000cbc:	e00d      	b.n	8000cda <SD_Initialize+0x86>
 8000cbe:	897c      	ldrh	r4, [r7, #10]
 8000cc0:	20ff      	movs	r0, #255	; 0xff
 8000cc2:	f7ff ff0f 	bl	8000ae4 <SD_SPI_ReadWriteByte>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	461a      	mov	r2, r3
 8000cca:	f107 0310 	add.w	r3, r7, #16
 8000cce:	4423      	add	r3, r4
 8000cd0:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000cd4:	897b      	ldrh	r3, [r7, #10]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	817b      	strh	r3, [r7, #10]
 8000cda:	897b      	ldrh	r3, [r7, #10]
 8000cdc:	2b03      	cmp	r3, #3
 8000cde:	d9ee      	bls.n	8000cbe <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //Ƿ֧2.7~3.6V
 8000ce0:	79bb      	ldrb	r3, [r7, #6]
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	f040 8096 	bne.w	8000e14 <SD_Initialize+0x1c0>
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	2baa      	cmp	r3, #170	; 0xaa
 8000cec:	f040 8092 	bne.w	8000e14 <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 8000cf0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000cf4:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	2037      	movs	r0, #55	; 0x37
 8000cfc:	f7ff ff5a 	bl	8000bb4 <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //CMD41
 8000d00:	2201      	movs	r2, #1
 8000d02:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000d06:	2029      	movs	r0, #41	; 0x29
 8000d08:	f7ff ff54 	bl	8000bb4 <SD_SendCmd>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8000d10:	7bfb      	ldrb	r3, [r7, #15]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d004      	beq.n	8000d20 <SD_Initialize+0xcc>
 8000d16:	89bb      	ldrh	r3, [r7, #12]
 8000d18:	1e5a      	subs	r2, r3, #1
 8000d1a:	81ba      	strh	r2, [r7, #12]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1ea      	bne.n	8000cf6 <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //SD2.0汾ʼ
 8000d20:	89bb      	ldrh	r3, [r7, #12]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d076      	beq.n	8000e14 <SD_Initialize+0x1c0>
 8000d26:	2201      	movs	r2, #1
 8000d28:	2100      	movs	r1, #0
 8000d2a:	203a      	movs	r0, #58	; 0x3a
 8000d2c:	f7ff ff42 	bl	8000bb4 <SD_SendCmd>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d16e      	bne.n	8000e14 <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //õOCRֵ
 8000d36:	2300      	movs	r3, #0
 8000d38:	817b      	strh	r3, [r7, #10]
 8000d3a:	e00d      	b.n	8000d58 <SD_Initialize+0x104>
 8000d3c:	897c      	ldrh	r4, [r7, #10]
 8000d3e:	20ff      	movs	r0, #255	; 0xff
 8000d40:	f7ff fed0 	bl	8000ae4 <SD_SPI_ReadWriteByte>
 8000d44:	4603      	mov	r3, r0
 8000d46:	461a      	mov	r2, r3
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	4423      	add	r3, r4
 8000d4e:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000d52:	897b      	ldrh	r3, [r7, #10]
 8000d54:	3301      	adds	r3, #1
 8000d56:	817b      	strh	r3, [r7, #10]
 8000d58:	897b      	ldrh	r3, [r7, #10]
 8000d5a:	2b03      	cmp	r3, #3
 8000d5c:	d9ee      	bls.n	8000d3c <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //CCS
 8000d5e:	793b      	ldrb	r3, [r7, #4]
 8000d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d003      	beq.n	8000d70 <SD_Initialize+0x11c>
 8000d68:	4b33      	ldr	r3, [pc, #204]	; (8000e38 <SD_Initialize+0x1e4>)
 8000d6a:	2206      	movs	r2, #6
 8000d6c:	701a      	strb	r2, [r3, #0]
 8000d6e:	e051      	b.n	8000e14 <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 8000d70:	4b31      	ldr	r3, [pc, #196]	; (8000e38 <SD_Initialize+0x1e4>)
 8000d72:	2204      	movs	r2, #4
 8000d74:	701a      	strb	r2, [r3, #0]
 8000d76:	e04d      	b.n	8000e14 <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//CMD55
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	2037      	movs	r0, #55	; 0x37
 8000d7e:	f7ff ff19 	bl	8000bb4 <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//CMD41
 8000d82:	2201      	movs	r2, #1
 8000d84:	2100      	movs	r1, #0
 8000d86:	2029      	movs	r0, #41	; 0x29
 8000d88:	f7ff ff14 	bl	8000bb4 <SD_SendCmd>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d81a      	bhi.n	8000dcc <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 8000d96:	4b28      	ldr	r3, [pc, #160]	; (8000e38 <SD_Initialize+0x1e4>)
 8000d98:	2202      	movs	r2, #2
 8000d9a:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8000d9c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000da0:	81bb      	strh	r3, [r7, #12]
                do //ȴ˳IDLEģʽ
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 8000da2:	2201      	movs	r2, #1
 8000da4:	2100      	movs	r1, #0
 8000da6:	2037      	movs	r0, #55	; 0x37
 8000da8:	f7ff ff04 	bl	8000bb4 <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //CMD41
 8000dac:	2201      	movs	r2, #1
 8000dae:	2100      	movs	r1, #0
 8000db0:	2029      	movs	r0, #41	; 0x29
 8000db2:	f7ff feff 	bl	8000bb4 <SD_SendCmd>
 8000db6:	4603      	mov	r3, r0
 8000db8:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8000dba:	7bfb      	ldrb	r3, [r7, #15]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d01a      	beq.n	8000df6 <SD_Initialize+0x1a2>
 8000dc0:	89bb      	ldrh	r3, [r7, #12]
 8000dc2:	1e5a      	subs	r2, r3, #1
 8000dc4:	81ba      	strh	r2, [r7, #12]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d1eb      	bne.n	8000da2 <SD_Initialize+0x14e>
 8000dca:	e014      	b.n	8000df6 <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 8000dcc:	4b1a      	ldr	r3, [pc, #104]	; (8000e38 <SD_Initialize+0x1e4>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8000dd2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000dd6:	81bb      	strh	r3, [r7, #12]
                do //ȴ˳IDLEģʽ
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //CMD1
 8000dd8:	2201      	movs	r2, #1
 8000dda:	2100      	movs	r1, #0
 8000ddc:	2001      	movs	r0, #1
 8000dde:	f7ff fee9 	bl	8000bb4 <SD_SendCmd>
 8000de2:	4603      	mov	r3, r0
 8000de4:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8000de6:	7bfb      	ldrb	r3, [r7, #15]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d004      	beq.n	8000df6 <SD_Initialize+0x1a2>
 8000dec:	89bb      	ldrh	r3, [r7, #12]
 8000dee:	1e5a      	subs	r2, r3, #1
 8000df0:	81ba      	strh	r2, [r7, #12]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d1f0      	bne.n	8000dd8 <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //Ŀ
 8000df6:	89bb      	ldrh	r3, [r7, #12]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d008      	beq.n	8000e0e <SD_Initialize+0x1ba>
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e02:	2010      	movs	r0, #16
 8000e04:	f7ff fed6 	bl	8000bb4 <SD_SendCmd>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d002      	beq.n	8000e14 <SD_Initialize+0x1c0>
 8000e0e:	4b0a      	ldr	r3, [pc, #40]	; (8000e38 <SD_Initialize+0x1e4>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//ȡƬѡ
 8000e14:	f7ff fe8e 	bl	8000b34 <SD_DisSelect>
    if (SD_Type)return 0;
 8000e18:	4b07      	ldr	r3, [pc, #28]	; (8000e38 <SD_Initialize+0x1e4>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <SD_Initialize+0x1d0>
 8000e20:	2300      	movs	r3, #0
 8000e22:	e005      	b.n	8000e30 <SD_Initialize+0x1dc>
    else if (r1)return r1;
 8000e24:	7bfb      	ldrb	r3, [r7, #15]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <SD_Initialize+0x1da>
 8000e2a:	7bfb      	ldrb	r3, [r7, #15]
 8000e2c:	e000      	b.n	8000e30 <SD_Initialize+0x1dc>
    return 0xaa;//
 8000e2e:	23aa      	movs	r3, #170	; 0xaa
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd90      	pop	{r4, r7, pc}
 8000e38:	20000090 	.word	0x20000090

08000e3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	4b10      	ldr	r3, [pc, #64]	; (8000e88 <HAL_MspInit+0x4c>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4a:	4a0f      	ldr	r2, [pc, #60]	; (8000e88 <HAL_MspInit+0x4c>)
 8000e4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e50:	6453      	str	r3, [r2, #68]	; 0x44
 8000e52:	4b0d      	ldr	r3, [pc, #52]	; (8000e88 <HAL_MspInit+0x4c>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	603b      	str	r3, [r7, #0]
 8000e62:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <HAL_MspInit+0x4c>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e66:	4a08      	ldr	r2, [pc, #32]	; (8000e88 <HAL_MspInit+0x4c>)
 8000e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e6e:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <HAL_MspInit+0x4c>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e76:	603b      	str	r3, [r7, #0]
 8000e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	40023800 	.word	0x40023800

08000e8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	; 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a19      	ldr	r2, [pc, #100]	; (8000f10 <HAL_SPI_MspInit+0x84>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d12b      	bne.n	8000f06 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	4b18      	ldr	r3, [pc, #96]	; (8000f14 <HAL_SPI_MspInit+0x88>)
 8000eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb6:	4a17      	ldr	r2, [pc, #92]	; (8000f14 <HAL_SPI_MspInit+0x88>)
 8000eb8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ebe:	4b15      	ldr	r3, [pc, #84]	; (8000f14 <HAL_SPI_MspInit+0x88>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	4b11      	ldr	r3, [pc, #68]	; (8000f14 <HAL_SPI_MspInit+0x88>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	4a10      	ldr	r2, [pc, #64]	; (8000f14 <HAL_SPI_MspInit+0x88>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eda:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <HAL_SPI_MspInit+0x88>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000ee6:	23e0      	movs	r3, #224	; 0xe0
 8000ee8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eea:	2302      	movs	r3, #2
 8000eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ef6:	2305      	movs	r3, #5
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	4805      	ldr	r0, [pc, #20]	; (8000f18 <HAL_SPI_MspInit+0x8c>)
 8000f02:	f000 fb1b 	bl	800153c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f06:	bf00      	nop
 8000f08:	3728      	adds	r7, #40	; 0x28
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40013000 	.word	0x40013000
 8000f14:	40023800 	.word	0x40023800
 8000f18:	40020000 	.word	0x40020000

08000f1c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a08      	ldr	r2, [pc, #32]	; (8000f4c <HAL_SPI_MspDeInit+0x30>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d109      	bne.n	8000f42 <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8000f2e:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <HAL_SPI_MspDeInit+0x34>)
 8000f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f32:	4a07      	ldr	r2, [pc, #28]	; (8000f50 <HAL_SPI_MspDeInit+0x34>)
 8000f34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000f38:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8000f3a:	21e0      	movs	r1, #224	; 0xe0
 8000f3c:	4805      	ldr	r0, [pc, #20]	; (8000f54 <HAL_SPI_MspDeInit+0x38>)
 8000f3e:	f000 fc97 	bl	8001870 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40013000 	.word	0x40013000
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40020000 	.word	0x40020000

08000f58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08a      	sub	sp, #40	; 0x28
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a19      	ldr	r2, [pc, #100]	; (8000fdc <HAL_UART_MspInit+0x84>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d12b      	bne.n	8000fd2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	4b18      	ldr	r3, [pc, #96]	; (8000fe0 <HAL_UART_MspInit+0x88>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f82:	4a17      	ldr	r2, [pc, #92]	; (8000fe0 <HAL_UART_MspInit+0x88>)
 8000f84:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f88:	6413      	str	r3, [r2, #64]	; 0x40
 8000f8a:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <HAL_UART_MspInit+0x88>)
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <HAL_UART_MspInit+0x88>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	4a10      	ldr	r2, [pc, #64]	; (8000fe0 <HAL_UART_MspInit+0x88>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <HAL_UART_MspInit+0x88>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000fc2:	2308      	movs	r3, #8
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <HAL_UART_MspInit+0x8c>)
 8000fce:	f000 fab5 	bl	800153c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000fd2:	bf00      	nop
 8000fd4:	3728      	adds	r7, #40	; 0x28
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40004c00 	.word	0x40004c00
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40020000 	.word	0x40020000

08000fe8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08c      	sub	sp, #48	; 0x30
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	6879      	ldr	r1, [r7, #4]
 8000ffc:	2036      	movs	r0, #54	; 0x36
 8000ffe:	f000 fa73 	bl	80014e8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001002:	2036      	movs	r0, #54	; 0x36
 8001004:	f000 fa8c 	bl	8001520 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001008:	2300      	movs	r3, #0
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	4b1e      	ldr	r3, [pc, #120]	; (8001088 <HAL_InitTick+0xa0>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	4a1d      	ldr	r2, [pc, #116]	; (8001088 <HAL_InitTick+0xa0>)
 8001012:	f043 0310 	orr.w	r3, r3, #16
 8001016:	6413      	str	r3, [r2, #64]	; 0x40
 8001018:	4b1b      	ldr	r3, [pc, #108]	; (8001088 <HAL_InitTick+0xa0>)
 800101a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101c:	f003 0310 	and.w	r3, r3, #16
 8001020:	60fb      	str	r3, [r7, #12]
 8001022:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001024:	f107 0210 	add.w	r2, r7, #16
 8001028:	f107 0314 	add.w	r3, r7, #20
 800102c:	4611      	mov	r1, r2
 800102e:	4618      	mov	r0, r3
 8001030:	f001 f9a0 	bl	8002374 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001034:	f001 f976 	bl	8002324 <HAL_RCC_GetPCLK1Freq>
 8001038:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800103a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800103c:	4a13      	ldr	r2, [pc, #76]	; (800108c <HAL_InitTick+0xa4>)
 800103e:	fba2 2303 	umull	r2, r3, r2, r3
 8001042:	0c9b      	lsrs	r3, r3, #18
 8001044:	3b01      	subs	r3, #1
 8001046:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001048:	4b11      	ldr	r3, [pc, #68]	; (8001090 <HAL_InitTick+0xa8>)
 800104a:	4a12      	ldr	r2, [pc, #72]	; (8001094 <HAL_InitTick+0xac>)
 800104c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800104e:	4b10      	ldr	r3, [pc, #64]	; (8001090 <HAL_InitTick+0xa8>)
 8001050:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001054:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001056:	4a0e      	ldr	r2, [pc, #56]	; (8001090 <HAL_InitTick+0xa8>)
 8001058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800105a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <HAL_InitTick+0xa8>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001062:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <HAL_InitTick+0xa8>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001068:	4809      	ldr	r0, [pc, #36]	; (8001090 <HAL_InitTick+0xa8>)
 800106a:	f001 ff31 	bl	8002ed0 <HAL_TIM_Base_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d104      	bne.n	800107e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001074:	4806      	ldr	r0, [pc, #24]	; (8001090 <HAL_InitTick+0xa8>)
 8001076:	f001 ff60 	bl	8002f3a <HAL_TIM_Base_Start_IT>
 800107a:	4603      	mov	r3, r0
 800107c:	e000      	b.n	8001080 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
}
 8001080:	4618      	mov	r0, r3
 8001082:	3730      	adds	r7, #48	; 0x30
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40023800 	.word	0x40023800
 800108c:	431bde83 	.word	0x431bde83
 8001090:	200002ac 	.word	0x200002ac
 8001094:	40001000 	.word	0x40001000

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800109c:	e7fe      	b.n	800109c <NMI_Handler+0x4>

0800109e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a2:	e7fe      	b.n	80010a2 <HardFault_Handler+0x4>

080010a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010a8:	e7fe      	b.n	80010a8 <MemManage_Handler+0x4>

080010aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010aa:	b480      	push	{r7}
 80010ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ae:	e7fe      	b.n	80010ae <BusFault_Handler+0x4>

080010b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010b4:	e7fe      	b.n	80010b4 <UsageFault_Handler+0x4>

080010b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010b6:	b480      	push	{r7}
 80010b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80010c8:	2001      	movs	r0, #1
 80010ca:	f000 fcff 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
	...

080010d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80010d8:	4802      	ldr	r0, [pc, #8]	; (80010e4 <TIM6_DAC_IRQHandler+0x10>)
 80010da:	f001 ff52 	bl	8002f82 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200002ac 	.word	0x200002ac

080010e8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	e00a      	b.n	8001110 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010fa:	f3af 8000 	nop.w
 80010fe:	4601      	mov	r1, r0
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	1c5a      	adds	r2, r3, #1
 8001104:	60ba      	str	r2, [r7, #8]
 8001106:	b2ca      	uxtb	r2, r1
 8001108:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	3301      	adds	r3, #1
 800110e:	617b      	str	r3, [r7, #20]
 8001110:	697a      	ldr	r2, [r7, #20]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	429a      	cmp	r2, r3
 8001116:	dbf0      	blt.n	80010fa <_read+0x12>
	}

return len;
 8001118:	687b      	ldr	r3, [r7, #4]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3718      	adds	r7, #24
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b086      	sub	sp, #24
 8001126:	af00      	add	r7, sp, #0
 8001128:	60f8      	str	r0, [r7, #12]
 800112a:	60b9      	str	r1, [r7, #8]
 800112c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
 8001132:	e009      	b.n	8001148 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	1c5a      	adds	r2, r3, #1
 8001138:	60ba      	str	r2, [r7, #8]
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff f9c7 	bl	80004d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	3301      	adds	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	697a      	ldr	r2, [r7, #20]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	429a      	cmp	r2, r3
 800114e:	dbf1      	blt.n	8001134 <_write+0x12>
	}
	return len;
 8001150:	687b      	ldr	r3, [r7, #4]
}
 8001152:	4618      	mov	r0, r3
 8001154:	3718      	adds	r7, #24
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <_close>:

int _close(int file)
{
 800115a:	b480      	push	{r7}
 800115c:	b083      	sub	sp, #12
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
	return -1;
 8001162:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001166:	4618      	mov	r0, r3
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001172:	b480      	push	{r7}
 8001174:	b083      	sub	sp, #12
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001182:	605a      	str	r2, [r3, #4]
	return 0;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <_isatty>:

int _isatty(int file)
{
 8001192:	b480      	push	{r7}
 8001194:	b083      	sub	sp, #12
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	return 1;
 800119a:	2301      	movs	r3, #1
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
	return 0;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3714      	adds	r7, #20
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
	...

080011c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011cc:	4a14      	ldr	r2, [pc, #80]	; (8001220 <_sbrk+0x5c>)
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <_sbrk+0x60>)
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011d8:	4b13      	ldr	r3, [pc, #76]	; (8001228 <_sbrk+0x64>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d102      	bne.n	80011e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <_sbrk+0x64>)
 80011e2:	4a12      	ldr	r2, [pc, #72]	; (800122c <_sbrk+0x68>)
 80011e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011e6:	4b10      	ldr	r3, [pc, #64]	; (8001228 <_sbrk+0x64>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4413      	add	r3, r2
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d207      	bcs.n	8001204 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011f4:	f003 f87e 	bl	80042f4 <__errno>
 80011f8:	4602      	mov	r2, r0
 80011fa:	230c      	movs	r3, #12
 80011fc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001202:	e009      	b.n	8001218 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <_sbrk+0x64>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800120a:	4b07      	ldr	r3, [pc, #28]	; (8001228 <_sbrk+0x64>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	4a05      	ldr	r2, [pc, #20]	; (8001228 <_sbrk+0x64>)
 8001214:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001216:	68fb      	ldr	r3, [r7, #12]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20020000 	.word	0x20020000
 8001224:	00000400 	.word	0x00000400
 8001228:	20000094 	.word	0x20000094
 800122c:	200002f8 	.word	0x200002f8

08001230 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001234:	4b08      	ldr	r3, [pc, #32]	; (8001258 <SystemInit+0x28>)
 8001236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800123a:	4a07      	ldr	r2, [pc, #28]	; (8001258 <SystemInit+0x28>)
 800123c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001240:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001244:	4b04      	ldr	r3, [pc, #16]	; (8001258 <SystemInit+0x28>)
 8001246:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800124a:	609a      	str	r2, [r3, #8]
#endif
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800125c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001294 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001260:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001262:	e003      	b.n	800126c <LoopCopyDataInit>

08001264 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001266:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001268:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800126a:	3104      	adds	r1, #4

0800126c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800126c:	480b      	ldr	r0, [pc, #44]	; (800129c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800126e:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001270:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001272:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001274:	d3f6      	bcc.n	8001264 <CopyDataInit>
  ldr  r2, =_sbss
 8001276:	4a0b      	ldr	r2, [pc, #44]	; (80012a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001278:	e002      	b.n	8001280 <LoopFillZerobss>

0800127a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800127a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800127c:	f842 3b04 	str.w	r3, [r2], #4

08001280 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001282:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001284:	d3f9      	bcc.n	800127a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001286:	f7ff ffd3 	bl	8001230 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800128a:	f003 f839 	bl	8004300 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800128e:	f7ff f931 	bl	80004f4 <main>
  bx  lr    
 8001292:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001294:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001298:	08004cf0 	.word	0x08004cf0
  ldr  r0, =_sdata
 800129c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80012a0:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 80012a4:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 80012a8:	200002f4 	.word	0x200002f4

080012ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012ac:	e7fe      	b.n	80012ac <ADC_IRQHandler>
	...

080012b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <HAL_Init+0x40>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a0d      	ldr	r2, [pc, #52]	; (80012f0 <HAL_Init+0x40>)
 80012ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <HAL_Init+0x40>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0a      	ldr	r2, [pc, #40]	; (80012f0 <HAL_Init+0x40>)
 80012c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012cc:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <HAL_Init+0x40>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a07      	ldr	r2, [pc, #28]	; (80012f0 <HAL_Init+0x40>)
 80012d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012d8:	2003      	movs	r0, #3
 80012da:	f000 f8fa 	bl	80014d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012de:	2000      	movs	r0, #0
 80012e0:	f7ff fe82 	bl	8000fe8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012e4:	f7ff fdaa 	bl	8000e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40023c00 	.word	0x40023c00

080012f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <HAL_IncTick+0x20>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	461a      	mov	r2, r3
 80012fe:	4b06      	ldr	r3, [pc, #24]	; (8001318 <HAL_IncTick+0x24>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4413      	add	r3, r2
 8001304:	4a04      	ldr	r2, [pc, #16]	; (8001318 <HAL_IncTick+0x24>)
 8001306:	6013      	str	r3, [r2, #0]
}
 8001308:	bf00      	nop
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	2000000c 	.word	0x2000000c
 8001318:	200002ec 	.word	0x200002ec

0800131c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  return uwTick;
 8001320:	4b03      	ldr	r3, [pc, #12]	; (8001330 <HAL_GetTick+0x14>)
 8001322:	681b      	ldr	r3, [r3, #0]
}
 8001324:	4618      	mov	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	200002ec 	.word	0x200002ec

08001334 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800133c:	f7ff ffee 	bl	800131c <HAL_GetTick>
 8001340:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800134c:	d005      	beq.n	800135a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <HAL_Delay+0x40>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	461a      	mov	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	4413      	add	r3, r2
 8001358:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800135a:	bf00      	nop
 800135c:	f7ff ffde 	bl	800131c <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	429a      	cmp	r2, r3
 800136a:	d8f7      	bhi.n	800135c <HAL_Delay+0x28>
  {
  }
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	2000000c 	.word	0x2000000c

08001378 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001388:	4b0c      	ldr	r3, [pc, #48]	; (80013bc <__NVIC_SetPriorityGrouping+0x44>)
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800138e:	68ba      	ldr	r2, [r7, #8]
 8001390:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001394:	4013      	ands	r3, r2
 8001396:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013aa:	4a04      	ldr	r2, [pc, #16]	; (80013bc <__NVIC_SetPriorityGrouping+0x44>)
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	60d3      	str	r3, [r2, #12]
}
 80013b0:	bf00      	nop
 80013b2:	3714      	adds	r7, #20
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013c4:	4b04      	ldr	r3, [pc, #16]	; (80013d8 <__NVIC_GetPriorityGrouping+0x18>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	0a1b      	lsrs	r3, r3, #8
 80013ca:	f003 0307 	and.w	r3, r3, #7
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	e000ed00 	.word	0xe000ed00

080013dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	db0b      	blt.n	8001406 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	f003 021f 	and.w	r2, r3, #31
 80013f4:	4907      	ldr	r1, [pc, #28]	; (8001414 <__NVIC_EnableIRQ+0x38>)
 80013f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fa:	095b      	lsrs	r3, r3, #5
 80013fc:	2001      	movs	r0, #1
 80013fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	e000e100 	.word	0xe000e100

08001418 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	6039      	str	r1, [r7, #0]
 8001422:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001428:	2b00      	cmp	r3, #0
 800142a:	db0a      	blt.n	8001442 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	b2da      	uxtb	r2, r3
 8001430:	490c      	ldr	r1, [pc, #48]	; (8001464 <__NVIC_SetPriority+0x4c>)
 8001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001436:	0112      	lsls	r2, r2, #4
 8001438:	b2d2      	uxtb	r2, r2
 800143a:	440b      	add	r3, r1
 800143c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001440:	e00a      	b.n	8001458 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	b2da      	uxtb	r2, r3
 8001446:	4908      	ldr	r1, [pc, #32]	; (8001468 <__NVIC_SetPriority+0x50>)
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	f003 030f 	and.w	r3, r3, #15
 800144e:	3b04      	subs	r3, #4
 8001450:	0112      	lsls	r2, r2, #4
 8001452:	b2d2      	uxtb	r2, r2
 8001454:	440b      	add	r3, r1
 8001456:	761a      	strb	r2, [r3, #24]
}
 8001458:	bf00      	nop
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	e000e100 	.word	0xe000e100
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800146c:	b480      	push	{r7}
 800146e:	b089      	sub	sp, #36	; 0x24
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	f1c3 0307 	rsb	r3, r3, #7
 8001486:	2b04      	cmp	r3, #4
 8001488:	bf28      	it	cs
 800148a:	2304      	movcs	r3, #4
 800148c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	3304      	adds	r3, #4
 8001492:	2b06      	cmp	r3, #6
 8001494:	d902      	bls.n	800149c <NVIC_EncodePriority+0x30>
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	3b03      	subs	r3, #3
 800149a:	e000      	b.n	800149e <NVIC_EncodePriority+0x32>
 800149c:	2300      	movs	r3, #0
 800149e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	43da      	mvns	r2, r3
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	401a      	ands	r2, r3
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	fa01 f303 	lsl.w	r3, r1, r3
 80014be:	43d9      	mvns	r1, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c4:	4313      	orrs	r3, r2
         );
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3724      	adds	r7, #36	; 0x24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff ff4c 	bl	8001378 <__NVIC_SetPriorityGrouping>
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
 80014f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014fa:	f7ff ff61 	bl	80013c0 <__NVIC_GetPriorityGrouping>
 80014fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	68b9      	ldr	r1, [r7, #8]
 8001504:	6978      	ldr	r0, [r7, #20]
 8001506:	f7ff ffb1 	bl	800146c <NVIC_EncodePriority>
 800150a:	4602      	mov	r2, r0
 800150c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001510:	4611      	mov	r1, r2
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff ff80 	bl	8001418 <__NVIC_SetPriority>
}
 8001518:	bf00      	nop
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff54 	bl	80013dc <__NVIC_EnableIRQ>
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800153c:	b480      	push	{r7}
 800153e:	b089      	sub	sp, #36	; 0x24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800154e:	2300      	movs	r3, #0
 8001550:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
 8001556:	e16b      	b.n	8001830 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001558:	2201      	movs	r2, #1
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	4013      	ands	r3, r2
 800156a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	429a      	cmp	r2, r3
 8001572:	f040 815a 	bne.w	800182a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d00b      	beq.n	8001596 <HAL_GPIO_Init+0x5a>
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b02      	cmp	r3, #2
 8001584:	d007      	beq.n	8001596 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800158a:	2b11      	cmp	r3, #17
 800158c:	d003      	beq.n	8001596 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	2b12      	cmp	r3, #18
 8001594:	d130      	bne.n	80015f8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	2203      	movs	r2, #3
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4313      	orrs	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015cc:	2201      	movs	r2, #1
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	43db      	mvns	r3, r3
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	4013      	ands	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	091b      	lsrs	r3, r3, #4
 80015e2:	f003 0201 	and.w	r2, r3, #1
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	2203      	movs	r2, #3
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	43db      	mvns	r3, r3
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4013      	ands	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	689a      	ldr	r2, [r3, #8]
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	4313      	orrs	r3, r2
 8001620:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	2b02      	cmp	r3, #2
 800162e:	d003      	beq.n	8001638 <HAL_GPIO_Init+0xfc>
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b12      	cmp	r3, #18
 8001636:	d123      	bne.n	8001680 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	08da      	lsrs	r2, r3, #3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3208      	adds	r2, #8
 8001640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001644:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	f003 0307 	and.w	r3, r3, #7
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	220f      	movs	r2, #15
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	4013      	ands	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	691a      	ldr	r2, [r3, #16]
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	4313      	orrs	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	08da      	lsrs	r2, r3, #3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	3208      	adds	r2, #8
 800167a:	69b9      	ldr	r1, [r7, #24]
 800167c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	2203      	movs	r2, #3
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	4013      	ands	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f003 0203 	and.w	r2, r3, #3
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	f000 80b4 	beq.w	800182a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	4b5f      	ldr	r3, [pc, #380]	; (8001844 <HAL_GPIO_Init+0x308>)
 80016c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ca:	4a5e      	ldr	r2, [pc, #376]	; (8001844 <HAL_GPIO_Init+0x308>)
 80016cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016d0:	6453      	str	r3, [r2, #68]	; 0x44
 80016d2:	4b5c      	ldr	r3, [pc, #368]	; (8001844 <HAL_GPIO_Init+0x308>)
 80016d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016de:	4a5a      	ldr	r2, [pc, #360]	; (8001848 <HAL_GPIO_Init+0x30c>)
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	089b      	lsrs	r3, r3, #2
 80016e4:	3302      	adds	r3, #2
 80016e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f003 0303 	and.w	r3, r3, #3
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	220f      	movs	r2, #15
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43db      	mvns	r3, r3
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	4013      	ands	r3, r2
 8001700:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a51      	ldr	r2, [pc, #324]	; (800184c <HAL_GPIO_Init+0x310>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d02b      	beq.n	8001762 <HAL_GPIO_Init+0x226>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a50      	ldr	r2, [pc, #320]	; (8001850 <HAL_GPIO_Init+0x314>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d025      	beq.n	800175e <HAL_GPIO_Init+0x222>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a4f      	ldr	r2, [pc, #316]	; (8001854 <HAL_GPIO_Init+0x318>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d01f      	beq.n	800175a <HAL_GPIO_Init+0x21e>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a4e      	ldr	r2, [pc, #312]	; (8001858 <HAL_GPIO_Init+0x31c>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d019      	beq.n	8001756 <HAL_GPIO_Init+0x21a>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a4d      	ldr	r2, [pc, #308]	; (800185c <HAL_GPIO_Init+0x320>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d013      	beq.n	8001752 <HAL_GPIO_Init+0x216>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a4c      	ldr	r2, [pc, #304]	; (8001860 <HAL_GPIO_Init+0x324>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d00d      	beq.n	800174e <HAL_GPIO_Init+0x212>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a4b      	ldr	r2, [pc, #300]	; (8001864 <HAL_GPIO_Init+0x328>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d007      	beq.n	800174a <HAL_GPIO_Init+0x20e>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a4a      	ldr	r2, [pc, #296]	; (8001868 <HAL_GPIO_Init+0x32c>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d101      	bne.n	8001746 <HAL_GPIO_Init+0x20a>
 8001742:	2307      	movs	r3, #7
 8001744:	e00e      	b.n	8001764 <HAL_GPIO_Init+0x228>
 8001746:	2308      	movs	r3, #8
 8001748:	e00c      	b.n	8001764 <HAL_GPIO_Init+0x228>
 800174a:	2306      	movs	r3, #6
 800174c:	e00a      	b.n	8001764 <HAL_GPIO_Init+0x228>
 800174e:	2305      	movs	r3, #5
 8001750:	e008      	b.n	8001764 <HAL_GPIO_Init+0x228>
 8001752:	2304      	movs	r3, #4
 8001754:	e006      	b.n	8001764 <HAL_GPIO_Init+0x228>
 8001756:	2303      	movs	r3, #3
 8001758:	e004      	b.n	8001764 <HAL_GPIO_Init+0x228>
 800175a:	2302      	movs	r3, #2
 800175c:	e002      	b.n	8001764 <HAL_GPIO_Init+0x228>
 800175e:	2301      	movs	r3, #1
 8001760:	e000      	b.n	8001764 <HAL_GPIO_Init+0x228>
 8001762:	2300      	movs	r3, #0
 8001764:	69fa      	ldr	r2, [r7, #28]
 8001766:	f002 0203 	and.w	r2, r2, #3
 800176a:	0092      	lsls	r2, r2, #2
 800176c:	4093      	lsls	r3, r2
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001774:	4934      	ldr	r1, [pc, #208]	; (8001848 <HAL_GPIO_Init+0x30c>)
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	089b      	lsrs	r3, r3, #2
 800177a:	3302      	adds	r3, #2
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001782:	4b3a      	ldr	r3, [pc, #232]	; (800186c <HAL_GPIO_Init+0x330>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	43db      	mvns	r3, r3
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	4013      	ands	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017a6:	4a31      	ldr	r2, [pc, #196]	; (800186c <HAL_GPIO_Init+0x330>)
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80017ac:	4b2f      	ldr	r3, [pc, #188]	; (800186c <HAL_GPIO_Init+0x330>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	43db      	mvns	r3, r3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d003      	beq.n	80017d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017d0:	4a26      	ldr	r2, [pc, #152]	; (800186c <HAL_GPIO_Init+0x330>)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017d6:	4b25      	ldr	r3, [pc, #148]	; (800186c <HAL_GPIO_Init+0x330>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	43db      	mvns	r3, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017fa:	4a1c      	ldr	r2, [pc, #112]	; (800186c <HAL_GPIO_Init+0x330>)
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <HAL_GPIO_Init+0x330>)
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	43db      	mvns	r3, r3
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	4013      	ands	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d003      	beq.n	8001824 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001824:	4a11      	ldr	r2, [pc, #68]	; (800186c <HAL_GPIO_Init+0x330>)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3301      	adds	r3, #1
 800182e:	61fb      	str	r3, [r7, #28]
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	2b0f      	cmp	r3, #15
 8001834:	f67f ae90 	bls.w	8001558 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001838:	bf00      	nop
 800183a:	3724      	adds	r7, #36	; 0x24
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	40023800 	.word	0x40023800
 8001848:	40013800 	.word	0x40013800
 800184c:	40020000 	.word	0x40020000
 8001850:	40020400 	.word	0x40020400
 8001854:	40020800 	.word	0x40020800
 8001858:	40020c00 	.word	0x40020c00
 800185c:	40021000 	.word	0x40021000
 8001860:	40021400 	.word	0x40021400
 8001864:	40021800 	.word	0x40021800
 8001868:	40021c00 	.word	0x40021c00
 800186c:	40013c00 	.word	0x40013c00

08001870 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001870:	b480      	push	{r7}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800187e:	2300      	movs	r3, #0
 8001880:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	e0cd      	b.n	8001a28 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800188c:	2201      	movs	r2, #1
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4013      	ands	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	f040 80bd 	bne.w	8001a22 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80018a8:	4a64      	ldr	r2, [pc, #400]	; (8001a3c <HAL_GPIO_DeInit+0x1cc>)
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	3302      	adds	r3, #2
 80018b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f003 0303 	and.w	r3, r3, #3
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	220f      	movs	r2, #15
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	68ba      	ldr	r2, [r7, #8]
 80018c6:	4013      	ands	r3, r2
 80018c8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a5c      	ldr	r2, [pc, #368]	; (8001a40 <HAL_GPIO_DeInit+0x1d0>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d02b      	beq.n	800192a <HAL_GPIO_DeInit+0xba>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a5b      	ldr	r2, [pc, #364]	; (8001a44 <HAL_GPIO_DeInit+0x1d4>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d025      	beq.n	8001926 <HAL_GPIO_DeInit+0xb6>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a5a      	ldr	r2, [pc, #360]	; (8001a48 <HAL_GPIO_DeInit+0x1d8>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d01f      	beq.n	8001922 <HAL_GPIO_DeInit+0xb2>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a59      	ldr	r2, [pc, #356]	; (8001a4c <HAL_GPIO_DeInit+0x1dc>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d019      	beq.n	800191e <HAL_GPIO_DeInit+0xae>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a58      	ldr	r2, [pc, #352]	; (8001a50 <HAL_GPIO_DeInit+0x1e0>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d013      	beq.n	800191a <HAL_GPIO_DeInit+0xaa>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a57      	ldr	r2, [pc, #348]	; (8001a54 <HAL_GPIO_DeInit+0x1e4>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d00d      	beq.n	8001916 <HAL_GPIO_DeInit+0xa6>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a56      	ldr	r2, [pc, #344]	; (8001a58 <HAL_GPIO_DeInit+0x1e8>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d007      	beq.n	8001912 <HAL_GPIO_DeInit+0xa2>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a55      	ldr	r2, [pc, #340]	; (8001a5c <HAL_GPIO_DeInit+0x1ec>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d101      	bne.n	800190e <HAL_GPIO_DeInit+0x9e>
 800190a:	2307      	movs	r3, #7
 800190c:	e00e      	b.n	800192c <HAL_GPIO_DeInit+0xbc>
 800190e:	2308      	movs	r3, #8
 8001910:	e00c      	b.n	800192c <HAL_GPIO_DeInit+0xbc>
 8001912:	2306      	movs	r3, #6
 8001914:	e00a      	b.n	800192c <HAL_GPIO_DeInit+0xbc>
 8001916:	2305      	movs	r3, #5
 8001918:	e008      	b.n	800192c <HAL_GPIO_DeInit+0xbc>
 800191a:	2304      	movs	r3, #4
 800191c:	e006      	b.n	800192c <HAL_GPIO_DeInit+0xbc>
 800191e:	2303      	movs	r3, #3
 8001920:	e004      	b.n	800192c <HAL_GPIO_DeInit+0xbc>
 8001922:	2302      	movs	r3, #2
 8001924:	e002      	b.n	800192c <HAL_GPIO_DeInit+0xbc>
 8001926:	2301      	movs	r3, #1
 8001928:	e000      	b.n	800192c <HAL_GPIO_DeInit+0xbc>
 800192a:	2300      	movs	r3, #0
 800192c:	697a      	ldr	r2, [r7, #20]
 800192e:	f002 0203 	and.w	r2, r2, #3
 8001932:	0092      	lsls	r2, r2, #2
 8001934:	4093      	lsls	r3, r2
 8001936:	68ba      	ldr	r2, [r7, #8]
 8001938:	429a      	cmp	r2, r3
 800193a:	d132      	bne.n	80019a2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800193c:	4b48      	ldr	r3, [pc, #288]	; (8001a60 <HAL_GPIO_DeInit+0x1f0>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	43db      	mvns	r3, r3
 8001944:	4946      	ldr	r1, [pc, #280]	; (8001a60 <HAL_GPIO_DeInit+0x1f0>)
 8001946:	4013      	ands	r3, r2
 8001948:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800194a:	4b45      	ldr	r3, [pc, #276]	; (8001a60 <HAL_GPIO_DeInit+0x1f0>)
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	43db      	mvns	r3, r3
 8001952:	4943      	ldr	r1, [pc, #268]	; (8001a60 <HAL_GPIO_DeInit+0x1f0>)
 8001954:	4013      	ands	r3, r2
 8001956:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001958:	4b41      	ldr	r3, [pc, #260]	; (8001a60 <HAL_GPIO_DeInit+0x1f0>)
 800195a:	689a      	ldr	r2, [r3, #8]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	43db      	mvns	r3, r3
 8001960:	493f      	ldr	r1, [pc, #252]	; (8001a60 <HAL_GPIO_DeInit+0x1f0>)
 8001962:	4013      	ands	r3, r2
 8001964:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001966:	4b3e      	ldr	r3, [pc, #248]	; (8001a60 <HAL_GPIO_DeInit+0x1f0>)
 8001968:	68da      	ldr	r2, [r3, #12]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	43db      	mvns	r3, r3
 800196e:	493c      	ldr	r1, [pc, #240]	; (8001a60 <HAL_GPIO_DeInit+0x1f0>)
 8001970:	4013      	ands	r3, r2
 8001972:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	f003 0303 	and.w	r3, r3, #3
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	220f      	movs	r2, #15
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001984:	4a2d      	ldr	r2, [pc, #180]	; (8001a3c <HAL_GPIO_DeInit+0x1cc>)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	089b      	lsrs	r3, r3, #2
 800198a:	3302      	adds	r3, #2
 800198c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	43da      	mvns	r2, r3
 8001994:	4829      	ldr	r0, [pc, #164]	; (8001a3c <HAL_GPIO_DeInit+0x1cc>)
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	089b      	lsrs	r3, r3, #2
 800199a:	400a      	ands	r2, r1
 800199c:	3302      	adds	r3, #2
 800199e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	2103      	movs	r1, #3
 80019ac:	fa01 f303 	lsl.w	r3, r1, r3
 80019b0:	43db      	mvns	r3, r3
 80019b2:	401a      	ands	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	08da      	lsrs	r2, r3, #3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	3208      	adds	r2, #8
 80019c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	220f      	movs	r2, #15
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43db      	mvns	r3, r3
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	08d2      	lsrs	r2, r2, #3
 80019d8:	4019      	ands	r1, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3208      	adds	r2, #8
 80019de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68da      	ldr	r2, [r3, #12]
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2103      	movs	r1, #3
 80019ec:	fa01 f303 	lsl.w	r3, r1, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	401a      	ands	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	2101      	movs	r1, #1
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	fa01 f303 	lsl.w	r3, r1, r3
 8001a04:	43db      	mvns	r3, r3
 8001a06:	401a      	ands	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	2103      	movs	r1, #3
 8001a16:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	401a      	ands	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	3301      	adds	r3, #1
 8001a26:	617b      	str	r3, [r7, #20]
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	2b0f      	cmp	r3, #15
 8001a2c:	f67f af2e 	bls.w	800188c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001a30:	bf00      	nop
 8001a32:	371c      	adds	r7, #28
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	40013800 	.word	0x40013800
 8001a40:	40020000 	.word	0x40020000
 8001a44:	40020400 	.word	0x40020400
 8001a48:	40020800 	.word	0x40020800
 8001a4c:	40020c00 	.word	0x40020c00
 8001a50:	40021000 	.word	0x40021000
 8001a54:	40021400 	.word	0x40021400
 8001a58:	40021800 	.word	0x40021800
 8001a5c:	40021c00 	.word	0x40021c00
 8001a60:	40013c00 	.word	0x40013c00

08001a64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	807b      	strh	r3, [r7, #2]
 8001a70:	4613      	mov	r3, r2
 8001a72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a74:	787b      	ldrb	r3, [r7, #1]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a7a:	887a      	ldrh	r2, [r7, #2]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a80:	e003      	b.n	8001a8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a82:	887b      	ldrh	r3, [r7, #2]
 8001a84:	041a      	lsls	r2, r3, #16
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	619a      	str	r2, [r3, #24]
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695a      	ldr	r2, [r3, #20]
 8001aa6:	887b      	ldrh	r3, [r7, #2]
 8001aa8:	401a      	ands	r2, r3
 8001aaa:	887b      	ldrh	r3, [r7, #2]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d104      	bne.n	8001aba <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001ab0:	887b      	ldrh	r3, [r7, #2]
 8001ab2:	041a      	lsls	r2, r3, #16
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001ab8:	e002      	b.n	8001ac0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001aba:	887a      	ldrh	r2, [r7, #2]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	619a      	str	r2, [r3, #24]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001ad6:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ad8:	695a      	ldr	r2, [r3, #20]
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	4013      	ands	r3, r2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d006      	beq.n	8001af0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ae2:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ae4:	88fb      	ldrh	r3, [r7, #6]
 8001ae6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe ff5a 	bl	80009a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40013c00 	.word	0x40013c00

08001afc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e25b      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d075      	beq.n	8001c06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b1a:	4ba3      	ldr	r3, [pc, #652]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 030c 	and.w	r3, r3, #12
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d00c      	beq.n	8001b40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b26:	4ba0      	ldr	r3, [pc, #640]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d112      	bne.n	8001b58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b32:	4b9d      	ldr	r3, [pc, #628]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b3e:	d10b      	bne.n	8001b58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b40:	4b99      	ldr	r3, [pc, #612]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d05b      	beq.n	8001c04 <HAL_RCC_OscConfig+0x108>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d157      	bne.n	8001c04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e236      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b60:	d106      	bne.n	8001b70 <HAL_RCC_OscConfig+0x74>
 8001b62:	4b91      	ldr	r3, [pc, #580]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a90      	ldr	r2, [pc, #576]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b6c:	6013      	str	r3, [r2, #0]
 8001b6e:	e01d      	b.n	8001bac <HAL_RCC_OscConfig+0xb0>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b78:	d10c      	bne.n	8001b94 <HAL_RCC_OscConfig+0x98>
 8001b7a:	4b8b      	ldr	r3, [pc, #556]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a8a      	ldr	r2, [pc, #552]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	4b88      	ldr	r3, [pc, #544]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a87      	ldr	r2, [pc, #540]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	e00b      	b.n	8001bac <HAL_RCC_OscConfig+0xb0>
 8001b94:	4b84      	ldr	r3, [pc, #528]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a83      	ldr	r2, [pc, #524]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001b9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	4b81      	ldr	r3, [pc, #516]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a80      	ldr	r2, [pc, #512]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001baa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d013      	beq.n	8001bdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fbb2 	bl	800131c <HAL_GetTick>
 8001bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bbc:	f7ff fbae 	bl	800131c <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b64      	cmp	r3, #100	; 0x64
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e1fb      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bce:	4b76      	ldr	r3, [pc, #472]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0f0      	beq.n	8001bbc <HAL_RCC_OscConfig+0xc0>
 8001bda:	e014      	b.n	8001c06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fb9e 	bl	800131c <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001be4:	f7ff fb9a 	bl	800131c <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b64      	cmp	r3, #100	; 0x64
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e1e7      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf6:	4b6c      	ldr	r3, [pc, #432]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f0      	bne.n	8001be4 <HAL_RCC_OscConfig+0xe8>
 8001c02:	e000      	b.n	8001c06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d063      	beq.n	8001cda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c12:	4b65      	ldr	r3, [pc, #404]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00b      	beq.n	8001c36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c1e:	4b62      	ldr	r3, [pc, #392]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c26:	2b08      	cmp	r3, #8
 8001c28:	d11c      	bne.n	8001c64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c2a:	4b5f      	ldr	r3, [pc, #380]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d116      	bne.n	8001c64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c36:	4b5c      	ldr	r3, [pc, #368]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d005      	beq.n	8001c4e <HAL_RCC_OscConfig+0x152>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d001      	beq.n	8001c4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e1bb      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c4e:	4b56      	ldr	r3, [pc, #344]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	4952      	ldr	r1, [pc, #328]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c62:	e03a      	b.n	8001cda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d020      	beq.n	8001cae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c6c:	4b4f      	ldr	r3, [pc, #316]	; (8001dac <HAL_RCC_OscConfig+0x2b0>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c72:	f7ff fb53 	bl	800131c <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c7a:	f7ff fb4f 	bl	800131c <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e19c      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8c:	4b46      	ldr	r3, [pc, #280]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0f0      	beq.n	8001c7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c98:	4b43      	ldr	r3, [pc, #268]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	4940      	ldr	r1, [pc, #256]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	600b      	str	r3, [r1, #0]
 8001cac:	e015      	b.n	8001cda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cae:	4b3f      	ldr	r3, [pc, #252]	; (8001dac <HAL_RCC_OscConfig+0x2b0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb4:	f7ff fb32 	bl	800131c <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cbc:	f7ff fb2e 	bl	800131c <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e17b      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cce:	4b36      	ldr	r3, [pc, #216]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f0      	bne.n	8001cbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d030      	beq.n	8001d48 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d016      	beq.n	8001d1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cee:	4b30      	ldr	r3, [pc, #192]	; (8001db0 <HAL_RCC_OscConfig+0x2b4>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf4:	f7ff fb12 	bl	800131c <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cfc:	f7ff fb0e 	bl	800131c <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e15b      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d0e:	4b26      	ldr	r3, [pc, #152]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001d10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f0      	beq.n	8001cfc <HAL_RCC_OscConfig+0x200>
 8001d1a:	e015      	b.n	8001d48 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d1c:	4b24      	ldr	r3, [pc, #144]	; (8001db0 <HAL_RCC_OscConfig+0x2b4>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d22:	f7ff fafb 	bl	800131c <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d28:	e008      	b.n	8001d3c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d2a:	f7ff faf7 	bl	800131c <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d901      	bls.n	8001d3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e144      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001d3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1f0      	bne.n	8001d2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f000 80a0 	beq.w	8001e96 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d56:	2300      	movs	r3, #0
 8001d58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d5a:	4b13      	ldr	r3, [pc, #76]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d10f      	bne.n	8001d86 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	60bb      	str	r3, [r7, #8]
 8001d6a:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	4a0e      	ldr	r2, [pc, #56]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001d70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d74:	6413      	str	r3, [r2, #64]	; 0x40
 8001d76:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <HAL_RCC_OscConfig+0x2ac>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d82:	2301      	movs	r3, #1
 8001d84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d86:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <HAL_RCC_OscConfig+0x2b8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d121      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d92:	4b08      	ldr	r3, [pc, #32]	; (8001db4 <HAL_RCC_OscConfig+0x2b8>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a07      	ldr	r2, [pc, #28]	; (8001db4 <HAL_RCC_OscConfig+0x2b8>)
 8001d98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d9e:	f7ff fabd 	bl	800131c <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da4:	e011      	b.n	8001dca <HAL_RCC_OscConfig+0x2ce>
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800
 8001dac:	42470000 	.word	0x42470000
 8001db0:	42470e80 	.word	0x42470e80
 8001db4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001db8:	f7ff fab0 	bl	800131c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e0fd      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dca:	4b81      	ldr	r3, [pc, #516]	; (8001fd0 <HAL_RCC_OscConfig+0x4d4>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d0f0      	beq.n	8001db8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d106      	bne.n	8001dec <HAL_RCC_OscConfig+0x2f0>
 8001dde:	4b7d      	ldr	r3, [pc, #500]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de2:	4a7c      	ldr	r2, [pc, #496]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6713      	str	r3, [r2, #112]	; 0x70
 8001dea:	e01c      	b.n	8001e26 <HAL_RCC_OscConfig+0x32a>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b05      	cmp	r3, #5
 8001df2:	d10c      	bne.n	8001e0e <HAL_RCC_OscConfig+0x312>
 8001df4:	4b77      	ldr	r3, [pc, #476]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df8:	4a76      	ldr	r2, [pc, #472]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001dfa:	f043 0304 	orr.w	r3, r3, #4
 8001dfe:	6713      	str	r3, [r2, #112]	; 0x70
 8001e00:	4b74      	ldr	r3, [pc, #464]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e04:	4a73      	ldr	r2, [pc, #460]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e0c:	e00b      	b.n	8001e26 <HAL_RCC_OscConfig+0x32a>
 8001e0e:	4b71      	ldr	r3, [pc, #452]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e12:	4a70      	ldr	r2, [pc, #448]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e14:	f023 0301 	bic.w	r3, r3, #1
 8001e18:	6713      	str	r3, [r2, #112]	; 0x70
 8001e1a:	4b6e      	ldr	r3, [pc, #440]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e1e:	4a6d      	ldr	r2, [pc, #436]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e20:	f023 0304 	bic.w	r3, r3, #4
 8001e24:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d015      	beq.n	8001e5a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e2e:	f7ff fa75 	bl	800131c <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e34:	e00a      	b.n	8001e4c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e36:	f7ff fa71 	bl	800131c <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d901      	bls.n	8001e4c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e0bc      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e4c:	4b61      	ldr	r3, [pc, #388]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e50:	f003 0302 	and.w	r3, r3, #2
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d0ee      	beq.n	8001e36 <HAL_RCC_OscConfig+0x33a>
 8001e58:	e014      	b.n	8001e84 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e5a:	f7ff fa5f 	bl	800131c <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e60:	e00a      	b.n	8001e78 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e62:	f7ff fa5b 	bl	800131c <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e0a6      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e78:	4b56      	ldr	r3, [pc, #344]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d1ee      	bne.n	8001e62 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e84:	7dfb      	ldrb	r3, [r7, #23]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d105      	bne.n	8001e96 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e8a:	4b52      	ldr	r3, [pc, #328]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	4a51      	ldr	r2, [pc, #324]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001e90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e94:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 8092 	beq.w	8001fc4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ea0:	4b4c      	ldr	r3, [pc, #304]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 030c 	and.w	r3, r3, #12
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d05c      	beq.n	8001f66 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d141      	bne.n	8001f38 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb4:	4b48      	ldr	r3, [pc, #288]	; (8001fd8 <HAL_RCC_OscConfig+0x4dc>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eba:	f7ff fa2f 	bl	800131c <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ec0:	e008      	b.n	8001ed4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ec2:	f7ff fa2b 	bl	800131c <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e078      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ed4:	4b3f      	ldr	r3, [pc, #252]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1f0      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69da      	ldr	r2, [r3, #28]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eee:	019b      	lsls	r3, r3, #6
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef6:	085b      	lsrs	r3, r3, #1
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	041b      	lsls	r3, r3, #16
 8001efc:	431a      	orrs	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f02:	061b      	lsls	r3, r3, #24
 8001f04:	4933      	ldr	r1, [pc, #204]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f0a:	4b33      	ldr	r3, [pc, #204]	; (8001fd8 <HAL_RCC_OscConfig+0x4dc>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f10:	f7ff fa04 	bl	800131c <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f18:	f7ff fa00 	bl	800131c <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e04d      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f2a:	4b2a      	ldr	r3, [pc, #168]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d0f0      	beq.n	8001f18 <HAL_RCC_OscConfig+0x41c>
 8001f36:	e045      	b.n	8001fc4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f38:	4b27      	ldr	r3, [pc, #156]	; (8001fd8 <HAL_RCC_OscConfig+0x4dc>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3e:	f7ff f9ed 	bl	800131c <HAL_GetTick>
 8001f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f46:	f7ff f9e9 	bl	800131c <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e036      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f58:	4b1e      	ldr	r3, [pc, #120]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d1f0      	bne.n	8001f46 <HAL_RCC_OscConfig+0x44a>
 8001f64:	e02e      	b.n	8001fc4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d101      	bne.n	8001f72 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e029      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f72:	4b18      	ldr	r3, [pc, #96]	; (8001fd4 <HAL_RCC_OscConfig+0x4d8>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d11c      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d115      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d10d      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d106      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d001      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e000      	b.n	8001fc6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40007000 	.word	0x40007000
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	42470060 	.word	0x42470060

08001fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d101      	bne.n	8001ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e0cc      	b.n	800218a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ff0:	4b68      	ldr	r3, [pc, #416]	; (8002194 <HAL_RCC_ClockConfig+0x1b8>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 030f 	and.w	r3, r3, #15
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d90c      	bls.n	8002018 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ffe:	4b65      	ldr	r3, [pc, #404]	; (8002194 <HAL_RCC_ClockConfig+0x1b8>)
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	b2d2      	uxtb	r2, r2
 8002004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002006:	4b63      	ldr	r3, [pc, #396]	; (8002194 <HAL_RCC_ClockConfig+0x1b8>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	429a      	cmp	r2, r3
 8002012:	d001      	beq.n	8002018 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e0b8      	b.n	800218a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d020      	beq.n	8002066 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002030:	4b59      	ldr	r3, [pc, #356]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	4a58      	ldr	r2, [pc, #352]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 8002036:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800203a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0308 	and.w	r3, r3, #8
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002048:	4b53      	ldr	r3, [pc, #332]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	4a52      	ldr	r2, [pc, #328]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 800204e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002052:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002054:	4b50      	ldr	r3, [pc, #320]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	494d      	ldr	r1, [pc, #308]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 8002062:	4313      	orrs	r3, r2
 8002064:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	2b00      	cmp	r3, #0
 8002070:	d044      	beq.n	80020fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d107      	bne.n	800208a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800207a:	4b47      	ldr	r3, [pc, #284]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d119      	bne.n	80020ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e07f      	b.n	800218a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d003      	beq.n	800209a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002096:	2b03      	cmp	r3, #3
 8002098:	d107      	bne.n	80020aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800209a:	4b3f      	ldr	r3, [pc, #252]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d109      	bne.n	80020ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e06f      	b.n	800218a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020aa:	4b3b      	ldr	r3, [pc, #236]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e067      	b.n	800218a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ba:	4b37      	ldr	r3, [pc, #220]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f023 0203 	bic.w	r2, r3, #3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	4934      	ldr	r1, [pc, #208]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020cc:	f7ff f926 	bl	800131c <HAL_GetTick>
 80020d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d2:	e00a      	b.n	80020ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020d4:	f7ff f922 	bl	800131c <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	f241 3288 	movw	r2, #5000	; 0x1388
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e04f      	b.n	800218a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ea:	4b2b      	ldr	r3, [pc, #172]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	f003 020c 	and.w	r2, r3, #12
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d1eb      	bne.n	80020d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020fc:	4b25      	ldr	r3, [pc, #148]	; (8002194 <HAL_RCC_ClockConfig+0x1b8>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 030f 	and.w	r3, r3, #15
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	429a      	cmp	r2, r3
 8002108:	d20c      	bcs.n	8002124 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800210a:	4b22      	ldr	r3, [pc, #136]	; (8002194 <HAL_RCC_ClockConfig+0x1b8>)
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	b2d2      	uxtb	r2, r2
 8002110:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002112:	4b20      	ldr	r3, [pc, #128]	; (8002194 <HAL_RCC_ClockConfig+0x1b8>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 030f 	and.w	r3, r3, #15
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	d001      	beq.n	8002124 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e032      	b.n	800218a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	d008      	beq.n	8002142 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002130:	4b19      	ldr	r3, [pc, #100]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	4916      	ldr	r1, [pc, #88]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 800213e:	4313      	orrs	r3, r2
 8002140:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	2b00      	cmp	r3, #0
 800214c:	d009      	beq.n	8002162 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800214e:	4b12      	ldr	r3, [pc, #72]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	490e      	ldr	r1, [pc, #56]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 800215e:	4313      	orrs	r3, r2
 8002160:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002162:	f000 f821 	bl	80021a8 <HAL_RCC_GetSysClockFreq>
 8002166:	4601      	mov	r1, r0
 8002168:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <HAL_RCC_ClockConfig+0x1bc>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	4a0a      	ldr	r2, [pc, #40]	; (800219c <HAL_RCC_ClockConfig+0x1c0>)
 8002174:	5cd3      	ldrb	r3, [r2, r3]
 8002176:	fa21 f303 	lsr.w	r3, r1, r3
 800217a:	4a09      	ldr	r2, [pc, #36]	; (80021a0 <HAL_RCC_ClockConfig+0x1c4>)
 800217c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4618      	mov	r0, r3
 8002184:	f7fe ff30 	bl	8000fe8 <HAL_InitTick>

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40023c00 	.word	0x40023c00
 8002198:	40023800 	.word	0x40023800
 800219c:	08004c64 	.word	0x08004c64
 80021a0:	20000004 	.word	0x20000004
 80021a4:	20000008 	.word	0x20000008

080021a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021ae:	2300      	movs	r3, #0
 80021b0:	607b      	str	r3, [r7, #4]
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	2300      	movs	r3, #0
 80021b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021be:	4b50      	ldr	r3, [pc, #320]	; (8002300 <HAL_RCC_GetSysClockFreq+0x158>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 030c 	and.w	r3, r3, #12
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d007      	beq.n	80021da <HAL_RCC_GetSysClockFreq+0x32>
 80021ca:	2b08      	cmp	r3, #8
 80021cc:	d008      	beq.n	80021e0 <HAL_RCC_GetSysClockFreq+0x38>
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f040 808d 	bne.w	80022ee <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021d4:	4b4b      	ldr	r3, [pc, #300]	; (8002304 <HAL_RCC_GetSysClockFreq+0x15c>)
 80021d6:	60bb      	str	r3, [r7, #8]
       break;
 80021d8:	e08c      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021da:	4b4b      	ldr	r3, [pc, #300]	; (8002308 <HAL_RCC_GetSysClockFreq+0x160>)
 80021dc:	60bb      	str	r3, [r7, #8]
      break;
 80021de:	e089      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021e0:	4b47      	ldr	r3, [pc, #284]	; (8002300 <HAL_RCC_GetSysClockFreq+0x158>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021ea:	4b45      	ldr	r3, [pc, #276]	; (8002300 <HAL_RCC_GetSysClockFreq+0x158>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d023      	beq.n	800223e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021f6:	4b42      	ldr	r3, [pc, #264]	; (8002300 <HAL_RCC_GetSysClockFreq+0x158>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	099b      	lsrs	r3, r3, #6
 80021fc:	f04f 0400 	mov.w	r4, #0
 8002200:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	ea03 0501 	and.w	r5, r3, r1
 800220c:	ea04 0602 	and.w	r6, r4, r2
 8002210:	4a3d      	ldr	r2, [pc, #244]	; (8002308 <HAL_RCC_GetSysClockFreq+0x160>)
 8002212:	fb02 f106 	mul.w	r1, r2, r6
 8002216:	2200      	movs	r2, #0
 8002218:	fb02 f205 	mul.w	r2, r2, r5
 800221c:	440a      	add	r2, r1
 800221e:	493a      	ldr	r1, [pc, #232]	; (8002308 <HAL_RCC_GetSysClockFreq+0x160>)
 8002220:	fba5 0101 	umull	r0, r1, r5, r1
 8002224:	1853      	adds	r3, r2, r1
 8002226:	4619      	mov	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f04f 0400 	mov.w	r4, #0
 800222e:	461a      	mov	r2, r3
 8002230:	4623      	mov	r3, r4
 8002232:	f7fd ffcd 	bl	80001d0 <__aeabi_uldivmod>
 8002236:	4603      	mov	r3, r0
 8002238:	460c      	mov	r4, r1
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	e049      	b.n	80022d2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800223e:	4b30      	ldr	r3, [pc, #192]	; (8002300 <HAL_RCC_GetSysClockFreq+0x158>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	099b      	lsrs	r3, r3, #6
 8002244:	f04f 0400 	mov.w	r4, #0
 8002248:	f240 11ff 	movw	r1, #511	; 0x1ff
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	ea03 0501 	and.w	r5, r3, r1
 8002254:	ea04 0602 	and.w	r6, r4, r2
 8002258:	4629      	mov	r1, r5
 800225a:	4632      	mov	r2, r6
 800225c:	f04f 0300 	mov.w	r3, #0
 8002260:	f04f 0400 	mov.w	r4, #0
 8002264:	0154      	lsls	r4, r2, #5
 8002266:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800226a:	014b      	lsls	r3, r1, #5
 800226c:	4619      	mov	r1, r3
 800226e:	4622      	mov	r2, r4
 8002270:	1b49      	subs	r1, r1, r5
 8002272:	eb62 0206 	sbc.w	r2, r2, r6
 8002276:	f04f 0300 	mov.w	r3, #0
 800227a:	f04f 0400 	mov.w	r4, #0
 800227e:	0194      	lsls	r4, r2, #6
 8002280:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002284:	018b      	lsls	r3, r1, #6
 8002286:	1a5b      	subs	r3, r3, r1
 8002288:	eb64 0402 	sbc.w	r4, r4, r2
 800228c:	f04f 0100 	mov.w	r1, #0
 8002290:	f04f 0200 	mov.w	r2, #0
 8002294:	00e2      	lsls	r2, r4, #3
 8002296:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800229a:	00d9      	lsls	r1, r3, #3
 800229c:	460b      	mov	r3, r1
 800229e:	4614      	mov	r4, r2
 80022a0:	195b      	adds	r3, r3, r5
 80022a2:	eb44 0406 	adc.w	r4, r4, r6
 80022a6:	f04f 0100 	mov.w	r1, #0
 80022aa:	f04f 0200 	mov.w	r2, #0
 80022ae:	02a2      	lsls	r2, r4, #10
 80022b0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80022b4:	0299      	lsls	r1, r3, #10
 80022b6:	460b      	mov	r3, r1
 80022b8:	4614      	mov	r4, r2
 80022ba:	4618      	mov	r0, r3
 80022bc:	4621      	mov	r1, r4
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f04f 0400 	mov.w	r4, #0
 80022c4:	461a      	mov	r2, r3
 80022c6:	4623      	mov	r3, r4
 80022c8:	f7fd ff82 	bl	80001d0 <__aeabi_uldivmod>
 80022cc:	4603      	mov	r3, r0
 80022ce:	460c      	mov	r4, r1
 80022d0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_RCC_GetSysClockFreq+0x158>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	0c1b      	lsrs	r3, r3, #16
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	3301      	adds	r3, #1
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ea:	60bb      	str	r3, [r7, #8]
      break;
 80022ec:	e002      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80022ee:	4b05      	ldr	r3, [pc, #20]	; (8002304 <HAL_RCC_GetSysClockFreq+0x15c>)
 80022f0:	60bb      	str	r3, [r7, #8]
      break;
 80022f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022f4:	68bb      	ldr	r3, [r7, #8]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022fe:	bf00      	nop
 8002300:	40023800 	.word	0x40023800
 8002304:	00f42400 	.word	0x00f42400
 8002308:	017d7840 	.word	0x017d7840

0800230c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002310:	4b03      	ldr	r3, [pc, #12]	; (8002320 <HAL_RCC_GetHCLKFreq+0x14>)
 8002312:	681b      	ldr	r3, [r3, #0]
}
 8002314:	4618      	mov	r0, r3
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	20000004 	.word	0x20000004

08002324 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002328:	f7ff fff0 	bl	800230c <HAL_RCC_GetHCLKFreq>
 800232c:	4601      	mov	r1, r0
 800232e:	4b05      	ldr	r3, [pc, #20]	; (8002344 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	0a9b      	lsrs	r3, r3, #10
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	4a03      	ldr	r2, [pc, #12]	; (8002348 <HAL_RCC_GetPCLK1Freq+0x24>)
 800233a:	5cd3      	ldrb	r3, [r2, r3]
 800233c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002340:	4618      	mov	r0, r3
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40023800 	.word	0x40023800
 8002348:	08004c74 	.word	0x08004c74

0800234c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002350:	f7ff ffdc 	bl	800230c <HAL_RCC_GetHCLKFreq>
 8002354:	4601      	mov	r1, r0
 8002356:	4b05      	ldr	r3, [pc, #20]	; (800236c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	0b5b      	lsrs	r3, r3, #13
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	4a03      	ldr	r2, [pc, #12]	; (8002370 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002362:	5cd3      	ldrb	r3, [r2, r3]
 8002364:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002368:	4618      	mov	r0, r3
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40023800 	.word	0x40023800
 8002370:	08004c74 	.word	0x08004c74

08002374 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	220f      	movs	r2, #15
 8002382:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002384:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <HAL_RCC_GetClockConfig+0x5c>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f003 0203 	and.w	r2, r3, #3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002390:	4b0f      	ldr	r3, [pc, #60]	; (80023d0 <HAL_RCC_GetClockConfig+0x5c>)
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800239c:	4b0c      	ldr	r3, [pc, #48]	; (80023d0 <HAL_RCC_GetClockConfig+0x5c>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80023a8:	4b09      	ldr	r3, [pc, #36]	; (80023d0 <HAL_RCC_GetClockConfig+0x5c>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	08db      	lsrs	r3, r3, #3
 80023ae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80023b6:	4b07      	ldr	r3, [pc, #28]	; (80023d4 <HAL_RCC_GetClockConfig+0x60>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 020f 	and.w	r2, r3, #15
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	601a      	str	r2, [r3, #0]
}
 80023c2:	bf00      	nop
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	40023800 	.word	0x40023800
 80023d4:	40023c00 	.word	0x40023c00

080023d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e056      	b.n	8002498 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d106      	bne.n	800240a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7fe fd41 	bl	8000e8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2202      	movs	r2, #2
 800240e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002420:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	431a      	orrs	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	431a      	orrs	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	431a      	orrs	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	69db      	ldr	r3, [r3, #28]
 800244c:	431a      	orrs	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a1b      	ldr	r3, [r3, #32]
 8002452:	ea42 0103 	orr.w	r1, r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	430a      	orrs	r2, r1
 8002460:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	699b      	ldr	r3, [r3, #24]
 8002466:	0c1b      	lsrs	r3, r3, #16
 8002468:	f003 0104 	and.w	r1, r3, #4
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	430a      	orrs	r2, r1
 8002476:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	69da      	ldr	r2, [r3, #28]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002486:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2201      	movs	r2, #1
 8002492:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e01a      	b.n	80024e8 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2202      	movs	r2, #2
 80024b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024c8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7fe fd26 	bl	8000f1c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b088      	sub	sp, #32
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	603b      	str	r3, [r7, #0]
 80024fc:	4613      	mov	r3, r2
 80024fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800250a:	2b01      	cmp	r3, #1
 800250c:	d101      	bne.n	8002512 <HAL_SPI_Transmit+0x22>
 800250e:	2302      	movs	r3, #2
 8002510:	e11e      	b.n	8002750 <HAL_SPI_Transmit+0x260>
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800251a:	f7fe feff 	bl	800131c <HAL_GetTick>
 800251e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b01      	cmp	r3, #1
 800252e:	d002      	beq.n	8002536 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002530:	2302      	movs	r3, #2
 8002532:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002534:	e103      	b.n	800273e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d002      	beq.n	8002542 <HAL_SPI_Transmit+0x52>
 800253c:	88fb      	ldrh	r3, [r7, #6]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d102      	bne.n	8002548 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002546:	e0fa      	b.n	800273e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2203      	movs	r2, #3
 800254c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2200      	movs	r2, #0
 8002554:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	88fa      	ldrh	r2, [r7, #6]
 8002560:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	88fa      	ldrh	r2, [r7, #6]
 8002566:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800258e:	d107      	bne.n	80025a0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800259e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025aa:	2b40      	cmp	r3, #64	; 0x40
 80025ac:	d007      	beq.n	80025be <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025c6:	d14b      	bne.n	8002660 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <HAL_SPI_Transmit+0xe6>
 80025d0:	8afb      	ldrh	r3, [r7, #22]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d13e      	bne.n	8002654 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	881a      	ldrh	r2, [r3, #0]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	1c9a      	adds	r2, r3, #2
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	3b01      	subs	r3, #1
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80025fa:	e02b      	b.n	8002654 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b02      	cmp	r3, #2
 8002608:	d112      	bne.n	8002630 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260e:	881a      	ldrh	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	1c9a      	adds	r2, r3, #2
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002624:	b29b      	uxth	r3, r3
 8002626:	3b01      	subs	r3, #1
 8002628:	b29a      	uxth	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	86da      	strh	r2, [r3, #54]	; 0x36
 800262e:	e011      	b.n	8002654 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002630:	f7fe fe74 	bl	800131c <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	429a      	cmp	r2, r3
 800263e:	d803      	bhi.n	8002648 <HAL_SPI_Transmit+0x158>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002646:	d102      	bne.n	800264e <HAL_SPI_Transmit+0x15e>
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d102      	bne.n	8002654 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002652:	e074      	b.n	800273e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002658:	b29b      	uxth	r3, r3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1ce      	bne.n	80025fc <HAL_SPI_Transmit+0x10c>
 800265e:	e04c      	b.n	80026fa <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <HAL_SPI_Transmit+0x17e>
 8002668:	8afb      	ldrh	r3, [r7, #22]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d140      	bne.n	80026f0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	330c      	adds	r3, #12
 8002678:	7812      	ldrb	r2, [r2, #0]
 800267a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002680:	1c5a      	adds	r2, r3, #1
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800268a:	b29b      	uxth	r3, r3
 800268c:	3b01      	subs	r3, #1
 800268e:	b29a      	uxth	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002694:	e02c      	b.n	80026f0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d113      	bne.n	80026cc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	330c      	adds	r3, #12
 80026ae:	7812      	ldrb	r2, [r2, #0]
 80026b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	3b01      	subs	r3, #1
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80026ca:	e011      	b.n	80026f0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026cc:	f7fe fe26 	bl	800131c <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d803      	bhi.n	80026e4 <HAL_SPI_Transmit+0x1f4>
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026e2:	d102      	bne.n	80026ea <HAL_SPI_Transmit+0x1fa>
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d102      	bne.n	80026f0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80026ee:	e026      	b.n	800273e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1cd      	bne.n	8002696 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	6839      	ldr	r1, [r7, #0]
 80026fe:	68f8      	ldr	r0, [r7, #12]
 8002700:	f000 fba4 	bl	8002e4c <SPI_EndRxTxTransaction>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d002      	beq.n	8002710 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2220      	movs	r2, #32
 800270e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d10a      	bne.n	800272e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002718:	2300      	movs	r3, #0
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	613b      	str	r3, [r7, #16]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002732:	2b00      	cmp	r3, #0
 8002734:	d002      	beq.n	800273c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	77fb      	strb	r3, [r7, #31]
 800273a:	e000      	b.n	800273e <HAL_SPI_Transmit+0x24e>
  }

error:
 800273c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2201      	movs	r2, #1
 8002742:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800274e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3720      	adds	r7, #32
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af02      	add	r7, sp, #8
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	603b      	str	r3, [r7, #0]
 8002764:	4613      	mov	r3, r2
 8002766:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002768:	2300      	movs	r3, #0
 800276a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002774:	d112      	bne.n	800279c <HAL_SPI_Receive+0x44>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10e      	bne.n	800279c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2204      	movs	r2, #4
 8002782:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002786:	88fa      	ldrh	r2, [r7, #6]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	4613      	mov	r3, r2
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	68b9      	ldr	r1, [r7, #8]
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f000 f8e9 	bl	800296a <HAL_SPI_TransmitReceive>
 8002798:	4603      	mov	r3, r0
 800279a:	e0e2      	b.n	8002962 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d101      	bne.n	80027aa <HAL_SPI_Receive+0x52>
 80027a6:	2302      	movs	r3, #2
 80027a8:	e0db      	b.n	8002962 <HAL_SPI_Receive+0x20a>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027b2:	f7fe fdb3 	bl	800131c <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d002      	beq.n	80027ca <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80027c4:	2302      	movs	r3, #2
 80027c6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80027c8:	e0c2      	b.n	8002950 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d002      	beq.n	80027d6 <HAL_SPI_Receive+0x7e>
 80027d0:	88fb      	ldrh	r3, [r7, #6]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d102      	bne.n	80027dc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80027da:	e0b9      	b.n	8002950 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2204      	movs	r2, #4
 80027e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	88fa      	ldrh	r2, [r7, #6]
 80027f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	88fa      	ldrh	r2, [r7, #6]
 80027fa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002822:	d107      	bne.n	8002834 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002832:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800283e:	2b40      	cmp	r3, #64	; 0x40
 8002840:	d007      	beq.n	8002852 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002850:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d162      	bne.n	8002920 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800285a:	e02e      	b.n	80028ba <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b01      	cmp	r3, #1
 8002868:	d115      	bne.n	8002896 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f103 020c 	add.w	r2, r3, #12
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002876:	7812      	ldrb	r2, [r2, #0]
 8002878:	b2d2      	uxtb	r2, r2
 800287a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002880:	1c5a      	adds	r2, r3, #1
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800288a:	b29b      	uxth	r3, r3
 800288c:	3b01      	subs	r3, #1
 800288e:	b29a      	uxth	r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002894:	e011      	b.n	80028ba <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002896:	f7fe fd41 	bl	800131c <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d803      	bhi.n	80028ae <HAL_SPI_Receive+0x156>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028ac:	d102      	bne.n	80028b4 <HAL_SPI_Receive+0x15c>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d102      	bne.n	80028ba <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80028b8:	e04a      	b.n	8002950 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028be:	b29b      	uxth	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1cb      	bne.n	800285c <HAL_SPI_Receive+0x104>
 80028c4:	e031      	b.n	800292a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d113      	bne.n	80028fc <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028de:	b292      	uxth	r2, r2
 80028e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e6:	1c9a      	adds	r2, r3, #2
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	3b01      	subs	r3, #1
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80028fa:	e011      	b.n	8002920 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028fc:	f7fe fd0e 	bl	800131c <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	429a      	cmp	r2, r3
 800290a:	d803      	bhi.n	8002914 <HAL_SPI_Receive+0x1bc>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002912:	d102      	bne.n	800291a <HAL_SPI_Receive+0x1c2>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d102      	bne.n	8002920 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800291e:	e017      	b.n	8002950 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1cd      	bne.n	80028c6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	6839      	ldr	r1, [r7, #0]
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fa27 	bl	8002d82 <SPI_EndRxTransaction>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d002      	beq.n	8002940 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2220      	movs	r2, #32
 800293e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002944:	2b00      	cmp	r3, #0
 8002946:	d002      	beq.n	800294e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	75fb      	strb	r3, [r7, #23]
 800294c:	e000      	b.n	8002950 <HAL_SPI_Receive+0x1f8>
  }

error :
 800294e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002960:	7dfb      	ldrb	r3, [r7, #23]
}
 8002962:	4618      	mov	r0, r3
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b08c      	sub	sp, #48	; 0x30
 800296e:	af00      	add	r7, sp, #0
 8002970:	60f8      	str	r0, [r7, #12]
 8002972:	60b9      	str	r1, [r7, #8]
 8002974:	607a      	str	r2, [r7, #4]
 8002976:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002978:	2301      	movs	r3, #1
 800297a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800297c:	2300      	movs	r3, #0
 800297e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002988:	2b01      	cmp	r3, #1
 800298a:	d101      	bne.n	8002990 <HAL_SPI_TransmitReceive+0x26>
 800298c:	2302      	movs	r3, #2
 800298e:	e18a      	b.n	8002ca6 <HAL_SPI_TransmitReceive+0x33c>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002998:	f7fe fcc0 	bl	800131c <HAL_GetTick>
 800299c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80029ae:	887b      	ldrh	r3, [r7, #2]
 80029b0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80029b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d00f      	beq.n	80029da <HAL_SPI_TransmitReceive+0x70>
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80029c0:	d107      	bne.n	80029d2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d103      	bne.n	80029d2 <HAL_SPI_TransmitReceive+0x68>
 80029ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d003      	beq.n	80029da <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80029d2:	2302      	movs	r3, #2
 80029d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80029d8:	e15b      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <HAL_SPI_TransmitReceive+0x82>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d002      	beq.n	80029ec <HAL_SPI_TransmitReceive+0x82>
 80029e6:	887b      	ldrh	r3, [r7, #2]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d103      	bne.n	80029f4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80029f2:	e14e      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b04      	cmp	r3, #4
 80029fe:	d003      	beq.n	8002a08 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2205      	movs	r2, #5
 8002a04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	887a      	ldrh	r2, [r7, #2]
 8002a18:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	887a      	ldrh	r2, [r7, #2]
 8002a1e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	887a      	ldrh	r2, [r7, #2]
 8002a2a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	887a      	ldrh	r2, [r7, #2]
 8002a30:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a48:	2b40      	cmp	r3, #64	; 0x40
 8002a4a:	d007      	beq.n	8002a5c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a64:	d178      	bne.n	8002b58 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d002      	beq.n	8002a74 <HAL_SPI_TransmitReceive+0x10a>
 8002a6e:	8b7b      	ldrh	r3, [r7, #26]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d166      	bne.n	8002b42 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a78:	881a      	ldrh	r2, [r3, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a84:	1c9a      	adds	r2, r3, #2
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	3b01      	subs	r3, #1
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a98:	e053      	b.n	8002b42 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0302 	and.w	r3, r3, #2
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d11b      	bne.n	8002ae0 <HAL_SPI_TransmitReceive+0x176>
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d016      	beq.n	8002ae0 <HAL_SPI_TransmitReceive+0x176>
 8002ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d113      	bne.n	8002ae0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abc:	881a      	ldrh	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac8:	1c9a      	adds	r2, r3, #2
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d119      	bne.n	8002b22 <HAL_SPI_TransmitReceive+0x1b8>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d014      	beq.n	8002b22 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68da      	ldr	r2, [r3, #12]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b02:	b292      	uxth	r2, r2
 8002b04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b0a:	1c9a      	adds	r2, r3, #2
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	3b01      	subs	r3, #1
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002b22:	f7fe fbfb 	bl	800131c <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d807      	bhi.n	8002b42 <HAL_SPI_TransmitReceive+0x1d8>
 8002b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b38:	d003      	beq.n	8002b42 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002b40:	e0a7      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d1a6      	bne.n	8002a9a <HAL_SPI_TransmitReceive+0x130>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1a1      	bne.n	8002a9a <HAL_SPI_TransmitReceive+0x130>
 8002b56:	e07c      	b.n	8002c52 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d002      	beq.n	8002b66 <HAL_SPI_TransmitReceive+0x1fc>
 8002b60:	8b7b      	ldrh	r3, [r7, #26]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d16b      	bne.n	8002c3e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	330c      	adds	r3, #12
 8002b70:	7812      	ldrb	r2, [r2, #0]
 8002b72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b78:	1c5a      	adds	r2, r3, #1
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	3b01      	subs	r3, #1
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b8c:	e057      	b.n	8002c3e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d11c      	bne.n	8002bd6 <HAL_SPI_TransmitReceive+0x26c>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d017      	beq.n	8002bd6 <HAL_SPI_TransmitReceive+0x26c>
 8002ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d114      	bne.n	8002bd6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	330c      	adds	r3, #12
 8002bb6:	7812      	ldrb	r2, [r2, #0]
 8002bb8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	b29a      	uxth	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 0301 	and.w	r3, r3, #1
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d119      	bne.n	8002c18 <HAL_SPI_TransmitReceive+0x2ae>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d014      	beq.n	8002c18 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf8:	b2d2      	uxtb	r2, r2
 8002bfa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c00:	1c5a      	adds	r2, r3, #1
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	b29a      	uxth	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c14:	2301      	movs	r3, #1
 8002c16:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002c18:	f7fe fb80 	bl	800131c <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d803      	bhi.n	8002c30 <HAL_SPI_TransmitReceive+0x2c6>
 8002c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c2e:	d102      	bne.n	8002c36 <HAL_SPI_TransmitReceive+0x2cc>
 8002c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d103      	bne.n	8002c3e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002c3c:	e029      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1a2      	bne.n	8002b8e <HAL_SPI_TransmitReceive+0x224>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d19d      	bne.n	8002b8e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c54:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 f8f8 	bl	8002e4c <SPI_EndRxTxTransaction>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d006      	beq.n	8002c70 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002c6e:	e010      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d10b      	bne.n	8002c90 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	617b      	str	r3, [r7, #20]
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	e000      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002c90:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002ca2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3730      	adds	r7, #48	; 0x30
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b084      	sub	sp, #16
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	60f8      	str	r0, [r7, #12]
 8002cb6:	60b9      	str	r1, [r7, #8]
 8002cb8:	603b      	str	r3, [r7, #0]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cbe:	e04c      	b.n	8002d5a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cc6:	d048      	beq.n	8002d5a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002cc8:	f7fe fb28 	bl	800131c <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d902      	bls.n	8002cde <SPI_WaitFlagStateUntilTimeout+0x30>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d13d      	bne.n	8002d5a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002cec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cf6:	d111      	bne.n	8002d1c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d00:	d004      	beq.n	8002d0c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d0a:	d107      	bne.n	8002d1c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d24:	d10f      	bne.n	8002d46 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d34:	601a      	str	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e00f      	b.n	8002d7a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	4013      	ands	r3, r2
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	bf0c      	ite	eq
 8002d6a:	2301      	moveq	r3, #1
 8002d6c:	2300      	movne	r3, #0
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	461a      	mov	r2, r3
 8002d72:	79fb      	ldrb	r3, [r7, #7]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d1a3      	bne.n	8002cc0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b086      	sub	sp, #24
 8002d86:	af02      	add	r7, sp, #8
 8002d88:	60f8      	str	r0, [r7, #12]
 8002d8a:	60b9      	str	r1, [r7, #8]
 8002d8c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d96:	d111      	bne.n	8002dbc <SPI_EndRxTransaction+0x3a>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002da0:	d004      	beq.n	8002dac <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002daa:	d107      	bne.n	8002dbc <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dba:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dc4:	d12a      	bne.n	8002e1c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dce:	d012      	beq.n	8002df6 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	9300      	str	r3, [sp, #0]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2180      	movs	r1, #128	; 0x80
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f7ff ff67 	bl	8002cae <SPI_WaitFlagStateUntilTimeout>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d02d      	beq.n	8002e42 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dea:	f043 0220 	orr.w	r2, r3, #32
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e026      	b.n	8002e44 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2101      	movs	r1, #1
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f7ff ff54 	bl	8002cae <SPI_WaitFlagStateUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d01a      	beq.n	8002e42 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e10:	f043 0220 	orr.w	r2, r3, #32
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e013      	b.n	8002e44 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2200      	movs	r2, #0
 8002e24:	2101      	movs	r1, #1
 8002e26:	68f8      	ldr	r0, [r7, #12]
 8002e28:	f7ff ff41 	bl	8002cae <SPI_WaitFlagStateUntilTimeout>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d007      	beq.n	8002e42 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e36:	f043 0220 	orr.w	r2, r3, #32
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e000      	b.n	8002e44 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b088      	sub	sp, #32
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002e58:	4b1b      	ldr	r3, [pc, #108]	; (8002ec8 <SPI_EndRxTxTransaction+0x7c>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a1b      	ldr	r2, [pc, #108]	; (8002ecc <SPI_EndRxTxTransaction+0x80>)
 8002e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e62:	0d5b      	lsrs	r3, r3, #21
 8002e64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e68:	fb02 f303 	mul.w	r3, r2, r3
 8002e6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e76:	d112      	bne.n	8002e9e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2180      	movs	r1, #128	; 0x80
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f7ff ff13 	bl	8002cae <SPI_WaitFlagStateUntilTimeout>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d016      	beq.n	8002ebc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e92:	f043 0220 	orr.w	r2, r3, #32
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e00f      	b.n	8002ebe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb4:	2b80      	cmp	r3, #128	; 0x80
 8002eb6:	d0f2      	beq.n	8002e9e <SPI_EndRxTxTransaction+0x52>
 8002eb8:	e000      	b.n	8002ebc <SPI_EndRxTxTransaction+0x70>
        break;
 8002eba:	bf00      	nop
  }

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000004 	.word	0x20000004
 8002ecc:	165e9f81 	.word	0x165e9f81

08002ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e01d      	b.n	8002f1e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d106      	bne.n	8002efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 f815 	bl	8002f26 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2202      	movs	r2, #2
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	3304      	adds	r3, #4
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4610      	mov	r0, r2
 8002f10:	f000 f968 	bl	80031e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b085      	sub	sp, #20
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68da      	ldr	r2, [r3, #12]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f042 0201 	orr.w	r2, r2, #1
 8002f50:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f003 0307 	and.w	r3, r3, #7
 8002f5c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2b06      	cmp	r3, #6
 8002f62:	d007      	beq.n	8002f74 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0201 	orr.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3714      	adds	r7, #20
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b082      	sub	sp, #8
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d122      	bne.n	8002fde <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d11b      	bne.n	8002fde <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f06f 0202 	mvn.w	r2, #2
 8002fae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d003      	beq.n	8002fcc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f8ee 	bl	80031a6 <HAL_TIM_IC_CaptureCallback>
 8002fca:	e005      	b.n	8002fd8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f8e0 	bl	8003192 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f8f1 	bl	80031ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	f003 0304 	and.w	r3, r3, #4
 8002fe8:	2b04      	cmp	r3, #4
 8002fea:	d122      	bne.n	8003032 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	f003 0304 	and.w	r3, r3, #4
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d11b      	bne.n	8003032 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f06f 0204 	mvn.w	r2, #4
 8003002:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003014:	2b00      	cmp	r3, #0
 8003016:	d003      	beq.n	8003020 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f8c4 	bl	80031a6 <HAL_TIM_IC_CaptureCallback>
 800301e:	e005      	b.n	800302c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 f8b6 	bl	8003192 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f8c7 	bl	80031ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	f003 0308 	and.w	r3, r3, #8
 800303c:	2b08      	cmp	r3, #8
 800303e:	d122      	bne.n	8003086 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	f003 0308 	and.w	r3, r3, #8
 800304a:	2b08      	cmp	r3, #8
 800304c:	d11b      	bne.n	8003086 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f06f 0208 	mvn.w	r2, #8
 8003056:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2204      	movs	r2, #4
 800305c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	69db      	ldr	r3, [r3, #28]
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	2b00      	cmp	r3, #0
 800306a:	d003      	beq.n	8003074 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f89a 	bl	80031a6 <HAL_TIM_IC_CaptureCallback>
 8003072:	e005      	b.n	8003080 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 f88c 	bl	8003192 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 f89d 	bl	80031ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	f003 0310 	and.w	r3, r3, #16
 8003090:	2b10      	cmp	r3, #16
 8003092:	d122      	bne.n	80030da <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	f003 0310 	and.w	r3, r3, #16
 800309e:	2b10      	cmp	r3, #16
 80030a0:	d11b      	bne.n	80030da <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f06f 0210 	mvn.w	r2, #16
 80030aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2208      	movs	r2, #8
 80030b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	69db      	ldr	r3, [r3, #28]
 80030b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f870 	bl	80031a6 <HAL_TIM_IC_CaptureCallback>
 80030c6:	e005      	b.n	80030d4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f862 	bl	8003192 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 f873 	bl	80031ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d10e      	bne.n	8003106 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d107      	bne.n	8003106 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f06f 0201 	mvn.w	r2, #1
 80030fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7fd fc9f 	bl	8000a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003110:	2b80      	cmp	r3, #128	; 0x80
 8003112:	d10e      	bne.n	8003132 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800311e:	2b80      	cmp	r3, #128	; 0x80
 8003120:	d107      	bne.n	8003132 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800312a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f903 	bl	8003338 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800313c:	2b40      	cmp	r3, #64	; 0x40
 800313e:	d10e      	bne.n	800315e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800314a:	2b40      	cmp	r3, #64	; 0x40
 800314c:	d107      	bne.n	800315e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003156:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f838 	bl	80031ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	f003 0320 	and.w	r3, r3, #32
 8003168:	2b20      	cmp	r3, #32
 800316a:	d10e      	bne.n	800318a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f003 0320 	and.w	r3, r3, #32
 8003176:	2b20      	cmp	r3, #32
 8003178:	d107      	bne.n	800318a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f06f 0220 	mvn.w	r2, #32
 8003182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f000 f8cd 	bl	8003324 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800319a:	bf00      	nop
 800319c:	370c      	adds	r7, #12
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr

080031a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031a6:	b480      	push	{r7}
 80031a8:	b083      	sub	sp, #12
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031ae:	bf00      	nop
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr

080031ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031ba:	b480      	push	{r7}
 80031bc:	b083      	sub	sp, #12
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031d6:	bf00      	nop
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a40      	ldr	r2, [pc, #256]	; (80032f8 <TIM_Base_SetConfig+0x114>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d013      	beq.n	8003224 <TIM_Base_SetConfig+0x40>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003202:	d00f      	beq.n	8003224 <TIM_Base_SetConfig+0x40>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a3d      	ldr	r2, [pc, #244]	; (80032fc <TIM_Base_SetConfig+0x118>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d00b      	beq.n	8003224 <TIM_Base_SetConfig+0x40>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a3c      	ldr	r2, [pc, #240]	; (8003300 <TIM_Base_SetConfig+0x11c>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d007      	beq.n	8003224 <TIM_Base_SetConfig+0x40>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a3b      	ldr	r2, [pc, #236]	; (8003304 <TIM_Base_SetConfig+0x120>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d003      	beq.n	8003224 <TIM_Base_SetConfig+0x40>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a3a      	ldr	r2, [pc, #232]	; (8003308 <TIM_Base_SetConfig+0x124>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d108      	bne.n	8003236 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800322a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	4313      	orrs	r3, r2
 8003234:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a2f      	ldr	r2, [pc, #188]	; (80032f8 <TIM_Base_SetConfig+0x114>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d02b      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003244:	d027      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a2c      	ldr	r2, [pc, #176]	; (80032fc <TIM_Base_SetConfig+0x118>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d023      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a2b      	ldr	r2, [pc, #172]	; (8003300 <TIM_Base_SetConfig+0x11c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d01f      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a2a      	ldr	r2, [pc, #168]	; (8003304 <TIM_Base_SetConfig+0x120>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d01b      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a29      	ldr	r2, [pc, #164]	; (8003308 <TIM_Base_SetConfig+0x124>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d017      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a28      	ldr	r2, [pc, #160]	; (800330c <TIM_Base_SetConfig+0x128>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d013      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a27      	ldr	r2, [pc, #156]	; (8003310 <TIM_Base_SetConfig+0x12c>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d00f      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a26      	ldr	r2, [pc, #152]	; (8003314 <TIM_Base_SetConfig+0x130>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d00b      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a25      	ldr	r2, [pc, #148]	; (8003318 <TIM_Base_SetConfig+0x134>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d007      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a24      	ldr	r2, [pc, #144]	; (800331c <TIM_Base_SetConfig+0x138>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d003      	beq.n	8003296 <TIM_Base_SetConfig+0xb2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a23      	ldr	r2, [pc, #140]	; (8003320 <TIM_Base_SetConfig+0x13c>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d108      	bne.n	80032a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800329c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	689a      	ldr	r2, [r3, #8]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a0a      	ldr	r2, [pc, #40]	; (80032f8 <TIM_Base_SetConfig+0x114>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d003      	beq.n	80032dc <TIM_Base_SetConfig+0xf8>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a0c      	ldr	r2, [pc, #48]	; (8003308 <TIM_Base_SetConfig+0x124>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d103      	bne.n	80032e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	691a      	ldr	r2, [r3, #16]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	615a      	str	r2, [r3, #20]
}
 80032ea:	bf00      	nop
 80032ec:	3714      	adds	r7, #20
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40010000 	.word	0x40010000
 80032fc:	40000400 	.word	0x40000400
 8003300:	40000800 	.word	0x40000800
 8003304:	40000c00 	.word	0x40000c00
 8003308:	40010400 	.word	0x40010400
 800330c:	40014000 	.word	0x40014000
 8003310:	40014400 	.word	0x40014400
 8003314:	40014800 	.word	0x40014800
 8003318:	40001800 	.word	0x40001800
 800331c:	40001c00 	.word	0x40001c00
 8003320:	40002000 	.word	0x40002000

08003324 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e03f      	b.n	80033de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d106      	bne.n	8003378 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7fd fdf0 	bl	8000f58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2224      	movs	r2, #36	; 0x24
 800337c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68da      	ldr	r2, [r3, #12]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800338e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f90b 	bl	80035ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	695a      	ldr	r2, [r3, #20]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2220      	movs	r2, #32
 80033d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e6:	b580      	push	{r7, lr}
 80033e8:	b088      	sub	sp, #32
 80033ea:	af02      	add	r7, sp, #8
 80033ec:	60f8      	str	r0, [r7, #12]
 80033ee:	60b9      	str	r1, [r7, #8]
 80033f0:	603b      	str	r3, [r7, #0]
 80033f2:	4613      	mov	r3, r2
 80033f4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80033f6:	2300      	movs	r3, #0
 80033f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b20      	cmp	r3, #32
 8003404:	f040 8083 	bne.w	800350e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d002      	beq.n	8003414 <HAL_UART_Transmit+0x2e>
 800340e:	88fb      	ldrh	r3, [r7, #6]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e07b      	b.n	8003510 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800341e:	2b01      	cmp	r3, #1
 8003420:	d101      	bne.n	8003426 <HAL_UART_Transmit+0x40>
 8003422:	2302      	movs	r3, #2
 8003424:	e074      	b.n	8003510 <HAL_UART_Transmit+0x12a>
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2221      	movs	r2, #33	; 0x21
 8003438:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800343c:	f7fd ff6e 	bl	800131c <HAL_GetTick>
 8003440:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	88fa      	ldrh	r2, [r7, #6]
 8003446:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	88fa      	ldrh	r2, [r7, #6]
 800344c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003456:	e042      	b.n	80034de <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800345c:	b29b      	uxth	r3, r3
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800346e:	d122      	bne.n	80034b6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	2200      	movs	r2, #0
 8003478:	2180      	movs	r1, #128	; 0x80
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f84c 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e042      	b.n	8003510 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	881b      	ldrh	r3, [r3, #0]
 8003492:	461a      	mov	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800349c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d103      	bne.n	80034ae <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	3302      	adds	r3, #2
 80034aa:	60bb      	str	r3, [r7, #8]
 80034ac:	e017      	b.n	80034de <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	3301      	adds	r3, #1
 80034b2:	60bb      	str	r3, [r7, #8]
 80034b4:	e013      	b.n	80034de <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	9300      	str	r3, [sp, #0]
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	2200      	movs	r2, #0
 80034be:	2180      	movs	r1, #128	; 0x80
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 f829 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e01f      	b.n	8003510 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	1c5a      	adds	r2, r3, #1
 80034d4:	60ba      	str	r2, [r7, #8]
 80034d6:	781a      	ldrb	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d1b7      	bne.n	8003458 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	2200      	movs	r2, #0
 80034f0:	2140      	movs	r1, #64	; 0x40
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f000 f810 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e006      	b.n	8003510 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2220      	movs	r2, #32
 8003506:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800350a:	2300      	movs	r3, #0
 800350c:	e000      	b.n	8003510 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800350e:	2302      	movs	r3, #2
  }
}
 8003510:	4618      	mov	r0, r3
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	603b      	str	r3, [r7, #0]
 8003524:	4613      	mov	r3, r2
 8003526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003528:	e02c      	b.n	8003584 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003530:	d028      	beq.n	8003584 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <UART_WaitOnFlagUntilTimeout+0x30>
 8003538:	f7fd fef0 	bl	800131c <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	429a      	cmp	r2, r3
 8003546:	d21d      	bcs.n	8003584 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003556:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	695a      	ldr	r2, [r3, #20]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f022 0201 	bic.w	r2, r2, #1
 8003566:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2220      	movs	r2, #32
 800356c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2220      	movs	r2, #32
 8003574:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e00f      	b.n	80035a4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	4013      	ands	r3, r2
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	429a      	cmp	r2, r3
 8003592:	bf0c      	ite	eq
 8003594:	2301      	moveq	r3, #1
 8003596:	2300      	movne	r3, #0
 8003598:	b2db      	uxtb	r3, r3
 800359a:	461a      	mov	r2, r3
 800359c:	79fb      	ldrb	r3, [r7, #7]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d0c3      	beq.n	800352a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b0:	b085      	sub	sp, #20
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	68da      	ldr	r2, [r3, #12]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	431a      	orrs	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80035ee:	f023 030c 	bic.w	r3, r3, #12
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6812      	ldr	r2, [r2, #0]
 80035f6:	68f9      	ldr	r1, [r7, #12]
 80035f8:	430b      	orrs	r3, r1
 80035fa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	699a      	ldr	r2, [r3, #24]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800361a:	f040 818b 	bne.w	8003934 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4ac1      	ldr	r2, [pc, #772]	; (8003928 <UART_SetConfig+0x37c>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d005      	beq.n	8003634 <UART_SetConfig+0x88>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4abf      	ldr	r2, [pc, #764]	; (800392c <UART_SetConfig+0x380>)
 800362e:	4293      	cmp	r3, r2
 8003630:	f040 80bd 	bne.w	80037ae <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003634:	f7fe fe8a 	bl	800234c <HAL_RCC_GetPCLK2Freq>
 8003638:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	461d      	mov	r5, r3
 800363e:	f04f 0600 	mov.w	r6, #0
 8003642:	46a8      	mov	r8, r5
 8003644:	46b1      	mov	r9, r6
 8003646:	eb18 0308 	adds.w	r3, r8, r8
 800364a:	eb49 0409 	adc.w	r4, r9, r9
 800364e:	4698      	mov	r8, r3
 8003650:	46a1      	mov	r9, r4
 8003652:	eb18 0805 	adds.w	r8, r8, r5
 8003656:	eb49 0906 	adc.w	r9, r9, r6
 800365a:	f04f 0100 	mov.w	r1, #0
 800365e:	f04f 0200 	mov.w	r2, #0
 8003662:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003666:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800366a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800366e:	4688      	mov	r8, r1
 8003670:	4691      	mov	r9, r2
 8003672:	eb18 0005 	adds.w	r0, r8, r5
 8003676:	eb49 0106 	adc.w	r1, r9, r6
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	461d      	mov	r5, r3
 8003680:	f04f 0600 	mov.w	r6, #0
 8003684:	196b      	adds	r3, r5, r5
 8003686:	eb46 0406 	adc.w	r4, r6, r6
 800368a:	461a      	mov	r2, r3
 800368c:	4623      	mov	r3, r4
 800368e:	f7fc fd9f 	bl	80001d0 <__aeabi_uldivmod>
 8003692:	4603      	mov	r3, r0
 8003694:	460c      	mov	r4, r1
 8003696:	461a      	mov	r2, r3
 8003698:	4ba5      	ldr	r3, [pc, #660]	; (8003930 <UART_SetConfig+0x384>)
 800369a:	fba3 2302 	umull	r2, r3, r3, r2
 800369e:	095b      	lsrs	r3, r3, #5
 80036a0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	461d      	mov	r5, r3
 80036a8:	f04f 0600 	mov.w	r6, #0
 80036ac:	46a9      	mov	r9, r5
 80036ae:	46b2      	mov	sl, r6
 80036b0:	eb19 0309 	adds.w	r3, r9, r9
 80036b4:	eb4a 040a 	adc.w	r4, sl, sl
 80036b8:	4699      	mov	r9, r3
 80036ba:	46a2      	mov	sl, r4
 80036bc:	eb19 0905 	adds.w	r9, r9, r5
 80036c0:	eb4a 0a06 	adc.w	sl, sl, r6
 80036c4:	f04f 0100 	mov.w	r1, #0
 80036c8:	f04f 0200 	mov.w	r2, #0
 80036cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80036d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80036d8:	4689      	mov	r9, r1
 80036da:	4692      	mov	sl, r2
 80036dc:	eb19 0005 	adds.w	r0, r9, r5
 80036e0:	eb4a 0106 	adc.w	r1, sl, r6
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	461d      	mov	r5, r3
 80036ea:	f04f 0600 	mov.w	r6, #0
 80036ee:	196b      	adds	r3, r5, r5
 80036f0:	eb46 0406 	adc.w	r4, r6, r6
 80036f4:	461a      	mov	r2, r3
 80036f6:	4623      	mov	r3, r4
 80036f8:	f7fc fd6a 	bl	80001d0 <__aeabi_uldivmod>
 80036fc:	4603      	mov	r3, r0
 80036fe:	460c      	mov	r4, r1
 8003700:	461a      	mov	r2, r3
 8003702:	4b8b      	ldr	r3, [pc, #556]	; (8003930 <UART_SetConfig+0x384>)
 8003704:	fba3 1302 	umull	r1, r3, r3, r2
 8003708:	095b      	lsrs	r3, r3, #5
 800370a:	2164      	movs	r1, #100	; 0x64
 800370c:	fb01 f303 	mul.w	r3, r1, r3
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	3332      	adds	r3, #50	; 0x32
 8003716:	4a86      	ldr	r2, [pc, #536]	; (8003930 <UART_SetConfig+0x384>)
 8003718:	fba2 2303 	umull	r2, r3, r2, r3
 800371c:	095b      	lsrs	r3, r3, #5
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003724:	4498      	add	r8, r3
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	461d      	mov	r5, r3
 800372a:	f04f 0600 	mov.w	r6, #0
 800372e:	46a9      	mov	r9, r5
 8003730:	46b2      	mov	sl, r6
 8003732:	eb19 0309 	adds.w	r3, r9, r9
 8003736:	eb4a 040a 	adc.w	r4, sl, sl
 800373a:	4699      	mov	r9, r3
 800373c:	46a2      	mov	sl, r4
 800373e:	eb19 0905 	adds.w	r9, r9, r5
 8003742:	eb4a 0a06 	adc.w	sl, sl, r6
 8003746:	f04f 0100 	mov.w	r1, #0
 800374a:	f04f 0200 	mov.w	r2, #0
 800374e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003752:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003756:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800375a:	4689      	mov	r9, r1
 800375c:	4692      	mov	sl, r2
 800375e:	eb19 0005 	adds.w	r0, r9, r5
 8003762:	eb4a 0106 	adc.w	r1, sl, r6
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	461d      	mov	r5, r3
 800376c:	f04f 0600 	mov.w	r6, #0
 8003770:	196b      	adds	r3, r5, r5
 8003772:	eb46 0406 	adc.w	r4, r6, r6
 8003776:	461a      	mov	r2, r3
 8003778:	4623      	mov	r3, r4
 800377a:	f7fc fd29 	bl	80001d0 <__aeabi_uldivmod>
 800377e:	4603      	mov	r3, r0
 8003780:	460c      	mov	r4, r1
 8003782:	461a      	mov	r2, r3
 8003784:	4b6a      	ldr	r3, [pc, #424]	; (8003930 <UART_SetConfig+0x384>)
 8003786:	fba3 1302 	umull	r1, r3, r3, r2
 800378a:	095b      	lsrs	r3, r3, #5
 800378c:	2164      	movs	r1, #100	; 0x64
 800378e:	fb01 f303 	mul.w	r3, r1, r3
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	3332      	adds	r3, #50	; 0x32
 8003798:	4a65      	ldr	r2, [pc, #404]	; (8003930 <UART_SetConfig+0x384>)
 800379a:	fba2 2303 	umull	r2, r3, r2, r3
 800379e:	095b      	lsrs	r3, r3, #5
 80037a0:	f003 0207 	and.w	r2, r3, #7
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4442      	add	r2, r8
 80037aa:	609a      	str	r2, [r3, #8]
 80037ac:	e26f      	b.n	8003c8e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037ae:	f7fe fdb9 	bl	8002324 <HAL_RCC_GetPCLK1Freq>
 80037b2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	461d      	mov	r5, r3
 80037b8:	f04f 0600 	mov.w	r6, #0
 80037bc:	46a8      	mov	r8, r5
 80037be:	46b1      	mov	r9, r6
 80037c0:	eb18 0308 	adds.w	r3, r8, r8
 80037c4:	eb49 0409 	adc.w	r4, r9, r9
 80037c8:	4698      	mov	r8, r3
 80037ca:	46a1      	mov	r9, r4
 80037cc:	eb18 0805 	adds.w	r8, r8, r5
 80037d0:	eb49 0906 	adc.w	r9, r9, r6
 80037d4:	f04f 0100 	mov.w	r1, #0
 80037d8:	f04f 0200 	mov.w	r2, #0
 80037dc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80037e0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80037e4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80037e8:	4688      	mov	r8, r1
 80037ea:	4691      	mov	r9, r2
 80037ec:	eb18 0005 	adds.w	r0, r8, r5
 80037f0:	eb49 0106 	adc.w	r1, r9, r6
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	461d      	mov	r5, r3
 80037fa:	f04f 0600 	mov.w	r6, #0
 80037fe:	196b      	adds	r3, r5, r5
 8003800:	eb46 0406 	adc.w	r4, r6, r6
 8003804:	461a      	mov	r2, r3
 8003806:	4623      	mov	r3, r4
 8003808:	f7fc fce2 	bl	80001d0 <__aeabi_uldivmod>
 800380c:	4603      	mov	r3, r0
 800380e:	460c      	mov	r4, r1
 8003810:	461a      	mov	r2, r3
 8003812:	4b47      	ldr	r3, [pc, #284]	; (8003930 <UART_SetConfig+0x384>)
 8003814:	fba3 2302 	umull	r2, r3, r3, r2
 8003818:	095b      	lsrs	r3, r3, #5
 800381a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	461d      	mov	r5, r3
 8003822:	f04f 0600 	mov.w	r6, #0
 8003826:	46a9      	mov	r9, r5
 8003828:	46b2      	mov	sl, r6
 800382a:	eb19 0309 	adds.w	r3, r9, r9
 800382e:	eb4a 040a 	adc.w	r4, sl, sl
 8003832:	4699      	mov	r9, r3
 8003834:	46a2      	mov	sl, r4
 8003836:	eb19 0905 	adds.w	r9, r9, r5
 800383a:	eb4a 0a06 	adc.w	sl, sl, r6
 800383e:	f04f 0100 	mov.w	r1, #0
 8003842:	f04f 0200 	mov.w	r2, #0
 8003846:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800384a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800384e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003852:	4689      	mov	r9, r1
 8003854:	4692      	mov	sl, r2
 8003856:	eb19 0005 	adds.w	r0, r9, r5
 800385a:	eb4a 0106 	adc.w	r1, sl, r6
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	461d      	mov	r5, r3
 8003864:	f04f 0600 	mov.w	r6, #0
 8003868:	196b      	adds	r3, r5, r5
 800386a:	eb46 0406 	adc.w	r4, r6, r6
 800386e:	461a      	mov	r2, r3
 8003870:	4623      	mov	r3, r4
 8003872:	f7fc fcad 	bl	80001d0 <__aeabi_uldivmod>
 8003876:	4603      	mov	r3, r0
 8003878:	460c      	mov	r4, r1
 800387a:	461a      	mov	r2, r3
 800387c:	4b2c      	ldr	r3, [pc, #176]	; (8003930 <UART_SetConfig+0x384>)
 800387e:	fba3 1302 	umull	r1, r3, r3, r2
 8003882:	095b      	lsrs	r3, r3, #5
 8003884:	2164      	movs	r1, #100	; 0x64
 8003886:	fb01 f303 	mul.w	r3, r1, r3
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	00db      	lsls	r3, r3, #3
 800388e:	3332      	adds	r3, #50	; 0x32
 8003890:	4a27      	ldr	r2, [pc, #156]	; (8003930 <UART_SetConfig+0x384>)
 8003892:	fba2 2303 	umull	r2, r3, r2, r3
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800389e:	4498      	add	r8, r3
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	461d      	mov	r5, r3
 80038a4:	f04f 0600 	mov.w	r6, #0
 80038a8:	46a9      	mov	r9, r5
 80038aa:	46b2      	mov	sl, r6
 80038ac:	eb19 0309 	adds.w	r3, r9, r9
 80038b0:	eb4a 040a 	adc.w	r4, sl, sl
 80038b4:	4699      	mov	r9, r3
 80038b6:	46a2      	mov	sl, r4
 80038b8:	eb19 0905 	adds.w	r9, r9, r5
 80038bc:	eb4a 0a06 	adc.w	sl, sl, r6
 80038c0:	f04f 0100 	mov.w	r1, #0
 80038c4:	f04f 0200 	mov.w	r2, #0
 80038c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80038d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80038d4:	4689      	mov	r9, r1
 80038d6:	4692      	mov	sl, r2
 80038d8:	eb19 0005 	adds.w	r0, r9, r5
 80038dc:	eb4a 0106 	adc.w	r1, sl, r6
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	461d      	mov	r5, r3
 80038e6:	f04f 0600 	mov.w	r6, #0
 80038ea:	196b      	adds	r3, r5, r5
 80038ec:	eb46 0406 	adc.w	r4, r6, r6
 80038f0:	461a      	mov	r2, r3
 80038f2:	4623      	mov	r3, r4
 80038f4:	f7fc fc6c 	bl	80001d0 <__aeabi_uldivmod>
 80038f8:	4603      	mov	r3, r0
 80038fa:	460c      	mov	r4, r1
 80038fc:	461a      	mov	r2, r3
 80038fe:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <UART_SetConfig+0x384>)
 8003900:	fba3 1302 	umull	r1, r3, r3, r2
 8003904:	095b      	lsrs	r3, r3, #5
 8003906:	2164      	movs	r1, #100	; 0x64
 8003908:	fb01 f303 	mul.w	r3, r1, r3
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	3332      	adds	r3, #50	; 0x32
 8003912:	4a07      	ldr	r2, [pc, #28]	; (8003930 <UART_SetConfig+0x384>)
 8003914:	fba2 2303 	umull	r2, r3, r2, r3
 8003918:	095b      	lsrs	r3, r3, #5
 800391a:	f003 0207 	and.w	r2, r3, #7
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4442      	add	r2, r8
 8003924:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003926:	e1b2      	b.n	8003c8e <UART_SetConfig+0x6e2>
 8003928:	40011000 	.word	0x40011000
 800392c:	40011400 	.word	0x40011400
 8003930:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4ad7      	ldr	r2, [pc, #860]	; (8003c98 <UART_SetConfig+0x6ec>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d005      	beq.n	800394a <UART_SetConfig+0x39e>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4ad6      	ldr	r2, [pc, #856]	; (8003c9c <UART_SetConfig+0x6f0>)
 8003944:	4293      	cmp	r3, r2
 8003946:	f040 80d1 	bne.w	8003aec <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800394a:	f7fe fcff 	bl	800234c <HAL_RCC_GetPCLK2Freq>
 800394e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	469a      	mov	sl, r3
 8003954:	f04f 0b00 	mov.w	fp, #0
 8003958:	46d0      	mov	r8, sl
 800395a:	46d9      	mov	r9, fp
 800395c:	eb18 0308 	adds.w	r3, r8, r8
 8003960:	eb49 0409 	adc.w	r4, r9, r9
 8003964:	4698      	mov	r8, r3
 8003966:	46a1      	mov	r9, r4
 8003968:	eb18 080a 	adds.w	r8, r8, sl
 800396c:	eb49 090b 	adc.w	r9, r9, fp
 8003970:	f04f 0100 	mov.w	r1, #0
 8003974:	f04f 0200 	mov.w	r2, #0
 8003978:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800397c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003980:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003984:	4688      	mov	r8, r1
 8003986:	4691      	mov	r9, r2
 8003988:	eb1a 0508 	adds.w	r5, sl, r8
 800398c:	eb4b 0609 	adc.w	r6, fp, r9
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	4619      	mov	r1, r3
 8003996:	f04f 0200 	mov.w	r2, #0
 800399a:	f04f 0300 	mov.w	r3, #0
 800399e:	f04f 0400 	mov.w	r4, #0
 80039a2:	0094      	lsls	r4, r2, #2
 80039a4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80039a8:	008b      	lsls	r3, r1, #2
 80039aa:	461a      	mov	r2, r3
 80039ac:	4623      	mov	r3, r4
 80039ae:	4628      	mov	r0, r5
 80039b0:	4631      	mov	r1, r6
 80039b2:	f7fc fc0d 	bl	80001d0 <__aeabi_uldivmod>
 80039b6:	4603      	mov	r3, r0
 80039b8:	460c      	mov	r4, r1
 80039ba:	461a      	mov	r2, r3
 80039bc:	4bb8      	ldr	r3, [pc, #736]	; (8003ca0 <UART_SetConfig+0x6f4>)
 80039be:	fba3 2302 	umull	r2, r3, r3, r2
 80039c2:	095b      	lsrs	r3, r3, #5
 80039c4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	469b      	mov	fp, r3
 80039cc:	f04f 0c00 	mov.w	ip, #0
 80039d0:	46d9      	mov	r9, fp
 80039d2:	46e2      	mov	sl, ip
 80039d4:	eb19 0309 	adds.w	r3, r9, r9
 80039d8:	eb4a 040a 	adc.w	r4, sl, sl
 80039dc:	4699      	mov	r9, r3
 80039de:	46a2      	mov	sl, r4
 80039e0:	eb19 090b 	adds.w	r9, r9, fp
 80039e4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80039e8:	f04f 0100 	mov.w	r1, #0
 80039ec:	f04f 0200 	mov.w	r2, #0
 80039f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80039f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80039fc:	4689      	mov	r9, r1
 80039fe:	4692      	mov	sl, r2
 8003a00:	eb1b 0509 	adds.w	r5, fp, r9
 8003a04:	eb4c 060a 	adc.w	r6, ip, sl
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	f04f 0200 	mov.w	r2, #0
 8003a12:	f04f 0300 	mov.w	r3, #0
 8003a16:	f04f 0400 	mov.w	r4, #0
 8003a1a:	0094      	lsls	r4, r2, #2
 8003a1c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003a20:	008b      	lsls	r3, r1, #2
 8003a22:	461a      	mov	r2, r3
 8003a24:	4623      	mov	r3, r4
 8003a26:	4628      	mov	r0, r5
 8003a28:	4631      	mov	r1, r6
 8003a2a:	f7fc fbd1 	bl	80001d0 <__aeabi_uldivmod>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	460c      	mov	r4, r1
 8003a32:	461a      	mov	r2, r3
 8003a34:	4b9a      	ldr	r3, [pc, #616]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003a36:	fba3 1302 	umull	r1, r3, r3, r2
 8003a3a:	095b      	lsrs	r3, r3, #5
 8003a3c:	2164      	movs	r1, #100	; 0x64
 8003a3e:	fb01 f303 	mul.w	r3, r1, r3
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	3332      	adds	r3, #50	; 0x32
 8003a48:	4a95      	ldr	r2, [pc, #596]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4e:	095b      	lsrs	r3, r3, #5
 8003a50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a54:	4498      	add	r8, r3
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	469b      	mov	fp, r3
 8003a5a:	f04f 0c00 	mov.w	ip, #0
 8003a5e:	46d9      	mov	r9, fp
 8003a60:	46e2      	mov	sl, ip
 8003a62:	eb19 0309 	adds.w	r3, r9, r9
 8003a66:	eb4a 040a 	adc.w	r4, sl, sl
 8003a6a:	4699      	mov	r9, r3
 8003a6c:	46a2      	mov	sl, r4
 8003a6e:	eb19 090b 	adds.w	r9, r9, fp
 8003a72:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003a76:	f04f 0100 	mov.w	r1, #0
 8003a7a:	f04f 0200 	mov.w	r2, #0
 8003a7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003a86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003a8a:	4689      	mov	r9, r1
 8003a8c:	4692      	mov	sl, r2
 8003a8e:	eb1b 0509 	adds.w	r5, fp, r9
 8003a92:	eb4c 060a 	adc.w	r6, ip, sl
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	f04f 0200 	mov.w	r2, #0
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	f04f 0400 	mov.w	r4, #0
 8003aa8:	0094      	lsls	r4, r2, #2
 8003aaa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003aae:	008b      	lsls	r3, r1, #2
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	4623      	mov	r3, r4
 8003ab4:	4628      	mov	r0, r5
 8003ab6:	4631      	mov	r1, r6
 8003ab8:	f7fc fb8a 	bl	80001d0 <__aeabi_uldivmod>
 8003abc:	4603      	mov	r3, r0
 8003abe:	460c      	mov	r4, r1
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	4b77      	ldr	r3, [pc, #476]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003ac4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ac8:	095b      	lsrs	r3, r3, #5
 8003aca:	2164      	movs	r1, #100	; 0x64
 8003acc:	fb01 f303 	mul.w	r3, r1, r3
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	011b      	lsls	r3, r3, #4
 8003ad4:	3332      	adds	r3, #50	; 0x32
 8003ad6:	4a72      	ldr	r2, [pc, #456]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8003adc:	095b      	lsrs	r3, r3, #5
 8003ade:	f003 020f 	and.w	r2, r3, #15
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4442      	add	r2, r8
 8003ae8:	609a      	str	r2, [r3, #8]
 8003aea:	e0d0      	b.n	8003c8e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003aec:	f7fe fc1a 	bl	8002324 <HAL_RCC_GetPCLK1Freq>
 8003af0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	469a      	mov	sl, r3
 8003af6:	f04f 0b00 	mov.w	fp, #0
 8003afa:	46d0      	mov	r8, sl
 8003afc:	46d9      	mov	r9, fp
 8003afe:	eb18 0308 	adds.w	r3, r8, r8
 8003b02:	eb49 0409 	adc.w	r4, r9, r9
 8003b06:	4698      	mov	r8, r3
 8003b08:	46a1      	mov	r9, r4
 8003b0a:	eb18 080a 	adds.w	r8, r8, sl
 8003b0e:	eb49 090b 	adc.w	r9, r9, fp
 8003b12:	f04f 0100 	mov.w	r1, #0
 8003b16:	f04f 0200 	mov.w	r2, #0
 8003b1a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003b1e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003b22:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003b26:	4688      	mov	r8, r1
 8003b28:	4691      	mov	r9, r2
 8003b2a:	eb1a 0508 	adds.w	r5, sl, r8
 8003b2e:	eb4b 0609 	adc.w	r6, fp, r9
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	4619      	mov	r1, r3
 8003b38:	f04f 0200 	mov.w	r2, #0
 8003b3c:	f04f 0300 	mov.w	r3, #0
 8003b40:	f04f 0400 	mov.w	r4, #0
 8003b44:	0094      	lsls	r4, r2, #2
 8003b46:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003b4a:	008b      	lsls	r3, r1, #2
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	4623      	mov	r3, r4
 8003b50:	4628      	mov	r0, r5
 8003b52:	4631      	mov	r1, r6
 8003b54:	f7fc fb3c 	bl	80001d0 <__aeabi_uldivmod>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	460c      	mov	r4, r1
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	4b50      	ldr	r3, [pc, #320]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003b60:	fba3 2302 	umull	r2, r3, r3, r2
 8003b64:	095b      	lsrs	r3, r3, #5
 8003b66:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	469b      	mov	fp, r3
 8003b6e:	f04f 0c00 	mov.w	ip, #0
 8003b72:	46d9      	mov	r9, fp
 8003b74:	46e2      	mov	sl, ip
 8003b76:	eb19 0309 	adds.w	r3, r9, r9
 8003b7a:	eb4a 040a 	adc.w	r4, sl, sl
 8003b7e:	4699      	mov	r9, r3
 8003b80:	46a2      	mov	sl, r4
 8003b82:	eb19 090b 	adds.w	r9, r9, fp
 8003b86:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003b8a:	f04f 0100 	mov.w	r1, #0
 8003b8e:	f04f 0200 	mov.w	r2, #0
 8003b92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b96:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003b9a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003b9e:	4689      	mov	r9, r1
 8003ba0:	4692      	mov	sl, r2
 8003ba2:	eb1b 0509 	adds.w	r5, fp, r9
 8003ba6:	eb4c 060a 	adc.w	r6, ip, sl
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	f04f 0200 	mov.w	r2, #0
 8003bb4:	f04f 0300 	mov.w	r3, #0
 8003bb8:	f04f 0400 	mov.w	r4, #0
 8003bbc:	0094      	lsls	r4, r2, #2
 8003bbe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003bc2:	008b      	lsls	r3, r1, #2
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	4623      	mov	r3, r4
 8003bc8:	4628      	mov	r0, r5
 8003bca:	4631      	mov	r1, r6
 8003bcc:	f7fc fb00 	bl	80001d0 <__aeabi_uldivmod>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	460c      	mov	r4, r1
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	4b32      	ldr	r3, [pc, #200]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003bd8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bdc:	095b      	lsrs	r3, r3, #5
 8003bde:	2164      	movs	r1, #100	; 0x64
 8003be0:	fb01 f303 	mul.w	r3, r1, r3
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	3332      	adds	r3, #50	; 0x32
 8003bea:	4a2d      	ldr	r2, [pc, #180]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003bec:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf0:	095b      	lsrs	r3, r3, #5
 8003bf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bf6:	4498      	add	r8, r3
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	469b      	mov	fp, r3
 8003bfc:	f04f 0c00 	mov.w	ip, #0
 8003c00:	46d9      	mov	r9, fp
 8003c02:	46e2      	mov	sl, ip
 8003c04:	eb19 0309 	adds.w	r3, r9, r9
 8003c08:	eb4a 040a 	adc.w	r4, sl, sl
 8003c0c:	4699      	mov	r9, r3
 8003c0e:	46a2      	mov	sl, r4
 8003c10:	eb19 090b 	adds.w	r9, r9, fp
 8003c14:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003c18:	f04f 0100 	mov.w	r1, #0
 8003c1c:	f04f 0200 	mov.w	r2, #0
 8003c20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003c28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003c2c:	4689      	mov	r9, r1
 8003c2e:	4692      	mov	sl, r2
 8003c30:	eb1b 0509 	adds.w	r5, fp, r9
 8003c34:	eb4c 060a 	adc.w	r6, ip, sl
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	f04f 0200 	mov.w	r2, #0
 8003c42:	f04f 0300 	mov.w	r3, #0
 8003c46:	f04f 0400 	mov.w	r4, #0
 8003c4a:	0094      	lsls	r4, r2, #2
 8003c4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003c50:	008b      	lsls	r3, r1, #2
 8003c52:	461a      	mov	r2, r3
 8003c54:	4623      	mov	r3, r4
 8003c56:	4628      	mov	r0, r5
 8003c58:	4631      	mov	r1, r6
 8003c5a:	f7fc fab9 	bl	80001d0 <__aeabi_uldivmod>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	460c      	mov	r4, r1
 8003c62:	461a      	mov	r2, r3
 8003c64:	4b0e      	ldr	r3, [pc, #56]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003c66:	fba3 1302 	umull	r1, r3, r3, r2
 8003c6a:	095b      	lsrs	r3, r3, #5
 8003c6c:	2164      	movs	r1, #100	; 0x64
 8003c6e:	fb01 f303 	mul.w	r3, r1, r3
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	3332      	adds	r3, #50	; 0x32
 8003c78:	4a09      	ldr	r2, [pc, #36]	; (8003ca0 <UART_SetConfig+0x6f4>)
 8003c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7e:	095b      	lsrs	r3, r3, #5
 8003c80:	f003 020f 	and.w	r2, r3, #15
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4442      	add	r2, r8
 8003c8a:	609a      	str	r2, [r3, #8]
}
 8003c8c:	e7ff      	b.n	8003c8e <UART_SetConfig+0x6e2>
 8003c8e:	bf00      	nop
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c98:	40011000 	.word	0x40011000
 8003c9c:	40011400 	.word	0x40011400
 8003ca0:	51eb851f 	.word	0x51eb851f

08003ca4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	689a      	ldr	r2, [r3, #8]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	1c5a      	adds	r2, r3, #1
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	601a      	str	r2, [r3, #0]
}
 8003ce0:	bf00      	nop
 8003ce2:	3714      	adds	r7, #20
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6892      	ldr	r2, [r2, #8]
 8003d02:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6852      	ldr	r2, [r2, #4]
 8003d0c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d103      	bne.n	8003d20 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	1e5a      	subs	r2, r3, #1
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b08e      	sub	sp, #56	; 0x38
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8003d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d109      	bne.n	8003d68 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d58:	f383 8811 	msr	BASEPRI, r3
 8003d5c:	f3bf 8f6f 	isb	sy
 8003d60:	f3bf 8f4f 	dsb	sy
 8003d64:	623b      	str	r3, [r7, #32]
 8003d66:	e7fe      	b.n	8003d66 <xQueueGiveFromISR+0x26>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d009      	beq.n	8003d84 <xQueueGiveFromISR+0x44>
 8003d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d74:	f383 8811 	msr	BASEPRI, r3
 8003d78:	f3bf 8f6f 	isb	sy
 8003d7c:	f3bf 8f4f 	dsb	sy
 8003d80:	61fb      	str	r3, [r7, #28]
 8003d82:	e7fe      	b.n	8003d82 <xQueueGiveFromISR+0x42>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d103      	bne.n	8003d94 <xQueueGiveFromISR+0x54>
 8003d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <xQueueGiveFromISR+0x58>
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <xQueueGiveFromISR+0x5a>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d109      	bne.n	8003db2 <xQueueGiveFromISR+0x72>
 8003d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da2:	f383 8811 	msr	BASEPRI, r3
 8003da6:	f3bf 8f6f 	isb	sy
 8003daa:	f3bf 8f4f 	dsb	sy
 8003dae:	61bb      	str	r3, [r7, #24]
 8003db0:	e7fe      	b.n	8003db0 <xQueueGiveFromISR+0x70>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003db2:	f000 fa61 	bl	8004278 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003db6:	f3ef 8211 	mrs	r2, BASEPRI
 8003dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dbe:	f383 8811 	msr	BASEPRI, r3
 8003dc2:	f3bf 8f6f 	isb	sy
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	617a      	str	r2, [r7, #20]
 8003dcc:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003dce:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd6:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ddc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d239      	bcs.n	8003e56 <xQueueGiveFromISR+0x116>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003de8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dee:	1c5a      	adds	r2, r3, #1
 8003df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df2:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003df4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003df8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dfc:	d112      	bne.n	8003e24 <xQueueGiveFromISR+0xe4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d024      	beq.n	8003e50 <xQueueGiveFromISR+0x110>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e08:	3324      	adds	r3, #36	; 0x24
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 f942 	bl	8004094 <xTaskRemoveFromEventList>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d01c      	beq.n	8003e50 <xQueueGiveFromISR+0x110>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d019      	beq.n	8003e50 <xQueueGiveFromISR+0x110>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	e015      	b.n	8003e50 <xQueueGiveFromISR+0x110>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8003e24:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003e28:	2b7f      	cmp	r3, #127	; 0x7f
 8003e2a:	d109      	bne.n	8003e40 <xQueueGiveFromISR+0x100>
	__asm volatile
 8003e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e30:	f383 8811 	msr	BASEPRI, r3
 8003e34:	f3bf 8f6f 	isb	sy
 8003e38:	f3bf 8f4f 	dsb	sy
 8003e3c:	60fb      	str	r3, [r7, #12]
 8003e3e:	e7fe      	b.n	8003e3e <xQueueGiveFromISR+0xfe>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003e40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e44:	3301      	adds	r3, #1
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	b25a      	sxtb	r2, r3
 8003e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8003e50:	2301      	movs	r3, #1
 8003e52:	637b      	str	r3, [r7, #52]	; 0x34
 8003e54:	e001      	b.n	8003e5a <xQueueGiveFromISR+0x11a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003e56:	2300      	movs	r3, #0
 8003e58:	637b      	str	r3, [r7, #52]	; 0x34
 8003e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5c:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3738      	adds	r7, #56	; 0x38
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e7a:	4b4e      	ldr	r3, [pc, #312]	; (8003fb4 <xTaskIncrementTick+0x144>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f040 8087 	bne.w	8003f92 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003e84:	4b4c      	ldr	r3, [pc, #304]	; (8003fb8 <xTaskIncrementTick+0x148>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e8c:	4a4a      	ldr	r2, [pc, #296]	; (8003fb8 <xTaskIncrementTick+0x148>)
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d11f      	bne.n	8003ed8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003e98:	4b48      	ldr	r3, [pc, #288]	; (8003fbc <xTaskIncrementTick+0x14c>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d009      	beq.n	8003eb6 <xTaskIncrementTick+0x46>
	__asm volatile
 8003ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea6:	f383 8811 	msr	BASEPRI, r3
 8003eaa:	f3bf 8f6f 	isb	sy
 8003eae:	f3bf 8f4f 	dsb	sy
 8003eb2:	603b      	str	r3, [r7, #0]
 8003eb4:	e7fe      	b.n	8003eb4 <xTaskIncrementTick+0x44>
 8003eb6:	4b41      	ldr	r3, [pc, #260]	; (8003fbc <xTaskIncrementTick+0x14c>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	60fb      	str	r3, [r7, #12]
 8003ebc:	4b40      	ldr	r3, [pc, #256]	; (8003fc0 <xTaskIncrementTick+0x150>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a3e      	ldr	r2, [pc, #248]	; (8003fbc <xTaskIncrementTick+0x14c>)
 8003ec2:	6013      	str	r3, [r2, #0]
 8003ec4:	4a3e      	ldr	r2, [pc, #248]	; (8003fc0 <xTaskIncrementTick+0x150>)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6013      	str	r3, [r2, #0]
 8003eca:	4b3e      	ldr	r3, [pc, #248]	; (8003fc4 <xTaskIncrementTick+0x154>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	4a3c      	ldr	r2, [pc, #240]	; (8003fc4 <xTaskIncrementTick+0x154>)
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	f000 f940 	bl	8004158 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003ed8:	4b3b      	ldr	r3, [pc, #236]	; (8003fc8 <xTaskIncrementTick+0x158>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d348      	bcc.n	8003f74 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ee2:	4b36      	ldr	r3, [pc, #216]	; (8003fbc <xTaskIncrementTick+0x14c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d104      	bne.n	8003ef6 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003eec:	4b36      	ldr	r3, [pc, #216]	; (8003fc8 <xTaskIncrementTick+0x158>)
 8003eee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ef2:	601a      	str	r2, [r3, #0]
					break;
 8003ef4:	e03e      	b.n	8003f74 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ef6:	4b31      	ldr	r3, [pc, #196]	; (8003fbc <xTaskIncrementTick+0x14c>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d203      	bcs.n	8003f16 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f0e:	4a2e      	ldr	r2, [pc, #184]	; (8003fc8 <xTaskIncrementTick+0x158>)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f14:	e02e      	b.n	8003f74 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	3304      	adds	r3, #4
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff fee6 	bl	8003cec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d004      	beq.n	8003f32 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	3318      	adds	r3, #24
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7ff fedd 	bl	8003cec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f36:	2201      	movs	r2, #1
 8003f38:	409a      	lsls	r2, r3
 8003f3a:	4b24      	ldr	r3, [pc, #144]	; (8003fcc <xTaskIncrementTick+0x15c>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	4a22      	ldr	r2, [pc, #136]	; (8003fcc <xTaskIncrementTick+0x15c>)
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f48:	4613      	mov	r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	4413      	add	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4a1f      	ldr	r2, [pc, #124]	; (8003fd0 <xTaskIncrementTick+0x160>)
 8003f52:	441a      	add	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	3304      	adds	r3, #4
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	f7ff fea2 	bl	8003ca4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f64:	4b1b      	ldr	r3, [pc, #108]	; (8003fd4 <xTaskIncrementTick+0x164>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d3b9      	bcc.n	8003ee2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f72:	e7b6      	b.n	8003ee2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f74:	4b17      	ldr	r3, [pc, #92]	; (8003fd4 <xTaskIncrementTick+0x164>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7a:	4915      	ldr	r1, [pc, #84]	; (8003fd0 <xTaskIncrementTick+0x160>)
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	4413      	add	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	440b      	add	r3, r1
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d907      	bls.n	8003f9c <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	e004      	b.n	8003f9c <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003f92:	4b11      	ldr	r3, [pc, #68]	; (8003fd8 <xTaskIncrementTick+0x168>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	3301      	adds	r3, #1
 8003f98:	4a0f      	ldr	r2, [pc, #60]	; (8003fd8 <xTaskIncrementTick+0x168>)
 8003f9a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003f9c:	4b0f      	ldr	r3, [pc, #60]	; (8003fdc <xTaskIncrementTick+0x16c>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003fa8:	697b      	ldr	r3, [r7, #20]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	200001fc 	.word	0x200001fc
 8003fb8:	200001e4 	.word	0x200001e4
 8003fbc:	200001c8 	.word	0x200001c8
 8003fc0:	200001cc 	.word	0x200001cc
 8003fc4:	200001f4 	.word	0x200001f4
 8003fc8:	200001f8 	.word	0x200001f8
 8003fcc:	200001e8 	.word	0x200001e8
 8003fd0:	2000009c 	.word	0x2000009c
 8003fd4:	20000098 	.word	0x20000098
 8003fd8:	200001ec 	.word	0x200001ec
 8003fdc:	200001f0 	.word	0x200001f0

08003fe0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b087      	sub	sp, #28
 8003fe4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003fe6:	4b26      	ldr	r3, [pc, #152]	; (8004080 <vTaskSwitchContext+0xa0>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003fee:	4b25      	ldr	r3, [pc, #148]	; (8004084 <vTaskSwitchContext+0xa4>)
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003ff4:	e03e      	b.n	8004074 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8003ff6:	4b23      	ldr	r3, [pc, #140]	; (8004084 <vTaskSwitchContext+0xa4>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ffc:	4b22      	ldr	r3, [pc, #136]	; (8004088 <vTaskSwitchContext+0xa8>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	fab3 f383 	clz	r3, r3
 8004008:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800400a:	7afb      	ldrb	r3, [r7, #11]
 800400c:	f1c3 031f 	rsb	r3, r3, #31
 8004010:	617b      	str	r3, [r7, #20]
 8004012:	491e      	ldr	r1, [pc, #120]	; (800408c <vTaskSwitchContext+0xac>)
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	4613      	mov	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	440b      	add	r3, r1
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d109      	bne.n	800403a <vTaskSwitchContext+0x5a>
	__asm volatile
 8004026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800402a:	f383 8811 	msr	BASEPRI, r3
 800402e:	f3bf 8f6f 	isb	sy
 8004032:	f3bf 8f4f 	dsb	sy
 8004036:	607b      	str	r3, [r7, #4]
 8004038:	e7fe      	b.n	8004038 <vTaskSwitchContext+0x58>
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	4a11      	ldr	r2, [pc, #68]	; (800408c <vTaskSwitchContext+0xac>)
 8004046:	4413      	add	r3, r2
 8004048:	613b      	str	r3, [r7, #16]
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	605a      	str	r2, [r3, #4]
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	3308      	adds	r3, #8
 800405c:	429a      	cmp	r2, r3
 800405e:	d104      	bne.n	800406a <vTaskSwitchContext+0x8a>
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	605a      	str	r2, [r3, #4]
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	4a07      	ldr	r2, [pc, #28]	; (8004090 <vTaskSwitchContext+0xb0>)
 8004072:	6013      	str	r3, [r2, #0]
}
 8004074:	bf00      	nop
 8004076:	371c      	adds	r7, #28
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr
 8004080:	200001fc 	.word	0x200001fc
 8004084:	200001f0 	.word	0x200001f0
 8004088:	200001e8 	.word	0x200001e8
 800408c:	2000009c 	.word	0x2000009c
 8004090:	20000098 	.word	0x20000098

08004094 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d109      	bne.n	80040be <xTaskRemoveFromEventList+0x2a>
 80040aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ae:	f383 8811 	msr	BASEPRI, r3
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	f3bf 8f4f 	dsb	sy
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	e7fe      	b.n	80040bc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	3318      	adds	r3, #24
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7ff fe12 	bl	8003cec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040c8:	4b1d      	ldr	r3, [pc, #116]	; (8004140 <xTaskRemoveFromEventList+0xac>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d11c      	bne.n	800410a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	3304      	adds	r3, #4
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff fe09 	bl	8003cec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040de:	2201      	movs	r2, #1
 80040e0:	409a      	lsls	r2, r3
 80040e2:	4b18      	ldr	r3, [pc, #96]	; (8004144 <xTaskRemoveFromEventList+0xb0>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	4a16      	ldr	r2, [pc, #88]	; (8004144 <xTaskRemoveFromEventList+0xb0>)
 80040ea:	6013      	str	r3, [r2, #0]
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040f0:	4613      	mov	r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	4413      	add	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4a13      	ldr	r2, [pc, #76]	; (8004148 <xTaskRemoveFromEventList+0xb4>)
 80040fa:	441a      	add	r2, r3
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	3304      	adds	r3, #4
 8004100:	4619      	mov	r1, r3
 8004102:	4610      	mov	r0, r2
 8004104:	f7ff fdce 	bl	8003ca4 <vListInsertEnd>
 8004108:	e005      	b.n	8004116 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	3318      	adds	r3, #24
 800410e:	4619      	mov	r1, r3
 8004110:	480e      	ldr	r0, [pc, #56]	; (800414c <xTaskRemoveFromEventList+0xb8>)
 8004112:	f7ff fdc7 	bl	8003ca4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800411a:	4b0d      	ldr	r3, [pc, #52]	; (8004150 <xTaskRemoveFromEventList+0xbc>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004120:	429a      	cmp	r2, r3
 8004122:	d905      	bls.n	8004130 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004124:	2301      	movs	r3, #1
 8004126:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004128:	4b0a      	ldr	r3, [pc, #40]	; (8004154 <xTaskRemoveFromEventList+0xc0>)
 800412a:	2201      	movs	r2, #1
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	e001      	b.n	8004134 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8004130:	2300      	movs	r3, #0
 8004132:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004134:	697b      	ldr	r3, [r7, #20]
}
 8004136:	4618      	mov	r0, r3
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	200001fc 	.word	0x200001fc
 8004144:	200001e8 	.word	0x200001e8
 8004148:	2000009c 	.word	0x2000009c
 800414c:	200001d0 	.word	0x200001d0
 8004150:	20000098 	.word	0x20000098
 8004154:	200001f0 	.word	0x200001f0

08004158 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800415e:	4b0c      	ldr	r3, [pc, #48]	; (8004190 <prvResetNextTaskUnblockTime+0x38>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d104      	bne.n	8004172 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004168:	4b0a      	ldr	r3, [pc, #40]	; (8004194 <prvResetNextTaskUnblockTime+0x3c>)
 800416a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800416e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004170:	e008      	b.n	8004184 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004172:	4b07      	ldr	r3, [pc, #28]	; (8004190 <prvResetNextTaskUnblockTime+0x38>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	4a04      	ldr	r2, [pc, #16]	; (8004194 <prvResetNextTaskUnblockTime+0x3c>)
 8004182:	6013      	str	r3, [r2, #0]
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	200001c8 	.word	0x200001c8
 8004194:	200001f8 	.word	0x200001f8
	...

080041a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80041a0:	4b07      	ldr	r3, [pc, #28]	; (80041c0 <pxCurrentTCBConst2>)
 80041a2:	6819      	ldr	r1, [r3, #0]
 80041a4:	6808      	ldr	r0, [r1, #0]
 80041a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041aa:	f380 8809 	msr	PSP, r0
 80041ae:	f3bf 8f6f 	isb	sy
 80041b2:	f04f 0000 	mov.w	r0, #0
 80041b6:	f380 8811 	msr	BASEPRI, r0
 80041ba:	4770      	bx	lr
 80041bc:	f3af 8000 	nop.w

080041c0 <pxCurrentTCBConst2>:
 80041c0:	20000098 	.word	0x20000098
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
	...

080041d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80041d0:	f3ef 8009 	mrs	r0, PSP
 80041d4:	f3bf 8f6f 	isb	sy
 80041d8:	4b15      	ldr	r3, [pc, #84]	; (8004230 <pxCurrentTCBConst>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	f01e 0f10 	tst.w	lr, #16
 80041e0:	bf08      	it	eq
 80041e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80041e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ea:	6010      	str	r0, [r2, #0]
 80041ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80041f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80041f4:	f380 8811 	msr	BASEPRI, r0
 80041f8:	f3bf 8f4f 	dsb	sy
 80041fc:	f3bf 8f6f 	isb	sy
 8004200:	f7ff feee 	bl	8003fe0 <vTaskSwitchContext>
 8004204:	f04f 0000 	mov.w	r0, #0
 8004208:	f380 8811 	msr	BASEPRI, r0
 800420c:	bc09      	pop	{r0, r3}
 800420e:	6819      	ldr	r1, [r3, #0]
 8004210:	6808      	ldr	r0, [r1, #0]
 8004212:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004216:	f01e 0f10 	tst.w	lr, #16
 800421a:	bf08      	it	eq
 800421c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004220:	f380 8809 	msr	PSP, r0
 8004224:	f3bf 8f6f 	isb	sy
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	f3af 8000 	nop.w

08004230 <pxCurrentTCBConst>:
 8004230:	20000098 	.word	0x20000098
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004234:	bf00      	nop
 8004236:	bf00      	nop

08004238 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004242:	f383 8811 	msr	BASEPRI, r3
 8004246:	f3bf 8f6f 	isb	sy
 800424a:	f3bf 8f4f 	dsb	sy
 800424e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004250:	f7ff fe0e 	bl	8003e70 <xTaskIncrementTick>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d003      	beq.n	8004262 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800425a:	4b06      	ldr	r3, [pc, #24]	; (8004274 <SysTick_Handler+0x3c>)
 800425c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004260:	601a      	str	r2, [r3, #0]
 8004262:	2300      	movs	r3, #0
 8004264:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800426c:	bf00      	nop
 800426e:	3708      	adds	r7, #8
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	e000ed04 	.word	0xe000ed04

08004278 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800427e:	f3ef 8305 	mrs	r3, IPSR
 8004282:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2b0f      	cmp	r3, #15
 8004288:	d913      	bls.n	80042b2 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800428a:	4a16      	ldr	r2, [pc, #88]	; (80042e4 <vPortValidateInterruptPriority+0x6c>)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	4413      	add	r3, r2
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004294:	4b14      	ldr	r3, [pc, #80]	; (80042e8 <vPortValidateInterruptPriority+0x70>)
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	7afa      	ldrb	r2, [r7, #11]
 800429a:	429a      	cmp	r2, r3
 800429c:	d209      	bcs.n	80042b2 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800429e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a2:	f383 8811 	msr	BASEPRI, r3
 80042a6:	f3bf 8f6f 	isb	sy
 80042aa:	f3bf 8f4f 	dsb	sy
 80042ae:	607b      	str	r3, [r7, #4]
 80042b0:	e7fe      	b.n	80042b0 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80042b2:	4b0e      	ldr	r3, [pc, #56]	; (80042ec <vPortValidateInterruptPriority+0x74>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80042ba:	4b0d      	ldr	r3, [pc, #52]	; (80042f0 <vPortValidateInterruptPriority+0x78>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d909      	bls.n	80042d6 <vPortValidateInterruptPriority+0x5e>
 80042c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c6:	f383 8811 	msr	BASEPRI, r3
 80042ca:	f3bf 8f6f 	isb	sy
 80042ce:	f3bf 8f4f 	dsb	sy
 80042d2:	603b      	str	r3, [r7, #0]
 80042d4:	e7fe      	b.n	80042d4 <vPortValidateInterruptPriority+0x5c>
	}
 80042d6:	bf00      	nop
 80042d8:	3714      	adds	r7, #20
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	e000e3f0 	.word	0xe000e3f0
 80042e8:	20000200 	.word	0x20000200
 80042ec:	e000ed0c 	.word	0xe000ed0c
 80042f0:	20000204 	.word	0x20000204

080042f4 <__errno>:
 80042f4:	4b01      	ldr	r3, [pc, #4]	; (80042fc <__errno+0x8>)
 80042f6:	6818      	ldr	r0, [r3, #0]
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	20000010 	.word	0x20000010

08004300 <__libc_init_array>:
 8004300:	b570      	push	{r4, r5, r6, lr}
 8004302:	4e0d      	ldr	r6, [pc, #52]	; (8004338 <__libc_init_array+0x38>)
 8004304:	4c0d      	ldr	r4, [pc, #52]	; (800433c <__libc_init_array+0x3c>)
 8004306:	1ba4      	subs	r4, r4, r6
 8004308:	10a4      	asrs	r4, r4, #2
 800430a:	2500      	movs	r5, #0
 800430c:	42a5      	cmp	r5, r4
 800430e:	d109      	bne.n	8004324 <__libc_init_array+0x24>
 8004310:	4e0b      	ldr	r6, [pc, #44]	; (8004340 <__libc_init_array+0x40>)
 8004312:	4c0c      	ldr	r4, [pc, #48]	; (8004344 <__libc_init_array+0x44>)
 8004314:	f000 fc88 	bl	8004c28 <_init>
 8004318:	1ba4      	subs	r4, r4, r6
 800431a:	10a4      	asrs	r4, r4, #2
 800431c:	2500      	movs	r5, #0
 800431e:	42a5      	cmp	r5, r4
 8004320:	d105      	bne.n	800432e <__libc_init_array+0x2e>
 8004322:	bd70      	pop	{r4, r5, r6, pc}
 8004324:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004328:	4798      	blx	r3
 800432a:	3501      	adds	r5, #1
 800432c:	e7ee      	b.n	800430c <__libc_init_array+0xc>
 800432e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004332:	4798      	blx	r3
 8004334:	3501      	adds	r5, #1
 8004336:	e7f2      	b.n	800431e <__libc_init_array+0x1e>
 8004338:	08004ce8 	.word	0x08004ce8
 800433c:	08004ce8 	.word	0x08004ce8
 8004340:	08004ce8 	.word	0x08004ce8
 8004344:	08004cec 	.word	0x08004cec

08004348 <memset>:
 8004348:	4402      	add	r2, r0
 800434a:	4603      	mov	r3, r0
 800434c:	4293      	cmp	r3, r2
 800434e:	d100      	bne.n	8004352 <memset+0xa>
 8004350:	4770      	bx	lr
 8004352:	f803 1b01 	strb.w	r1, [r3], #1
 8004356:	e7f9      	b.n	800434c <memset+0x4>

08004358 <_puts_r>:
 8004358:	b570      	push	{r4, r5, r6, lr}
 800435a:	460e      	mov	r6, r1
 800435c:	4605      	mov	r5, r0
 800435e:	b118      	cbz	r0, 8004368 <_puts_r+0x10>
 8004360:	6983      	ldr	r3, [r0, #24]
 8004362:	b90b      	cbnz	r3, 8004368 <_puts_r+0x10>
 8004364:	f000 fa0c 	bl	8004780 <__sinit>
 8004368:	69ab      	ldr	r3, [r5, #24]
 800436a:	68ac      	ldr	r4, [r5, #8]
 800436c:	b913      	cbnz	r3, 8004374 <_puts_r+0x1c>
 800436e:	4628      	mov	r0, r5
 8004370:	f000 fa06 	bl	8004780 <__sinit>
 8004374:	4b23      	ldr	r3, [pc, #140]	; (8004404 <_puts_r+0xac>)
 8004376:	429c      	cmp	r4, r3
 8004378:	d117      	bne.n	80043aa <_puts_r+0x52>
 800437a:	686c      	ldr	r4, [r5, #4]
 800437c:	89a3      	ldrh	r3, [r4, #12]
 800437e:	071b      	lsls	r3, r3, #28
 8004380:	d51d      	bpl.n	80043be <_puts_r+0x66>
 8004382:	6923      	ldr	r3, [r4, #16]
 8004384:	b1db      	cbz	r3, 80043be <_puts_r+0x66>
 8004386:	3e01      	subs	r6, #1
 8004388:	68a3      	ldr	r3, [r4, #8]
 800438a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800438e:	3b01      	subs	r3, #1
 8004390:	60a3      	str	r3, [r4, #8]
 8004392:	b9e9      	cbnz	r1, 80043d0 <_puts_r+0x78>
 8004394:	2b00      	cmp	r3, #0
 8004396:	da2e      	bge.n	80043f6 <_puts_r+0x9e>
 8004398:	4622      	mov	r2, r4
 800439a:	210a      	movs	r1, #10
 800439c:	4628      	mov	r0, r5
 800439e:	f000 f83f 	bl	8004420 <__swbuf_r>
 80043a2:	3001      	adds	r0, #1
 80043a4:	d011      	beq.n	80043ca <_puts_r+0x72>
 80043a6:	200a      	movs	r0, #10
 80043a8:	e011      	b.n	80043ce <_puts_r+0x76>
 80043aa:	4b17      	ldr	r3, [pc, #92]	; (8004408 <_puts_r+0xb0>)
 80043ac:	429c      	cmp	r4, r3
 80043ae:	d101      	bne.n	80043b4 <_puts_r+0x5c>
 80043b0:	68ac      	ldr	r4, [r5, #8]
 80043b2:	e7e3      	b.n	800437c <_puts_r+0x24>
 80043b4:	4b15      	ldr	r3, [pc, #84]	; (800440c <_puts_r+0xb4>)
 80043b6:	429c      	cmp	r4, r3
 80043b8:	bf08      	it	eq
 80043ba:	68ec      	ldreq	r4, [r5, #12]
 80043bc:	e7de      	b.n	800437c <_puts_r+0x24>
 80043be:	4621      	mov	r1, r4
 80043c0:	4628      	mov	r0, r5
 80043c2:	f000 f87f 	bl	80044c4 <__swsetup_r>
 80043c6:	2800      	cmp	r0, #0
 80043c8:	d0dd      	beq.n	8004386 <_puts_r+0x2e>
 80043ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043ce:	bd70      	pop	{r4, r5, r6, pc}
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	da04      	bge.n	80043de <_puts_r+0x86>
 80043d4:	69a2      	ldr	r2, [r4, #24]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	dc06      	bgt.n	80043e8 <_puts_r+0x90>
 80043da:	290a      	cmp	r1, #10
 80043dc:	d004      	beq.n	80043e8 <_puts_r+0x90>
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	6022      	str	r2, [r4, #0]
 80043e4:	7019      	strb	r1, [r3, #0]
 80043e6:	e7cf      	b.n	8004388 <_puts_r+0x30>
 80043e8:	4622      	mov	r2, r4
 80043ea:	4628      	mov	r0, r5
 80043ec:	f000 f818 	bl	8004420 <__swbuf_r>
 80043f0:	3001      	adds	r0, #1
 80043f2:	d1c9      	bne.n	8004388 <_puts_r+0x30>
 80043f4:	e7e9      	b.n	80043ca <_puts_r+0x72>
 80043f6:	6823      	ldr	r3, [r4, #0]
 80043f8:	200a      	movs	r0, #10
 80043fa:	1c5a      	adds	r2, r3, #1
 80043fc:	6022      	str	r2, [r4, #0]
 80043fe:	7018      	strb	r0, [r3, #0]
 8004400:	e7e5      	b.n	80043ce <_puts_r+0x76>
 8004402:	bf00      	nop
 8004404:	08004ca0 	.word	0x08004ca0
 8004408:	08004cc0 	.word	0x08004cc0
 800440c:	08004c80 	.word	0x08004c80

08004410 <puts>:
 8004410:	4b02      	ldr	r3, [pc, #8]	; (800441c <puts+0xc>)
 8004412:	4601      	mov	r1, r0
 8004414:	6818      	ldr	r0, [r3, #0]
 8004416:	f7ff bf9f 	b.w	8004358 <_puts_r>
 800441a:	bf00      	nop
 800441c:	20000010 	.word	0x20000010

08004420 <__swbuf_r>:
 8004420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004422:	460e      	mov	r6, r1
 8004424:	4614      	mov	r4, r2
 8004426:	4605      	mov	r5, r0
 8004428:	b118      	cbz	r0, 8004432 <__swbuf_r+0x12>
 800442a:	6983      	ldr	r3, [r0, #24]
 800442c:	b90b      	cbnz	r3, 8004432 <__swbuf_r+0x12>
 800442e:	f000 f9a7 	bl	8004780 <__sinit>
 8004432:	4b21      	ldr	r3, [pc, #132]	; (80044b8 <__swbuf_r+0x98>)
 8004434:	429c      	cmp	r4, r3
 8004436:	d12a      	bne.n	800448e <__swbuf_r+0x6e>
 8004438:	686c      	ldr	r4, [r5, #4]
 800443a:	69a3      	ldr	r3, [r4, #24]
 800443c:	60a3      	str	r3, [r4, #8]
 800443e:	89a3      	ldrh	r3, [r4, #12]
 8004440:	071a      	lsls	r2, r3, #28
 8004442:	d52e      	bpl.n	80044a2 <__swbuf_r+0x82>
 8004444:	6923      	ldr	r3, [r4, #16]
 8004446:	b363      	cbz	r3, 80044a2 <__swbuf_r+0x82>
 8004448:	6923      	ldr	r3, [r4, #16]
 800444a:	6820      	ldr	r0, [r4, #0]
 800444c:	1ac0      	subs	r0, r0, r3
 800444e:	6963      	ldr	r3, [r4, #20]
 8004450:	b2f6      	uxtb	r6, r6
 8004452:	4283      	cmp	r3, r0
 8004454:	4637      	mov	r7, r6
 8004456:	dc04      	bgt.n	8004462 <__swbuf_r+0x42>
 8004458:	4621      	mov	r1, r4
 800445a:	4628      	mov	r0, r5
 800445c:	f000 f926 	bl	80046ac <_fflush_r>
 8004460:	bb28      	cbnz	r0, 80044ae <__swbuf_r+0x8e>
 8004462:	68a3      	ldr	r3, [r4, #8]
 8004464:	3b01      	subs	r3, #1
 8004466:	60a3      	str	r3, [r4, #8]
 8004468:	6823      	ldr	r3, [r4, #0]
 800446a:	1c5a      	adds	r2, r3, #1
 800446c:	6022      	str	r2, [r4, #0]
 800446e:	701e      	strb	r6, [r3, #0]
 8004470:	6963      	ldr	r3, [r4, #20]
 8004472:	3001      	adds	r0, #1
 8004474:	4283      	cmp	r3, r0
 8004476:	d004      	beq.n	8004482 <__swbuf_r+0x62>
 8004478:	89a3      	ldrh	r3, [r4, #12]
 800447a:	07db      	lsls	r3, r3, #31
 800447c:	d519      	bpl.n	80044b2 <__swbuf_r+0x92>
 800447e:	2e0a      	cmp	r6, #10
 8004480:	d117      	bne.n	80044b2 <__swbuf_r+0x92>
 8004482:	4621      	mov	r1, r4
 8004484:	4628      	mov	r0, r5
 8004486:	f000 f911 	bl	80046ac <_fflush_r>
 800448a:	b190      	cbz	r0, 80044b2 <__swbuf_r+0x92>
 800448c:	e00f      	b.n	80044ae <__swbuf_r+0x8e>
 800448e:	4b0b      	ldr	r3, [pc, #44]	; (80044bc <__swbuf_r+0x9c>)
 8004490:	429c      	cmp	r4, r3
 8004492:	d101      	bne.n	8004498 <__swbuf_r+0x78>
 8004494:	68ac      	ldr	r4, [r5, #8]
 8004496:	e7d0      	b.n	800443a <__swbuf_r+0x1a>
 8004498:	4b09      	ldr	r3, [pc, #36]	; (80044c0 <__swbuf_r+0xa0>)
 800449a:	429c      	cmp	r4, r3
 800449c:	bf08      	it	eq
 800449e:	68ec      	ldreq	r4, [r5, #12]
 80044a0:	e7cb      	b.n	800443a <__swbuf_r+0x1a>
 80044a2:	4621      	mov	r1, r4
 80044a4:	4628      	mov	r0, r5
 80044a6:	f000 f80d 	bl	80044c4 <__swsetup_r>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	d0cc      	beq.n	8004448 <__swbuf_r+0x28>
 80044ae:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80044b2:	4638      	mov	r0, r7
 80044b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044b6:	bf00      	nop
 80044b8:	08004ca0 	.word	0x08004ca0
 80044bc:	08004cc0 	.word	0x08004cc0
 80044c0:	08004c80 	.word	0x08004c80

080044c4 <__swsetup_r>:
 80044c4:	4b32      	ldr	r3, [pc, #200]	; (8004590 <__swsetup_r+0xcc>)
 80044c6:	b570      	push	{r4, r5, r6, lr}
 80044c8:	681d      	ldr	r5, [r3, #0]
 80044ca:	4606      	mov	r6, r0
 80044cc:	460c      	mov	r4, r1
 80044ce:	b125      	cbz	r5, 80044da <__swsetup_r+0x16>
 80044d0:	69ab      	ldr	r3, [r5, #24]
 80044d2:	b913      	cbnz	r3, 80044da <__swsetup_r+0x16>
 80044d4:	4628      	mov	r0, r5
 80044d6:	f000 f953 	bl	8004780 <__sinit>
 80044da:	4b2e      	ldr	r3, [pc, #184]	; (8004594 <__swsetup_r+0xd0>)
 80044dc:	429c      	cmp	r4, r3
 80044de:	d10f      	bne.n	8004500 <__swsetup_r+0x3c>
 80044e0:	686c      	ldr	r4, [r5, #4]
 80044e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	0715      	lsls	r5, r2, #28
 80044ea:	d42c      	bmi.n	8004546 <__swsetup_r+0x82>
 80044ec:	06d0      	lsls	r0, r2, #27
 80044ee:	d411      	bmi.n	8004514 <__swsetup_r+0x50>
 80044f0:	2209      	movs	r2, #9
 80044f2:	6032      	str	r2, [r6, #0]
 80044f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044f8:	81a3      	strh	r3, [r4, #12]
 80044fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044fe:	e03e      	b.n	800457e <__swsetup_r+0xba>
 8004500:	4b25      	ldr	r3, [pc, #148]	; (8004598 <__swsetup_r+0xd4>)
 8004502:	429c      	cmp	r4, r3
 8004504:	d101      	bne.n	800450a <__swsetup_r+0x46>
 8004506:	68ac      	ldr	r4, [r5, #8]
 8004508:	e7eb      	b.n	80044e2 <__swsetup_r+0x1e>
 800450a:	4b24      	ldr	r3, [pc, #144]	; (800459c <__swsetup_r+0xd8>)
 800450c:	429c      	cmp	r4, r3
 800450e:	bf08      	it	eq
 8004510:	68ec      	ldreq	r4, [r5, #12]
 8004512:	e7e6      	b.n	80044e2 <__swsetup_r+0x1e>
 8004514:	0751      	lsls	r1, r2, #29
 8004516:	d512      	bpl.n	800453e <__swsetup_r+0x7a>
 8004518:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800451a:	b141      	cbz	r1, 800452e <__swsetup_r+0x6a>
 800451c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004520:	4299      	cmp	r1, r3
 8004522:	d002      	beq.n	800452a <__swsetup_r+0x66>
 8004524:	4630      	mov	r0, r6
 8004526:	f000 fa19 	bl	800495c <_free_r>
 800452a:	2300      	movs	r3, #0
 800452c:	6363      	str	r3, [r4, #52]	; 0x34
 800452e:	89a3      	ldrh	r3, [r4, #12]
 8004530:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004534:	81a3      	strh	r3, [r4, #12]
 8004536:	2300      	movs	r3, #0
 8004538:	6063      	str	r3, [r4, #4]
 800453a:	6923      	ldr	r3, [r4, #16]
 800453c:	6023      	str	r3, [r4, #0]
 800453e:	89a3      	ldrh	r3, [r4, #12]
 8004540:	f043 0308 	orr.w	r3, r3, #8
 8004544:	81a3      	strh	r3, [r4, #12]
 8004546:	6923      	ldr	r3, [r4, #16]
 8004548:	b94b      	cbnz	r3, 800455e <__swsetup_r+0x9a>
 800454a:	89a3      	ldrh	r3, [r4, #12]
 800454c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004550:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004554:	d003      	beq.n	800455e <__swsetup_r+0x9a>
 8004556:	4621      	mov	r1, r4
 8004558:	4630      	mov	r0, r6
 800455a:	f000 f9bf 	bl	80048dc <__smakebuf_r>
 800455e:	89a2      	ldrh	r2, [r4, #12]
 8004560:	f012 0301 	ands.w	r3, r2, #1
 8004564:	d00c      	beq.n	8004580 <__swsetup_r+0xbc>
 8004566:	2300      	movs	r3, #0
 8004568:	60a3      	str	r3, [r4, #8]
 800456a:	6963      	ldr	r3, [r4, #20]
 800456c:	425b      	negs	r3, r3
 800456e:	61a3      	str	r3, [r4, #24]
 8004570:	6923      	ldr	r3, [r4, #16]
 8004572:	b953      	cbnz	r3, 800458a <__swsetup_r+0xc6>
 8004574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004578:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800457c:	d1ba      	bne.n	80044f4 <__swsetup_r+0x30>
 800457e:	bd70      	pop	{r4, r5, r6, pc}
 8004580:	0792      	lsls	r2, r2, #30
 8004582:	bf58      	it	pl
 8004584:	6963      	ldrpl	r3, [r4, #20]
 8004586:	60a3      	str	r3, [r4, #8]
 8004588:	e7f2      	b.n	8004570 <__swsetup_r+0xac>
 800458a:	2000      	movs	r0, #0
 800458c:	e7f7      	b.n	800457e <__swsetup_r+0xba>
 800458e:	bf00      	nop
 8004590:	20000010 	.word	0x20000010
 8004594:	08004ca0 	.word	0x08004ca0
 8004598:	08004cc0 	.word	0x08004cc0
 800459c:	08004c80 	.word	0x08004c80

080045a0 <__sflush_r>:
 80045a0:	898a      	ldrh	r2, [r1, #12]
 80045a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045a6:	4605      	mov	r5, r0
 80045a8:	0710      	lsls	r0, r2, #28
 80045aa:	460c      	mov	r4, r1
 80045ac:	d458      	bmi.n	8004660 <__sflush_r+0xc0>
 80045ae:	684b      	ldr	r3, [r1, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	dc05      	bgt.n	80045c0 <__sflush_r+0x20>
 80045b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	dc02      	bgt.n	80045c0 <__sflush_r+0x20>
 80045ba:	2000      	movs	r0, #0
 80045bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045c2:	2e00      	cmp	r6, #0
 80045c4:	d0f9      	beq.n	80045ba <__sflush_r+0x1a>
 80045c6:	2300      	movs	r3, #0
 80045c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80045cc:	682f      	ldr	r7, [r5, #0]
 80045ce:	6a21      	ldr	r1, [r4, #32]
 80045d0:	602b      	str	r3, [r5, #0]
 80045d2:	d032      	beq.n	800463a <__sflush_r+0x9a>
 80045d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80045d6:	89a3      	ldrh	r3, [r4, #12]
 80045d8:	075a      	lsls	r2, r3, #29
 80045da:	d505      	bpl.n	80045e8 <__sflush_r+0x48>
 80045dc:	6863      	ldr	r3, [r4, #4]
 80045de:	1ac0      	subs	r0, r0, r3
 80045e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80045e2:	b10b      	cbz	r3, 80045e8 <__sflush_r+0x48>
 80045e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045e6:	1ac0      	subs	r0, r0, r3
 80045e8:	2300      	movs	r3, #0
 80045ea:	4602      	mov	r2, r0
 80045ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045ee:	6a21      	ldr	r1, [r4, #32]
 80045f0:	4628      	mov	r0, r5
 80045f2:	47b0      	blx	r6
 80045f4:	1c43      	adds	r3, r0, #1
 80045f6:	89a3      	ldrh	r3, [r4, #12]
 80045f8:	d106      	bne.n	8004608 <__sflush_r+0x68>
 80045fa:	6829      	ldr	r1, [r5, #0]
 80045fc:	291d      	cmp	r1, #29
 80045fe:	d848      	bhi.n	8004692 <__sflush_r+0xf2>
 8004600:	4a29      	ldr	r2, [pc, #164]	; (80046a8 <__sflush_r+0x108>)
 8004602:	40ca      	lsrs	r2, r1
 8004604:	07d6      	lsls	r6, r2, #31
 8004606:	d544      	bpl.n	8004692 <__sflush_r+0xf2>
 8004608:	2200      	movs	r2, #0
 800460a:	6062      	str	r2, [r4, #4]
 800460c:	04d9      	lsls	r1, r3, #19
 800460e:	6922      	ldr	r2, [r4, #16]
 8004610:	6022      	str	r2, [r4, #0]
 8004612:	d504      	bpl.n	800461e <__sflush_r+0x7e>
 8004614:	1c42      	adds	r2, r0, #1
 8004616:	d101      	bne.n	800461c <__sflush_r+0x7c>
 8004618:	682b      	ldr	r3, [r5, #0]
 800461a:	b903      	cbnz	r3, 800461e <__sflush_r+0x7e>
 800461c:	6560      	str	r0, [r4, #84]	; 0x54
 800461e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004620:	602f      	str	r7, [r5, #0]
 8004622:	2900      	cmp	r1, #0
 8004624:	d0c9      	beq.n	80045ba <__sflush_r+0x1a>
 8004626:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800462a:	4299      	cmp	r1, r3
 800462c:	d002      	beq.n	8004634 <__sflush_r+0x94>
 800462e:	4628      	mov	r0, r5
 8004630:	f000 f994 	bl	800495c <_free_r>
 8004634:	2000      	movs	r0, #0
 8004636:	6360      	str	r0, [r4, #52]	; 0x34
 8004638:	e7c0      	b.n	80045bc <__sflush_r+0x1c>
 800463a:	2301      	movs	r3, #1
 800463c:	4628      	mov	r0, r5
 800463e:	47b0      	blx	r6
 8004640:	1c41      	adds	r1, r0, #1
 8004642:	d1c8      	bne.n	80045d6 <__sflush_r+0x36>
 8004644:	682b      	ldr	r3, [r5, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0c5      	beq.n	80045d6 <__sflush_r+0x36>
 800464a:	2b1d      	cmp	r3, #29
 800464c:	d001      	beq.n	8004652 <__sflush_r+0xb2>
 800464e:	2b16      	cmp	r3, #22
 8004650:	d101      	bne.n	8004656 <__sflush_r+0xb6>
 8004652:	602f      	str	r7, [r5, #0]
 8004654:	e7b1      	b.n	80045ba <__sflush_r+0x1a>
 8004656:	89a3      	ldrh	r3, [r4, #12]
 8004658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800465c:	81a3      	strh	r3, [r4, #12]
 800465e:	e7ad      	b.n	80045bc <__sflush_r+0x1c>
 8004660:	690f      	ldr	r7, [r1, #16]
 8004662:	2f00      	cmp	r7, #0
 8004664:	d0a9      	beq.n	80045ba <__sflush_r+0x1a>
 8004666:	0793      	lsls	r3, r2, #30
 8004668:	680e      	ldr	r6, [r1, #0]
 800466a:	bf08      	it	eq
 800466c:	694b      	ldreq	r3, [r1, #20]
 800466e:	600f      	str	r7, [r1, #0]
 8004670:	bf18      	it	ne
 8004672:	2300      	movne	r3, #0
 8004674:	eba6 0807 	sub.w	r8, r6, r7
 8004678:	608b      	str	r3, [r1, #8]
 800467a:	f1b8 0f00 	cmp.w	r8, #0
 800467e:	dd9c      	ble.n	80045ba <__sflush_r+0x1a>
 8004680:	4643      	mov	r3, r8
 8004682:	463a      	mov	r2, r7
 8004684:	6a21      	ldr	r1, [r4, #32]
 8004686:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004688:	4628      	mov	r0, r5
 800468a:	47b0      	blx	r6
 800468c:	2800      	cmp	r0, #0
 800468e:	dc06      	bgt.n	800469e <__sflush_r+0xfe>
 8004690:	89a3      	ldrh	r3, [r4, #12]
 8004692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004696:	81a3      	strh	r3, [r4, #12]
 8004698:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800469c:	e78e      	b.n	80045bc <__sflush_r+0x1c>
 800469e:	4407      	add	r7, r0
 80046a0:	eba8 0800 	sub.w	r8, r8, r0
 80046a4:	e7e9      	b.n	800467a <__sflush_r+0xda>
 80046a6:	bf00      	nop
 80046a8:	20400001 	.word	0x20400001

080046ac <_fflush_r>:
 80046ac:	b538      	push	{r3, r4, r5, lr}
 80046ae:	690b      	ldr	r3, [r1, #16]
 80046b0:	4605      	mov	r5, r0
 80046b2:	460c      	mov	r4, r1
 80046b4:	b1db      	cbz	r3, 80046ee <_fflush_r+0x42>
 80046b6:	b118      	cbz	r0, 80046c0 <_fflush_r+0x14>
 80046b8:	6983      	ldr	r3, [r0, #24]
 80046ba:	b90b      	cbnz	r3, 80046c0 <_fflush_r+0x14>
 80046bc:	f000 f860 	bl	8004780 <__sinit>
 80046c0:	4b0c      	ldr	r3, [pc, #48]	; (80046f4 <_fflush_r+0x48>)
 80046c2:	429c      	cmp	r4, r3
 80046c4:	d109      	bne.n	80046da <_fflush_r+0x2e>
 80046c6:	686c      	ldr	r4, [r5, #4]
 80046c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046cc:	b17b      	cbz	r3, 80046ee <_fflush_r+0x42>
 80046ce:	4621      	mov	r1, r4
 80046d0:	4628      	mov	r0, r5
 80046d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046d6:	f7ff bf63 	b.w	80045a0 <__sflush_r>
 80046da:	4b07      	ldr	r3, [pc, #28]	; (80046f8 <_fflush_r+0x4c>)
 80046dc:	429c      	cmp	r4, r3
 80046de:	d101      	bne.n	80046e4 <_fflush_r+0x38>
 80046e0:	68ac      	ldr	r4, [r5, #8]
 80046e2:	e7f1      	b.n	80046c8 <_fflush_r+0x1c>
 80046e4:	4b05      	ldr	r3, [pc, #20]	; (80046fc <_fflush_r+0x50>)
 80046e6:	429c      	cmp	r4, r3
 80046e8:	bf08      	it	eq
 80046ea:	68ec      	ldreq	r4, [r5, #12]
 80046ec:	e7ec      	b.n	80046c8 <_fflush_r+0x1c>
 80046ee:	2000      	movs	r0, #0
 80046f0:	bd38      	pop	{r3, r4, r5, pc}
 80046f2:	bf00      	nop
 80046f4:	08004ca0 	.word	0x08004ca0
 80046f8:	08004cc0 	.word	0x08004cc0
 80046fc:	08004c80 	.word	0x08004c80

08004700 <std>:
 8004700:	2300      	movs	r3, #0
 8004702:	b510      	push	{r4, lr}
 8004704:	4604      	mov	r4, r0
 8004706:	e9c0 3300 	strd	r3, r3, [r0]
 800470a:	6083      	str	r3, [r0, #8]
 800470c:	8181      	strh	r1, [r0, #12]
 800470e:	6643      	str	r3, [r0, #100]	; 0x64
 8004710:	81c2      	strh	r2, [r0, #14]
 8004712:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004716:	6183      	str	r3, [r0, #24]
 8004718:	4619      	mov	r1, r3
 800471a:	2208      	movs	r2, #8
 800471c:	305c      	adds	r0, #92	; 0x5c
 800471e:	f7ff fe13 	bl	8004348 <memset>
 8004722:	4b05      	ldr	r3, [pc, #20]	; (8004738 <std+0x38>)
 8004724:	6263      	str	r3, [r4, #36]	; 0x24
 8004726:	4b05      	ldr	r3, [pc, #20]	; (800473c <std+0x3c>)
 8004728:	62a3      	str	r3, [r4, #40]	; 0x28
 800472a:	4b05      	ldr	r3, [pc, #20]	; (8004740 <std+0x40>)
 800472c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800472e:	4b05      	ldr	r3, [pc, #20]	; (8004744 <std+0x44>)
 8004730:	6224      	str	r4, [r4, #32]
 8004732:	6323      	str	r3, [r4, #48]	; 0x30
 8004734:	bd10      	pop	{r4, pc}
 8004736:	bf00      	nop
 8004738:	08004acd 	.word	0x08004acd
 800473c:	08004aef 	.word	0x08004aef
 8004740:	08004b27 	.word	0x08004b27
 8004744:	08004b4b 	.word	0x08004b4b

08004748 <_cleanup_r>:
 8004748:	4901      	ldr	r1, [pc, #4]	; (8004750 <_cleanup_r+0x8>)
 800474a:	f000 b885 	b.w	8004858 <_fwalk_reent>
 800474e:	bf00      	nop
 8004750:	080046ad 	.word	0x080046ad

08004754 <__sfmoreglue>:
 8004754:	b570      	push	{r4, r5, r6, lr}
 8004756:	1e4a      	subs	r2, r1, #1
 8004758:	2568      	movs	r5, #104	; 0x68
 800475a:	4355      	muls	r5, r2
 800475c:	460e      	mov	r6, r1
 800475e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004762:	f000 f949 	bl	80049f8 <_malloc_r>
 8004766:	4604      	mov	r4, r0
 8004768:	b140      	cbz	r0, 800477c <__sfmoreglue+0x28>
 800476a:	2100      	movs	r1, #0
 800476c:	e9c0 1600 	strd	r1, r6, [r0]
 8004770:	300c      	adds	r0, #12
 8004772:	60a0      	str	r0, [r4, #8]
 8004774:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004778:	f7ff fde6 	bl	8004348 <memset>
 800477c:	4620      	mov	r0, r4
 800477e:	bd70      	pop	{r4, r5, r6, pc}

08004780 <__sinit>:
 8004780:	6983      	ldr	r3, [r0, #24]
 8004782:	b510      	push	{r4, lr}
 8004784:	4604      	mov	r4, r0
 8004786:	bb33      	cbnz	r3, 80047d6 <__sinit+0x56>
 8004788:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800478c:	6503      	str	r3, [r0, #80]	; 0x50
 800478e:	4b12      	ldr	r3, [pc, #72]	; (80047d8 <__sinit+0x58>)
 8004790:	4a12      	ldr	r2, [pc, #72]	; (80047dc <__sinit+0x5c>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6282      	str	r2, [r0, #40]	; 0x28
 8004796:	4298      	cmp	r0, r3
 8004798:	bf04      	itt	eq
 800479a:	2301      	moveq	r3, #1
 800479c:	6183      	streq	r3, [r0, #24]
 800479e:	f000 f81f 	bl	80047e0 <__sfp>
 80047a2:	6060      	str	r0, [r4, #4]
 80047a4:	4620      	mov	r0, r4
 80047a6:	f000 f81b 	bl	80047e0 <__sfp>
 80047aa:	60a0      	str	r0, [r4, #8]
 80047ac:	4620      	mov	r0, r4
 80047ae:	f000 f817 	bl	80047e0 <__sfp>
 80047b2:	2200      	movs	r2, #0
 80047b4:	60e0      	str	r0, [r4, #12]
 80047b6:	2104      	movs	r1, #4
 80047b8:	6860      	ldr	r0, [r4, #4]
 80047ba:	f7ff ffa1 	bl	8004700 <std>
 80047be:	2201      	movs	r2, #1
 80047c0:	2109      	movs	r1, #9
 80047c2:	68a0      	ldr	r0, [r4, #8]
 80047c4:	f7ff ff9c 	bl	8004700 <std>
 80047c8:	2202      	movs	r2, #2
 80047ca:	2112      	movs	r1, #18
 80047cc:	68e0      	ldr	r0, [r4, #12]
 80047ce:	f7ff ff97 	bl	8004700 <std>
 80047d2:	2301      	movs	r3, #1
 80047d4:	61a3      	str	r3, [r4, #24]
 80047d6:	bd10      	pop	{r4, pc}
 80047d8:	08004c7c 	.word	0x08004c7c
 80047dc:	08004749 	.word	0x08004749

080047e0 <__sfp>:
 80047e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e2:	4b1b      	ldr	r3, [pc, #108]	; (8004850 <__sfp+0x70>)
 80047e4:	681e      	ldr	r6, [r3, #0]
 80047e6:	69b3      	ldr	r3, [r6, #24]
 80047e8:	4607      	mov	r7, r0
 80047ea:	b913      	cbnz	r3, 80047f2 <__sfp+0x12>
 80047ec:	4630      	mov	r0, r6
 80047ee:	f7ff ffc7 	bl	8004780 <__sinit>
 80047f2:	3648      	adds	r6, #72	; 0x48
 80047f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80047f8:	3b01      	subs	r3, #1
 80047fa:	d503      	bpl.n	8004804 <__sfp+0x24>
 80047fc:	6833      	ldr	r3, [r6, #0]
 80047fe:	b133      	cbz	r3, 800480e <__sfp+0x2e>
 8004800:	6836      	ldr	r6, [r6, #0]
 8004802:	e7f7      	b.n	80047f4 <__sfp+0x14>
 8004804:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004808:	b16d      	cbz	r5, 8004826 <__sfp+0x46>
 800480a:	3468      	adds	r4, #104	; 0x68
 800480c:	e7f4      	b.n	80047f8 <__sfp+0x18>
 800480e:	2104      	movs	r1, #4
 8004810:	4638      	mov	r0, r7
 8004812:	f7ff ff9f 	bl	8004754 <__sfmoreglue>
 8004816:	6030      	str	r0, [r6, #0]
 8004818:	2800      	cmp	r0, #0
 800481a:	d1f1      	bne.n	8004800 <__sfp+0x20>
 800481c:	230c      	movs	r3, #12
 800481e:	603b      	str	r3, [r7, #0]
 8004820:	4604      	mov	r4, r0
 8004822:	4620      	mov	r0, r4
 8004824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004826:	4b0b      	ldr	r3, [pc, #44]	; (8004854 <__sfp+0x74>)
 8004828:	6665      	str	r5, [r4, #100]	; 0x64
 800482a:	e9c4 5500 	strd	r5, r5, [r4]
 800482e:	60a5      	str	r5, [r4, #8]
 8004830:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004834:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004838:	2208      	movs	r2, #8
 800483a:	4629      	mov	r1, r5
 800483c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004840:	f7ff fd82 	bl	8004348 <memset>
 8004844:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004848:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800484c:	e7e9      	b.n	8004822 <__sfp+0x42>
 800484e:	bf00      	nop
 8004850:	08004c7c 	.word	0x08004c7c
 8004854:	ffff0001 	.word	0xffff0001

08004858 <_fwalk_reent>:
 8004858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800485c:	4680      	mov	r8, r0
 800485e:	4689      	mov	r9, r1
 8004860:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004864:	2600      	movs	r6, #0
 8004866:	b914      	cbnz	r4, 800486e <_fwalk_reent+0x16>
 8004868:	4630      	mov	r0, r6
 800486a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800486e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004872:	3f01      	subs	r7, #1
 8004874:	d501      	bpl.n	800487a <_fwalk_reent+0x22>
 8004876:	6824      	ldr	r4, [r4, #0]
 8004878:	e7f5      	b.n	8004866 <_fwalk_reent+0xe>
 800487a:	89ab      	ldrh	r3, [r5, #12]
 800487c:	2b01      	cmp	r3, #1
 800487e:	d907      	bls.n	8004890 <_fwalk_reent+0x38>
 8004880:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004884:	3301      	adds	r3, #1
 8004886:	d003      	beq.n	8004890 <_fwalk_reent+0x38>
 8004888:	4629      	mov	r1, r5
 800488a:	4640      	mov	r0, r8
 800488c:	47c8      	blx	r9
 800488e:	4306      	orrs	r6, r0
 8004890:	3568      	adds	r5, #104	; 0x68
 8004892:	e7ee      	b.n	8004872 <_fwalk_reent+0x1a>

08004894 <__swhatbuf_r>:
 8004894:	b570      	push	{r4, r5, r6, lr}
 8004896:	460e      	mov	r6, r1
 8004898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800489c:	2900      	cmp	r1, #0
 800489e:	b096      	sub	sp, #88	; 0x58
 80048a0:	4614      	mov	r4, r2
 80048a2:	461d      	mov	r5, r3
 80048a4:	da07      	bge.n	80048b6 <__swhatbuf_r+0x22>
 80048a6:	2300      	movs	r3, #0
 80048a8:	602b      	str	r3, [r5, #0]
 80048aa:	89b3      	ldrh	r3, [r6, #12]
 80048ac:	061a      	lsls	r2, r3, #24
 80048ae:	d410      	bmi.n	80048d2 <__swhatbuf_r+0x3e>
 80048b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048b4:	e00e      	b.n	80048d4 <__swhatbuf_r+0x40>
 80048b6:	466a      	mov	r2, sp
 80048b8:	f000 f96e 	bl	8004b98 <_fstat_r>
 80048bc:	2800      	cmp	r0, #0
 80048be:	dbf2      	blt.n	80048a6 <__swhatbuf_r+0x12>
 80048c0:	9a01      	ldr	r2, [sp, #4]
 80048c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80048c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80048ca:	425a      	negs	r2, r3
 80048cc:	415a      	adcs	r2, r3
 80048ce:	602a      	str	r2, [r5, #0]
 80048d0:	e7ee      	b.n	80048b0 <__swhatbuf_r+0x1c>
 80048d2:	2340      	movs	r3, #64	; 0x40
 80048d4:	2000      	movs	r0, #0
 80048d6:	6023      	str	r3, [r4, #0]
 80048d8:	b016      	add	sp, #88	; 0x58
 80048da:	bd70      	pop	{r4, r5, r6, pc}

080048dc <__smakebuf_r>:
 80048dc:	898b      	ldrh	r3, [r1, #12]
 80048de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80048e0:	079d      	lsls	r5, r3, #30
 80048e2:	4606      	mov	r6, r0
 80048e4:	460c      	mov	r4, r1
 80048e6:	d507      	bpl.n	80048f8 <__smakebuf_r+0x1c>
 80048e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80048ec:	6023      	str	r3, [r4, #0]
 80048ee:	6123      	str	r3, [r4, #16]
 80048f0:	2301      	movs	r3, #1
 80048f2:	6163      	str	r3, [r4, #20]
 80048f4:	b002      	add	sp, #8
 80048f6:	bd70      	pop	{r4, r5, r6, pc}
 80048f8:	ab01      	add	r3, sp, #4
 80048fa:	466a      	mov	r2, sp
 80048fc:	f7ff ffca 	bl	8004894 <__swhatbuf_r>
 8004900:	9900      	ldr	r1, [sp, #0]
 8004902:	4605      	mov	r5, r0
 8004904:	4630      	mov	r0, r6
 8004906:	f000 f877 	bl	80049f8 <_malloc_r>
 800490a:	b948      	cbnz	r0, 8004920 <__smakebuf_r+0x44>
 800490c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004910:	059a      	lsls	r2, r3, #22
 8004912:	d4ef      	bmi.n	80048f4 <__smakebuf_r+0x18>
 8004914:	f023 0303 	bic.w	r3, r3, #3
 8004918:	f043 0302 	orr.w	r3, r3, #2
 800491c:	81a3      	strh	r3, [r4, #12]
 800491e:	e7e3      	b.n	80048e8 <__smakebuf_r+0xc>
 8004920:	4b0d      	ldr	r3, [pc, #52]	; (8004958 <__smakebuf_r+0x7c>)
 8004922:	62b3      	str	r3, [r6, #40]	; 0x28
 8004924:	89a3      	ldrh	r3, [r4, #12]
 8004926:	6020      	str	r0, [r4, #0]
 8004928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800492c:	81a3      	strh	r3, [r4, #12]
 800492e:	9b00      	ldr	r3, [sp, #0]
 8004930:	6163      	str	r3, [r4, #20]
 8004932:	9b01      	ldr	r3, [sp, #4]
 8004934:	6120      	str	r0, [r4, #16]
 8004936:	b15b      	cbz	r3, 8004950 <__smakebuf_r+0x74>
 8004938:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800493c:	4630      	mov	r0, r6
 800493e:	f000 f93d 	bl	8004bbc <_isatty_r>
 8004942:	b128      	cbz	r0, 8004950 <__smakebuf_r+0x74>
 8004944:	89a3      	ldrh	r3, [r4, #12]
 8004946:	f023 0303 	bic.w	r3, r3, #3
 800494a:	f043 0301 	orr.w	r3, r3, #1
 800494e:	81a3      	strh	r3, [r4, #12]
 8004950:	89a3      	ldrh	r3, [r4, #12]
 8004952:	431d      	orrs	r5, r3
 8004954:	81a5      	strh	r5, [r4, #12]
 8004956:	e7cd      	b.n	80048f4 <__smakebuf_r+0x18>
 8004958:	08004749 	.word	0x08004749

0800495c <_free_r>:
 800495c:	b538      	push	{r3, r4, r5, lr}
 800495e:	4605      	mov	r5, r0
 8004960:	2900      	cmp	r1, #0
 8004962:	d045      	beq.n	80049f0 <_free_r+0x94>
 8004964:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004968:	1f0c      	subs	r4, r1, #4
 800496a:	2b00      	cmp	r3, #0
 800496c:	bfb8      	it	lt
 800496e:	18e4      	addlt	r4, r4, r3
 8004970:	f000 f946 	bl	8004c00 <__malloc_lock>
 8004974:	4a1f      	ldr	r2, [pc, #124]	; (80049f4 <_free_r+0x98>)
 8004976:	6813      	ldr	r3, [r2, #0]
 8004978:	4610      	mov	r0, r2
 800497a:	b933      	cbnz	r3, 800498a <_free_r+0x2e>
 800497c:	6063      	str	r3, [r4, #4]
 800497e:	6014      	str	r4, [r2, #0]
 8004980:	4628      	mov	r0, r5
 8004982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004986:	f000 b93c 	b.w	8004c02 <__malloc_unlock>
 800498a:	42a3      	cmp	r3, r4
 800498c:	d90c      	bls.n	80049a8 <_free_r+0x4c>
 800498e:	6821      	ldr	r1, [r4, #0]
 8004990:	1862      	adds	r2, r4, r1
 8004992:	4293      	cmp	r3, r2
 8004994:	bf04      	itt	eq
 8004996:	681a      	ldreq	r2, [r3, #0]
 8004998:	685b      	ldreq	r3, [r3, #4]
 800499a:	6063      	str	r3, [r4, #4]
 800499c:	bf04      	itt	eq
 800499e:	1852      	addeq	r2, r2, r1
 80049a0:	6022      	streq	r2, [r4, #0]
 80049a2:	6004      	str	r4, [r0, #0]
 80049a4:	e7ec      	b.n	8004980 <_free_r+0x24>
 80049a6:	4613      	mov	r3, r2
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	b10a      	cbz	r2, 80049b0 <_free_r+0x54>
 80049ac:	42a2      	cmp	r2, r4
 80049ae:	d9fa      	bls.n	80049a6 <_free_r+0x4a>
 80049b0:	6819      	ldr	r1, [r3, #0]
 80049b2:	1858      	adds	r0, r3, r1
 80049b4:	42a0      	cmp	r0, r4
 80049b6:	d10b      	bne.n	80049d0 <_free_r+0x74>
 80049b8:	6820      	ldr	r0, [r4, #0]
 80049ba:	4401      	add	r1, r0
 80049bc:	1858      	adds	r0, r3, r1
 80049be:	4282      	cmp	r2, r0
 80049c0:	6019      	str	r1, [r3, #0]
 80049c2:	d1dd      	bne.n	8004980 <_free_r+0x24>
 80049c4:	6810      	ldr	r0, [r2, #0]
 80049c6:	6852      	ldr	r2, [r2, #4]
 80049c8:	605a      	str	r2, [r3, #4]
 80049ca:	4401      	add	r1, r0
 80049cc:	6019      	str	r1, [r3, #0]
 80049ce:	e7d7      	b.n	8004980 <_free_r+0x24>
 80049d0:	d902      	bls.n	80049d8 <_free_r+0x7c>
 80049d2:	230c      	movs	r3, #12
 80049d4:	602b      	str	r3, [r5, #0]
 80049d6:	e7d3      	b.n	8004980 <_free_r+0x24>
 80049d8:	6820      	ldr	r0, [r4, #0]
 80049da:	1821      	adds	r1, r4, r0
 80049dc:	428a      	cmp	r2, r1
 80049de:	bf04      	itt	eq
 80049e0:	6811      	ldreq	r1, [r2, #0]
 80049e2:	6852      	ldreq	r2, [r2, #4]
 80049e4:	6062      	str	r2, [r4, #4]
 80049e6:	bf04      	itt	eq
 80049e8:	1809      	addeq	r1, r1, r0
 80049ea:	6021      	streq	r1, [r4, #0]
 80049ec:	605c      	str	r4, [r3, #4]
 80049ee:	e7c7      	b.n	8004980 <_free_r+0x24>
 80049f0:	bd38      	pop	{r3, r4, r5, pc}
 80049f2:	bf00      	nop
 80049f4:	20000208 	.word	0x20000208

080049f8 <_malloc_r>:
 80049f8:	b570      	push	{r4, r5, r6, lr}
 80049fa:	1ccd      	adds	r5, r1, #3
 80049fc:	f025 0503 	bic.w	r5, r5, #3
 8004a00:	3508      	adds	r5, #8
 8004a02:	2d0c      	cmp	r5, #12
 8004a04:	bf38      	it	cc
 8004a06:	250c      	movcc	r5, #12
 8004a08:	2d00      	cmp	r5, #0
 8004a0a:	4606      	mov	r6, r0
 8004a0c:	db01      	blt.n	8004a12 <_malloc_r+0x1a>
 8004a0e:	42a9      	cmp	r1, r5
 8004a10:	d903      	bls.n	8004a1a <_malloc_r+0x22>
 8004a12:	230c      	movs	r3, #12
 8004a14:	6033      	str	r3, [r6, #0]
 8004a16:	2000      	movs	r0, #0
 8004a18:	bd70      	pop	{r4, r5, r6, pc}
 8004a1a:	f000 f8f1 	bl	8004c00 <__malloc_lock>
 8004a1e:	4a21      	ldr	r2, [pc, #132]	; (8004aa4 <_malloc_r+0xac>)
 8004a20:	6814      	ldr	r4, [r2, #0]
 8004a22:	4621      	mov	r1, r4
 8004a24:	b991      	cbnz	r1, 8004a4c <_malloc_r+0x54>
 8004a26:	4c20      	ldr	r4, [pc, #128]	; (8004aa8 <_malloc_r+0xb0>)
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	b91b      	cbnz	r3, 8004a34 <_malloc_r+0x3c>
 8004a2c:	4630      	mov	r0, r6
 8004a2e:	f000 f83d 	bl	8004aac <_sbrk_r>
 8004a32:	6020      	str	r0, [r4, #0]
 8004a34:	4629      	mov	r1, r5
 8004a36:	4630      	mov	r0, r6
 8004a38:	f000 f838 	bl	8004aac <_sbrk_r>
 8004a3c:	1c43      	adds	r3, r0, #1
 8004a3e:	d124      	bne.n	8004a8a <_malloc_r+0x92>
 8004a40:	230c      	movs	r3, #12
 8004a42:	6033      	str	r3, [r6, #0]
 8004a44:	4630      	mov	r0, r6
 8004a46:	f000 f8dc 	bl	8004c02 <__malloc_unlock>
 8004a4a:	e7e4      	b.n	8004a16 <_malloc_r+0x1e>
 8004a4c:	680b      	ldr	r3, [r1, #0]
 8004a4e:	1b5b      	subs	r3, r3, r5
 8004a50:	d418      	bmi.n	8004a84 <_malloc_r+0x8c>
 8004a52:	2b0b      	cmp	r3, #11
 8004a54:	d90f      	bls.n	8004a76 <_malloc_r+0x7e>
 8004a56:	600b      	str	r3, [r1, #0]
 8004a58:	50cd      	str	r5, [r1, r3]
 8004a5a:	18cc      	adds	r4, r1, r3
 8004a5c:	4630      	mov	r0, r6
 8004a5e:	f000 f8d0 	bl	8004c02 <__malloc_unlock>
 8004a62:	f104 000b 	add.w	r0, r4, #11
 8004a66:	1d23      	adds	r3, r4, #4
 8004a68:	f020 0007 	bic.w	r0, r0, #7
 8004a6c:	1ac3      	subs	r3, r0, r3
 8004a6e:	d0d3      	beq.n	8004a18 <_malloc_r+0x20>
 8004a70:	425a      	negs	r2, r3
 8004a72:	50e2      	str	r2, [r4, r3]
 8004a74:	e7d0      	b.n	8004a18 <_malloc_r+0x20>
 8004a76:	428c      	cmp	r4, r1
 8004a78:	684b      	ldr	r3, [r1, #4]
 8004a7a:	bf16      	itet	ne
 8004a7c:	6063      	strne	r3, [r4, #4]
 8004a7e:	6013      	streq	r3, [r2, #0]
 8004a80:	460c      	movne	r4, r1
 8004a82:	e7eb      	b.n	8004a5c <_malloc_r+0x64>
 8004a84:	460c      	mov	r4, r1
 8004a86:	6849      	ldr	r1, [r1, #4]
 8004a88:	e7cc      	b.n	8004a24 <_malloc_r+0x2c>
 8004a8a:	1cc4      	adds	r4, r0, #3
 8004a8c:	f024 0403 	bic.w	r4, r4, #3
 8004a90:	42a0      	cmp	r0, r4
 8004a92:	d005      	beq.n	8004aa0 <_malloc_r+0xa8>
 8004a94:	1a21      	subs	r1, r4, r0
 8004a96:	4630      	mov	r0, r6
 8004a98:	f000 f808 	bl	8004aac <_sbrk_r>
 8004a9c:	3001      	adds	r0, #1
 8004a9e:	d0cf      	beq.n	8004a40 <_malloc_r+0x48>
 8004aa0:	6025      	str	r5, [r4, #0]
 8004aa2:	e7db      	b.n	8004a5c <_malloc_r+0x64>
 8004aa4:	20000208 	.word	0x20000208
 8004aa8:	2000020c 	.word	0x2000020c

08004aac <_sbrk_r>:
 8004aac:	b538      	push	{r3, r4, r5, lr}
 8004aae:	4c06      	ldr	r4, [pc, #24]	; (8004ac8 <_sbrk_r+0x1c>)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	4605      	mov	r5, r0
 8004ab4:	4608      	mov	r0, r1
 8004ab6:	6023      	str	r3, [r4, #0]
 8004ab8:	f7fc fb84 	bl	80011c4 <_sbrk>
 8004abc:	1c43      	adds	r3, r0, #1
 8004abe:	d102      	bne.n	8004ac6 <_sbrk_r+0x1a>
 8004ac0:	6823      	ldr	r3, [r4, #0]
 8004ac2:	b103      	cbz	r3, 8004ac6 <_sbrk_r+0x1a>
 8004ac4:	602b      	str	r3, [r5, #0]
 8004ac6:	bd38      	pop	{r3, r4, r5, pc}
 8004ac8:	200002f0 	.word	0x200002f0

08004acc <__sread>:
 8004acc:	b510      	push	{r4, lr}
 8004ace:	460c      	mov	r4, r1
 8004ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad4:	f000 f896 	bl	8004c04 <_read_r>
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	bfab      	itete	ge
 8004adc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004ade:	89a3      	ldrhlt	r3, [r4, #12]
 8004ae0:	181b      	addge	r3, r3, r0
 8004ae2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ae6:	bfac      	ite	ge
 8004ae8:	6563      	strge	r3, [r4, #84]	; 0x54
 8004aea:	81a3      	strhlt	r3, [r4, #12]
 8004aec:	bd10      	pop	{r4, pc}

08004aee <__swrite>:
 8004aee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004af2:	461f      	mov	r7, r3
 8004af4:	898b      	ldrh	r3, [r1, #12]
 8004af6:	05db      	lsls	r3, r3, #23
 8004af8:	4605      	mov	r5, r0
 8004afa:	460c      	mov	r4, r1
 8004afc:	4616      	mov	r6, r2
 8004afe:	d505      	bpl.n	8004b0c <__swrite+0x1e>
 8004b00:	2302      	movs	r3, #2
 8004b02:	2200      	movs	r2, #0
 8004b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b08:	f000 f868 	bl	8004bdc <_lseek_r>
 8004b0c:	89a3      	ldrh	r3, [r4, #12]
 8004b0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b16:	81a3      	strh	r3, [r4, #12]
 8004b18:	4632      	mov	r2, r6
 8004b1a:	463b      	mov	r3, r7
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b22:	f000 b817 	b.w	8004b54 <_write_r>

08004b26 <__sseek>:
 8004b26:	b510      	push	{r4, lr}
 8004b28:	460c      	mov	r4, r1
 8004b2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b2e:	f000 f855 	bl	8004bdc <_lseek_r>
 8004b32:	1c43      	adds	r3, r0, #1
 8004b34:	89a3      	ldrh	r3, [r4, #12]
 8004b36:	bf15      	itete	ne
 8004b38:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b42:	81a3      	strheq	r3, [r4, #12]
 8004b44:	bf18      	it	ne
 8004b46:	81a3      	strhne	r3, [r4, #12]
 8004b48:	bd10      	pop	{r4, pc}

08004b4a <__sclose>:
 8004b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b4e:	f000 b813 	b.w	8004b78 <_close_r>
	...

08004b54 <_write_r>:
 8004b54:	b538      	push	{r3, r4, r5, lr}
 8004b56:	4c07      	ldr	r4, [pc, #28]	; (8004b74 <_write_r+0x20>)
 8004b58:	4605      	mov	r5, r0
 8004b5a:	4608      	mov	r0, r1
 8004b5c:	4611      	mov	r1, r2
 8004b5e:	2200      	movs	r2, #0
 8004b60:	6022      	str	r2, [r4, #0]
 8004b62:	461a      	mov	r2, r3
 8004b64:	f7fc fadd 	bl	8001122 <_write>
 8004b68:	1c43      	adds	r3, r0, #1
 8004b6a:	d102      	bne.n	8004b72 <_write_r+0x1e>
 8004b6c:	6823      	ldr	r3, [r4, #0]
 8004b6e:	b103      	cbz	r3, 8004b72 <_write_r+0x1e>
 8004b70:	602b      	str	r3, [r5, #0]
 8004b72:	bd38      	pop	{r3, r4, r5, pc}
 8004b74:	200002f0 	.word	0x200002f0

08004b78 <_close_r>:
 8004b78:	b538      	push	{r3, r4, r5, lr}
 8004b7a:	4c06      	ldr	r4, [pc, #24]	; (8004b94 <_close_r+0x1c>)
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	4605      	mov	r5, r0
 8004b80:	4608      	mov	r0, r1
 8004b82:	6023      	str	r3, [r4, #0]
 8004b84:	f7fc fae9 	bl	800115a <_close>
 8004b88:	1c43      	adds	r3, r0, #1
 8004b8a:	d102      	bne.n	8004b92 <_close_r+0x1a>
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	b103      	cbz	r3, 8004b92 <_close_r+0x1a>
 8004b90:	602b      	str	r3, [r5, #0]
 8004b92:	bd38      	pop	{r3, r4, r5, pc}
 8004b94:	200002f0 	.word	0x200002f0

08004b98 <_fstat_r>:
 8004b98:	b538      	push	{r3, r4, r5, lr}
 8004b9a:	4c07      	ldr	r4, [pc, #28]	; (8004bb8 <_fstat_r+0x20>)
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	4605      	mov	r5, r0
 8004ba0:	4608      	mov	r0, r1
 8004ba2:	4611      	mov	r1, r2
 8004ba4:	6023      	str	r3, [r4, #0]
 8004ba6:	f7fc fae4 	bl	8001172 <_fstat>
 8004baa:	1c43      	adds	r3, r0, #1
 8004bac:	d102      	bne.n	8004bb4 <_fstat_r+0x1c>
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	b103      	cbz	r3, 8004bb4 <_fstat_r+0x1c>
 8004bb2:	602b      	str	r3, [r5, #0]
 8004bb4:	bd38      	pop	{r3, r4, r5, pc}
 8004bb6:	bf00      	nop
 8004bb8:	200002f0 	.word	0x200002f0

08004bbc <_isatty_r>:
 8004bbc:	b538      	push	{r3, r4, r5, lr}
 8004bbe:	4c06      	ldr	r4, [pc, #24]	; (8004bd8 <_isatty_r+0x1c>)
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	4605      	mov	r5, r0
 8004bc4:	4608      	mov	r0, r1
 8004bc6:	6023      	str	r3, [r4, #0]
 8004bc8:	f7fc fae3 	bl	8001192 <_isatty>
 8004bcc:	1c43      	adds	r3, r0, #1
 8004bce:	d102      	bne.n	8004bd6 <_isatty_r+0x1a>
 8004bd0:	6823      	ldr	r3, [r4, #0]
 8004bd2:	b103      	cbz	r3, 8004bd6 <_isatty_r+0x1a>
 8004bd4:	602b      	str	r3, [r5, #0]
 8004bd6:	bd38      	pop	{r3, r4, r5, pc}
 8004bd8:	200002f0 	.word	0x200002f0

08004bdc <_lseek_r>:
 8004bdc:	b538      	push	{r3, r4, r5, lr}
 8004bde:	4c07      	ldr	r4, [pc, #28]	; (8004bfc <_lseek_r+0x20>)
 8004be0:	4605      	mov	r5, r0
 8004be2:	4608      	mov	r0, r1
 8004be4:	4611      	mov	r1, r2
 8004be6:	2200      	movs	r2, #0
 8004be8:	6022      	str	r2, [r4, #0]
 8004bea:	461a      	mov	r2, r3
 8004bec:	f7fc fadc 	bl	80011a8 <_lseek>
 8004bf0:	1c43      	adds	r3, r0, #1
 8004bf2:	d102      	bne.n	8004bfa <_lseek_r+0x1e>
 8004bf4:	6823      	ldr	r3, [r4, #0]
 8004bf6:	b103      	cbz	r3, 8004bfa <_lseek_r+0x1e>
 8004bf8:	602b      	str	r3, [r5, #0]
 8004bfa:	bd38      	pop	{r3, r4, r5, pc}
 8004bfc:	200002f0 	.word	0x200002f0

08004c00 <__malloc_lock>:
 8004c00:	4770      	bx	lr

08004c02 <__malloc_unlock>:
 8004c02:	4770      	bx	lr

08004c04 <_read_r>:
 8004c04:	b538      	push	{r3, r4, r5, lr}
 8004c06:	4c07      	ldr	r4, [pc, #28]	; (8004c24 <_read_r+0x20>)
 8004c08:	4605      	mov	r5, r0
 8004c0a:	4608      	mov	r0, r1
 8004c0c:	4611      	mov	r1, r2
 8004c0e:	2200      	movs	r2, #0
 8004c10:	6022      	str	r2, [r4, #0]
 8004c12:	461a      	mov	r2, r3
 8004c14:	f7fc fa68 	bl	80010e8 <_read>
 8004c18:	1c43      	adds	r3, r0, #1
 8004c1a:	d102      	bne.n	8004c22 <_read_r+0x1e>
 8004c1c:	6823      	ldr	r3, [r4, #0]
 8004c1e:	b103      	cbz	r3, 8004c22 <_read_r+0x1e>
 8004c20:	602b      	str	r3, [r5, #0]
 8004c22:	bd38      	pop	{r3, r4, r5, pc}
 8004c24:	200002f0 	.word	0x200002f0

08004c28 <_init>:
 8004c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c2a:	bf00      	nop
 8004c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c2e:	bc08      	pop	{r3}
 8004c30:	469e      	mov	lr, r3
 8004c32:	4770      	bx	lr

08004c34 <_fini>:
 8004c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c36:	bf00      	nop
 8004c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c3a:	bc08      	pop	{r3}
 8004c3c:	469e      	mov	lr, r3
 8004c3e:	4770      	bx	lr
