--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_GalvoMotor_EtherCAT.twx CNC2_GalvoMotor_EtherCAT.ncd -o
CNC2_GalvoMotor_EtherCAT.twr CNC2_GalvoMotor_EtherCAT.pcf -ucf
CNC2_GalvoMotor_EtherCAT.ucf

Design file:              CNC2_GalvoMotor_EtherCAT.ncd
Physical constraint file: CNC2_GalvoMotor_EtherCAT.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Tx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
C10.I                        BUFIO2_X4Y27.I                   1.931  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.230ns.
--------------------------------------------------------------------------------
Slack:     5.770ns IBUFG_CLK_Rx_25MHz
Report:    0.230ns skew meets   6.000ns timing constraint by 5.770ns
From                         To                           Delay(ns)  Skew(ns)
B10.I                        BUFIO2_X2Y26.I                   1.875  0.230

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 156957539 paths analyzed, 19516 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.840ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (SLICE_X38Y79.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.161ns (Levels of Logic = 5)
  Clock Path Skew:      1.651ns (1.266 - -0.385)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y43.A6      net (fanout=22)       0.902   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y43.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X12Y55.B6      net (fanout=4)        0.957   cnc2_GalvoMotor_EtherCAT/SacnHead_Select
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.161ns (1.774ns logic, 11.387ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.972ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.369 - 0.364)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.BQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X24Y39.D1      net (fanout=22)       1.351   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X24Y39.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X12Y55.B5      net (fanout=8)        2.373   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.972ns (1.720ns logic, 13.252ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.456 - 0.492)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X24Y39.D5      net (fanout=23)       0.623   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X24Y39.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X12Y55.B5      net (fanout=8)        2.373   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.244ns (1.720ns logic, 12.524ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (SLICE_X38Y79.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.161ns (Levels of Logic = 5)
  Clock Path Skew:      1.651ns (1.266 - -0.385)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y43.A6      net (fanout=22)       0.902   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y43.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X12Y55.B6      net (fanout=4)        0.957   cnc2_GalvoMotor_EtherCAT/SacnHead_Select
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.161ns (1.774ns logic, 11.387ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.972ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.369 - 0.364)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.BQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X24Y39.D1      net (fanout=22)       1.351   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X24Y39.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X12Y55.B5      net (fanout=8)        2.373   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     14.972ns (1.720ns logic, 13.252ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.456 - 0.492)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X24Y39.D5      net (fanout=23)       0.623   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X24Y39.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X12Y55.B5      net (fanout=8)        2.373   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     14.244ns (1.720ns logic, 12.524ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (SLICE_X38Y79.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.161ns (Levels of Logic = 5)
  Clock Path Skew:      1.651ns (1.266 - -0.385)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y43.A6      net (fanout=22)       0.902   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y43.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X12Y55.B6      net (fanout=4)        0.957   cnc2_GalvoMotor_EtherCAT/SacnHead_Select
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.161ns (1.774ns logic, 11.387ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.972ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.369 - 0.364)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y48.BQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X24Y39.D1      net (fanout=22)       1.351   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X24Y39.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X12Y55.B5      net (fanout=8)        2.373   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     14.972ns (1.720ns logic, 13.252ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.456 - 0.492)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X24Y39.D5      net (fanout=23)       0.623   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_WE
    SLICE_X24Y39.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/m_last_Led_Request
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/IBUS_Write1
    SLICE_X12Y55.B5      net (fanout=8)        2.373   cnc2_GalvoMotor_EtherCAT/ibus_Write
    SLICE_X12Y55.B       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o1
    SLICE_X12Y55.D1      net (fanout=10)       0.457   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_361_o
    SLICE_X12Y55.D       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X4Y63.B5       net (fanout=15)       1.684   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X4Y63.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<2>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X4Y69.D4       net (fanout=7)        0.664   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X4Y69.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CE      net (fanout=6)        6.723   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X38Y79.CLK     Tceck                 0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     14.244ns (1.720ns logic, 12.524ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7 (SLICE_X11Y47.B4), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 4)
  Clock Path Skew:      1.417ns (1.241 - -0.176)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y43.A6      net (fanout=22)       0.530   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y43.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X13Y43.B6      net (fanout=4)        0.018   cnc2_GalvoMotor_EtherCAT/SacnHead_Select
    SLICE_X13Y43.B       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_last_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Mmux_XY2_Select11
    SLICE_X11Y47.C5      net (fanout=18)       0.304   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/XY2_Select
    SLICE_X11Y47.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut<7>
                                                       cnc2_GalvoMotor_EtherCAT/ibus_DataOut<0>LogicTrst11
    SLICE_X11Y47.B4      net (fanout=16)       0.114   cnc2_GalvoMotor_EtherCAT/ibus_DataOut<0>LogicTrst1
    SLICE_X11Y47.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut<7>
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1413
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.881ns logic, 0.966ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 4)
  Clock Path Skew:      1.417ns (1.241 - -0.176)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y36.B5      net (fanout=22)       0.689   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y36.B       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/DDA_Partition_1/m_DDATimeBase<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X13Y36.A5      net (fanout=9)        0.073   AddressDecoderCS0n
    SLICE_X13Y36.A       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/DDA_Partition_1/m_DDATimeBase<11>
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT71141
    SLICE_X11Y47.C1      net (fanout=18)       0.915   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT7114
    SLICE_X11Y47.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut<7>
                                                       cnc2_GalvoMotor_EtherCAT/ibus_DataOut<0>LogicTrst11
    SLICE_X11Y47.B4      net (fanout=16)       0.114   cnc2_GalvoMotor_EtherCAT/ibus_DataOut<0>LogicTrst1
    SLICE_X11Y47.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut<7>
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1413
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.881ns logic, 1.791ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.864ns (Levels of Logic = 4)
  Clock Path Skew:      1.417ns (1.241 - -0.176)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y36.B5      net (fanout=22)       0.689   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y36.B       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/DDA_Partition_1/m_DDATimeBase<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X15Y47.B3      net (fanout=9)        0.812   AddressDecoderCS0n
    SLICE_X15Y47.B       Tilo                  0.156   GMPartition_1/DAQ_Partition1/m_RAMDataIn<91>
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X11Y47.C4      net (fanout=23)       0.368   cnc2_GalvoMotor_EtherCAT/dda_Select
    SLICE_X11Y47.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut<7>
                                                       cnc2_GalvoMotor_EtherCAT/ibus_DataOut<0>LogicTrst11
    SLICE_X11Y47.B4      net (fanout=16)       0.114   cnc2_GalvoMotor_EtherCAT/ibus_DataOut<0>LogicTrst1
    SLICE_X11Y47.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut<7>
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1413
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_BusDataOut_7
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (0.881ns logic, 1.983ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19 (SLICE_X21Y37.D5), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_3 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 3)
  Clock Path Skew:      1.462ns (1.127 - -0.335)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_3 to cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.AQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<5>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_3
    SLICE_X20Y37.B3      net (fanout=2)        0.805   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<3>
    SLICE_X20Y37.B       Tilo                  0.142   N25
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst_SW0
    SLICE_X21Y37.C1      net (fanout=1)        0.304   N25
    SLICE_X21Y37.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<19>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst
    SLICE_X21Y37.D5      net (fanout=77)       0.084   GMPartition_1/ibus_DataIn<3>
    SLICE_X21Y37.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<19>
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[19]_IBUS_Address[7]_MUX_924_o11
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.713ns logic, 1.193ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.142ns (Levels of Logic = 3)
  Clock Path Skew:      1.309ns (1.127 - -0.182)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X19Y38.A2      net (fanout=4)        1.001   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X19Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X21Y37.C3      net (fanout=16)       0.296   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X21Y37.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<19>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst
    SLICE_X21Y37.D5      net (fanout=77)       0.084   GMPartition_1/ibus_DataIn<3>
    SLICE_X21Y37.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<19>
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[19]_IBUS_Address[7]_MUX_924_o11
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (0.761ns logic, 1.381ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.176ns (Levels of Logic = 4)
  Clock Path Skew:      1.303ns (1.127 - -0.176)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y38.B5      net (fanout=22)       0.686   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y38.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X20Y37.B5      net (fanout=17)       0.235   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X20Y37.B       Tilo                  0.142   N25
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst_SW0
    SLICE_X21Y37.C1      net (fanout=1)        0.304   N25
    SLICE_X21Y37.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<19>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst
    SLICE_X21Y37.D5      net (fanout=77)       0.084   GMPartition_1/ibus_DataIn<3>
    SLICE_X21Y37.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<19>
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[19]_IBUS_Address[7]_MUX_924_o11
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_19
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.867ns logic, 1.309ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21 (SLICE_X22Y37.D5), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_5 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 3)
  Clock Path Skew:      1.451ns (1.116 - -0.335)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_5 to cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.DQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<5>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_5
    SLICE_X23Y38.A3      net (fanout=2)        0.710   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<5>
    SLICE_X23Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_lastWR
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst_SW0
    SLICE_X22Y37.C2      net (fanout=1)        0.399   N29
    SLICE_X22Y37.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<21>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X22Y37.D5      net (fanout=76)       0.102   GMPartition_1/ibus_DataIn<5>
    SLICE_X22Y37.CLK     Tah         (-Th)    -0.197   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<21>
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[21]_IBUS_Address[7]_MUX_910_o11
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.709ns logic, 1.211ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.267ns (Levels of Logic = 3)
  Clock Path Skew:      1.298ns (1.116 - -0.182)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X19Y38.A2      net (fanout=4)        1.001   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X19Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X22Y37.C4      net (fanout=16)       0.421   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X22Y37.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<21>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X22Y37.D5      net (fanout=76)       0.102   GMPartition_1/ibus_DataIn<5>
    SLICE_X22Y37.CLK     Tah         (-Th)    -0.197   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<21>
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[21]_IBUS_Address[7]_MUX_910_o11
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (0.743ns logic, 1.524ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 (FF)
  Destination:          cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.433ns (Levels of Logic = 2)
  Clock Path Skew:      1.429ns (1.116 - -0.313)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 to cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.AQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5
    SLICE_X22Y37.C3      net (fanout=1)        1.778   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
    SLICE_X22Y37.C       Tilo                  0.156   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<21>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst
    SLICE_X22Y37.D5      net (fanout=76)       0.102   GMPartition_1/ibus_DataIn<5>
    SLICE_X22Y37.CLK     Tah         (-Th)    -0.197   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<21>
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/Mmux_m_LIO_DO[21]_IBUS_Address[7]_MUX_910_o11
                                                       cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO_21
    -------------------------------------------------  ---------------------------
    Total                                      2.433ns (0.553ns logic, 1.880ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y3.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 316978 paths analyzed, 7670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.043ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y6.DIA7), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.692ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.439 - 0.530)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y38.C3      net (fanout=4)        2.338   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y38.CMUX    Tilo                  0.251   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X20Y40.D3      net (fanout=17)       1.268   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X20Y40.D       Tilo                  0.205   N33
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst_SW0
    SLICE_X23Y37.C1      net (fanout=1)        0.858   N33
    SLICE_X23Y37.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<23>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst
    SLICE_X16Y13.A2      net (fanout=76)       5.024   GMPartition_1/ibus_DataIn<7>
    SLICE_X16Y13.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<7>LogicTrst1
    RAMB16_X1Y6.DIA7     net (fanout=1)        0.491   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<7>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.692ns (1.713ns logic, 9.979ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.525ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (0.439 - 0.536)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y36.B5      net (fanout=22)       1.184   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X13Y36.B       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/DDA_Partition_1/m_DDATimeBase<11>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X16Y38.C4      net (fanout=9)        0.784   AddressDecoderCS0n
    SLICE_X16Y38.CMUX    Tilo                  0.251   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X20Y40.D3      net (fanout=17)       1.268   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X20Y40.D       Tilo                  0.205   N33
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst_SW0
    SLICE_X23Y37.C1      net (fanout=1)        0.858   N33
    SLICE_X23Y37.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<23>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst
    SLICE_X16Y13.A2      net (fanout=76)       5.024   GMPartition_1/ibus_DataIn<7>
    SLICE_X16Y13.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<7>LogicTrst1
    RAMB16_X1Y6.DIA7     net (fanout=1)        0.491   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<7>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.525ns (1.916ns logic, 9.609ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.439 - 0.530)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y38.C3      net (fanout=4)        2.338   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y38.C       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read1
    SLICE_X20Y40.D5      net (fanout=17)       1.066   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read
    SLICE_X20Y40.D       Tilo                  0.205   N33
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst_SW0
    SLICE_X23Y37.C1      net (fanout=1)        0.858   N33
    SLICE_X23Y37.C       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<23>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst
    SLICE_X16Y13.A2      net (fanout=76)       5.024   GMPartition_1/ibus_DataIn<7>
    SLICE_X16Y13.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA1<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<7>LogicTrst1
    RAMB16_X1Y6.DIA7     net (fanout=1)        0.491   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<7>
    RAMB16_X1Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.444ns (1.667ns logic, 9.777ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14 (SLICE_X52Y13.C2), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.443 - 0.530)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X17Y36.B2      net (fanout=4)        3.073   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X17Y36.BMUX    Tilo                  0.313   GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
                                                       GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_RD_n_AND_747_o1
    SLICE_X25Y36.A2      net (fanout=17)       1.520   GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_RD_n_AND_747_o
    SLICE_X25Y36.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X52Y13.C2      net (fanout=73)       5.191   GMPartition_1/ibus_DataIn<14>
    SLICE_X52Y13.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<14>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14
    -------------------------------------------------  ---------------------------
    Total                                     11.144ns (1.360ns logic, 9.784ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.040ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.443 - 0.536)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y38.AQ       Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X9Y27.A6       net (fanout=22)       1.451   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X9Y27.A        Tilo                  0.259   GMPartition_1/RIO_select<0>
                                                       AddressDecoder_inst/oADDRDEC_CS3n
    SLICE_X17Y36.B1      net (fanout=13)       1.315   AddressDecoderCS3n
    SLICE_X17Y36.BMUX    Tilo                  0.313   GMPartition_1/LocalBusBridgeGM1/m_ibus_RD
                                                       GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_RD_n_AND_747_o1
    SLICE_X25Y36.A2      net (fanout=17)       1.520   GMPartition_1/LocalBusBridgeGM1/lb_CS_n_lb_RD_n_AND_747_o
    SLICE_X25Y36.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X52Y13.C2      net (fanout=73)       5.191   GMPartition_1/ibus_DataIn<14>
    SLICE_X52Y13.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<14>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14
    -------------------------------------------------  ---------------------------
    Total                                     11.040ns (1.563ns logic, 9.477ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.867ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.443 - 0.530)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y38.AQ       Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y38.C3      net (fanout=4)        2.338   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y38.C       Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/LocalBusBridge_1/m_ibus_RD
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read1
    SLICE_X24Y36.A2      net (fanout=17)       1.507   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Read
    SLICE_X24Y36.A       Tilo                  0.205   N47
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst_SW0
    SLICE_X25Y36.A4      net (fanout=1)        0.374   N47
    SLICE_X25Y36.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/LIO_Partition_1/m_LIO_DO<31>
                                                       GMPartition_1/ibus_DataIn<14>LogicTrst
    SLICE_X52Y13.C2      net (fanout=73)       5.191   GMPartition_1/ibus_DataIn<14>
    SLICE_X52Y13.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<14>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_14
    -------------------------------------------------  ---------------------------
    Total                                     10.867ns (1.457ns logic, 9.410ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21 (SLICE_X16Y18.A4), 1772 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.927ns (Levels of Logic = 10)
  Clock Path Skew:      -0.089ns (0.362 - 0.451)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y17.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0
    SLICE_X38Y22.A2      net (fanout=53)       3.066   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<0>
    SLICE_X38Y22.A       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
    SLICE_X28Y28.C5      net (fanout=1)        1.275   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
    SLICE_X28Y28.CMUX    Tilo                  0.343   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X14Y19.D3      net (fanout=33)       2.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X14Y19.CMUX    Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13_F
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X18Y11.A6      net (fanout=1)        1.125   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X18Y11.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X18Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X18Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X18Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X18Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X18Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X18Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X18Y16.BMUX    Tcinb                 0.292   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y18.A4      net (fanout=1)        0.859   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<21>
    SLICE_X16Y18.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2141
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21
    -------------------------------------------------  ---------------------------
    Total                                     10.927ns (2.493ns logic, 8.434ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.486ns (Levels of Logic = 10)
  Clock Path Skew:      -0.089ns (0.362 - 0.451)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y17.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X38Y22.A6      net (fanout=52)       2.625   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X38Y22.A       Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
    SLICE_X28Y28.C5      net (fanout=1)        1.275   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
    SLICE_X28Y28.CMUX    Tilo                  0.343   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X14Y19.D3      net (fanout=33)       2.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X14Y19.CMUX    Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13_F
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X18Y11.A6      net (fanout=1)        1.125   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X18Y11.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X18Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X18Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X18Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X18Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X18Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X18Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X18Y16.BMUX    Tcinb                 0.292   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y18.A4      net (fanout=1)        0.859   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<21>
    SLICE_X16Y18.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2141
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21
    -------------------------------------------------  ---------------------------
    Total                                     10.486ns (2.493ns logic, 7.993ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.467ns (Levels of Logic = 10)
  Clock Path Skew:      -0.089ns (0.362 - 0.451)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y17.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X24Y31.A1      net (fanout=52)       3.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X24Y31.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_81
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_81
    SLICE_X28Y28.C3      net (fanout=1)        0.722   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_81
    SLICE_X28Y28.CMUX    Tilo                  0.343   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_7
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X14Y19.D3      net (fanout=33)       2.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X14Y19.CMUX    Topdc                 0.368   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13_F
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X18Y11.A6      net (fanout=1)        1.125   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X18Y11.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X18Y12.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X18Y12.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X18Y13.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X18Y13.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X18Y14.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X18Y15.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X18Y16.BMUX    Tcinb                 0.292   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y18.A4      net (fanout=1)        0.859   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<21>
    SLICE_X16Y18.CLK     Tas                   0.213   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRA2<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB2141
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_21
    -------------------------------------------------  ---------------------------
    Total                                     10.467ns (2.495ns logic, 7.972ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y14.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.172 - 0.165)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.BQ      Tcko                  0.198   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<9>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    RAMB16_X2Y14.ADDRB12 net (fanout=4)        0.143   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
    RAMB16_X2Y14.CLKB    Trckc_ADDRB (-Th)     0.066   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.132ns logic, 0.143ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (SLICE_X43Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y34.AQ      Tcko                  0.198   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X43Y32.SR      net (fanout=6)        0.228   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X43Y32.CLK     Tcksr       (-Th)     0.131   EtherCATPartition_inst/ibus_DataOut<11>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.067ns logic, 0.228ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (SLICE_X43Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y34.AQ      Tcko                  0.198   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X43Y32.SR      net (fanout=6)        0.228   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X43Y32.CLK     Tcksr       (-Th)     0.128   EtherCATPartition_inst/ibus_DataOut<11>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.070ns logic, 0.228ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 857 paths analyzed, 491 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.900ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (SLICE_X43Y53.C6), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.375ns (1.556 - 1.931)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.BQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X43Y57.C4      net (fanout=3)        0.682   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X43Y57.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X43Y53.D2      net (fanout=6)        1.009   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X43Y53.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X43Y53.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X43Y53.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (1.231ns logic, 1.809ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.364ns (1.556 - 1.920)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y59.BQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X43Y57.C5      net (fanout=3)        0.369   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X43Y57.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X43Y53.D2      net (fanout=6)        1.009   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X43Y53.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X43Y53.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X43Y53.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (1.231ns logic, 1.496ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_6 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.146 - 0.151)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_6 to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y55.CQ      Tcko                  0.447   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<7>
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_6
    SLICE_X43Y54.C1      net (fanout=3)        0.827   EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<6>
    SLICE_X43Y54.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In2
    SLICE_X43Y53.D4      net (fanout=1)        0.563   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In2
    SLICE_X43Y53.D       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X43Y53.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X43Y53.CLK     Tas                   0.322   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (1.287ns logic, 1.508ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 (SLICE_X48Y50.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.335 - 0.302)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.DQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    SLICE_X40Y50.B3      net (fanout=17)       1.197   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    SLICE_X40Y50.B       Tilo                  0.205   EtherCATPartition_inst/rx_fifo_empty
                                                       EtherCATPartition_inst/TxControl_1/_n0202_inv1
    SLICE_X48Y50.CE      net (fanout=4)        1.199   EtherCATPartition_inst/TxControl_1/_n0202_inv
    SLICE_X48Y50.CLK     Tceck                 0.335   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (0.931ns logic, 2.396ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.335 - 0.302)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1
    SLICE_X40Y50.B2      net (fanout=28)       1.101   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1
    SLICE_X40Y50.B       Tilo                  0.205   EtherCATPartition_inst/rx_fifo_empty
                                                       EtherCATPartition_inst/TxControl_1/_n0202_inv1
    SLICE_X48Y50.CE      net (fanout=4)        1.199   EtherCATPartition_inst/TxControl_1/_n0202_inv
    SLICE_X48Y50.CLK     Tceck                 0.335   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.931ns logic, 2.300ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.335 - 0.304)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.CQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    SLICE_X40Y50.B4      net (fanout=7)        0.699   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    SLICE_X40Y50.B       Tilo                  0.205   EtherCATPartition_inst/rx_fifo_empty
                                                       EtherCATPartition_inst/TxControl_1/_n0202_inv1
    SLICE_X48Y50.CE      net (fanout=4)        1.199   EtherCATPartition_inst/TxControl_1/_n0202_inv
    SLICE_X48Y50.CLK     Tceck                 0.335   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_4
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.931ns logic, 1.898ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Mac_Data_0 (SLICE_X48Y50.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.335 - 0.302)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.DQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    SLICE_X40Y50.B3      net (fanout=17)       1.197   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    SLICE_X40Y50.B       Tilo                  0.205   EtherCATPartition_inst/rx_fifo_empty
                                                       EtherCATPartition_inst/TxControl_1/_n0202_inv1
    SLICE_X48Y50.CE      net (fanout=4)        1.199   EtherCATPartition_inst/TxControl_1/_n0202_inv
    SLICE_X48Y50.CLK     Tceck                 0.296   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (0.892ns logic, 2.396ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.335 - 0.302)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.AQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1
    SLICE_X40Y50.B2      net (fanout=28)       1.101   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd1
    SLICE_X40Y50.B       Tilo                  0.205   EtherCATPartition_inst/rx_fifo_empty
                                                       EtherCATPartition_inst/TxControl_1/_n0202_inv1
    SLICE_X48Y50.CE      net (fanout=4)        1.199   EtherCATPartition_inst/TxControl_1/_n0202_inv
    SLICE_X48Y50.CLK     Tceck                 0.296   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (0.892ns logic, 2.300ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Mac_Data_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.335 - 0.304)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 to EtherCATPartition_inst/TxControl_1/m_Mac_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.CQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    SLICE_X40Y50.B4      net (fanout=7)        0.699   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    SLICE_X40Y50.B       Tilo                  0.205   EtherCATPartition_inst/rx_fifo_empty
                                                       EtherCATPartition_inst/TxControl_1/_n0202_inv1
    SLICE_X48Y50.CE      net (fanout=4)        1.199   EtherCATPartition_inst/TxControl_1/_n0202_inv
    SLICE_X48Y50.CLK     Tceck                 0.296   EtherCATPartition_inst/TxControl_1/m_Mac_Data<0>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.892ns logic, 1.898ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 (SLICE_X43Y57.D5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (0.942 - 0.857)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y59.BQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X43Y57.C5      net (fanout=3)        0.179   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X43Y57.C       Tilo                  0.156   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X43Y57.D5      net (fanout=6)        0.068   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X43Y57.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2-In
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.569ns logic, 0.247ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 2)
  Clock Path Skew:      0.074ns (0.942 - 0.868)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y59.BQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X43Y57.C4      net (fanout=3)        0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X43Y57.C       Tilo                  0.156   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X43Y57.D5      net (fanout=6)        0.068   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X43Y57.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2-In
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.569ns logic, 0.390ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X48Y56.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y56.CQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X48Y56.C5      net (fanout=1)        0.060   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X48Y56.CLK     Tah         (-Th)    -0.121   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X48Y56.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y56.BQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X48Y56.B5      net (fanout=1)        0.070   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>
    SLICE_X48Y56.CLK     Tah         (-Th)    -0.121   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>_rt
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/TxControl_1/m_Mac_Last/CLK
  Logical resource: EtherCATPartition_inst/TxControl_1/m_Mac_Last/CK
  Location pin: SLICE_X40Y56.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.635ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (SLICE_X43Y59.B6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.559 - 1.901)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X42Y59.A4      net (fanout=5)        1.101   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X42Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/_n0250_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In11
    SLICE_X45Y59.A5      net (fanout=3)        0.386   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X45Y59.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X43Y59.B6      net (fanout=2)        0.310   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X43Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (1.192ns logic, 1.797ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.356ns (Levels of Logic = 2)
  Clock Path Skew:      -0.356ns (1.559 - 1.915)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.DQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X45Y59.A2      net (fanout=17)       1.074   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X45Y59.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X43Y59.B6      net (fanout=2)        0.310   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X43Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      2.356ns (0.972ns logic, 1.384ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.382 - 0.404)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y68.DQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X45Y59.D2      net (fanout=12)       1.417   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X45Y59.DMUX    Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X45Y59.A3      net (fanout=1)        0.459   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In
    SLICE_X45Y59.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X43Y59.B6      net (fanout=2)        0.310   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X43Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (1.285ns logic, 2.186ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (SLICE_X45Y59.B6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 3)
  Clock Path Skew:      -0.331ns (1.570 - 1.901)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X42Y59.A4      net (fanout=5)        1.101   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X42Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/_n0250_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In11
    SLICE_X45Y59.A5      net (fanout=3)        0.386   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X45Y59.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X45Y59.B6      net (fanout=2)        0.124   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X45Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (1.192ns logic, 1.611ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 2)
  Clock Path Skew:      -0.345ns (1.570 - 1.915)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.DQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X45Y59.A2      net (fanout=17)       1.074   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X45Y59.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X45Y59.B6      net (fanout=2)        0.124   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X45Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.972ns logic, 1.198ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.393 - 0.404)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y68.DQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X45Y59.D2      net (fanout=12)       1.417   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X45Y59.DMUX    Tilo                  0.313   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X45Y59.A3      net (fanout=1)        0.459   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In
    SLICE_X45Y59.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X45Y59.B6      net (fanout=2)        0.124   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X45Y59.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o4
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.285ns logic, 2.000ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (SLICE_X46Y59.A6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.310ns (1.591 - 1.901)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y56.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Last
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X42Y59.B3      net (fanout=5)        1.191   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X42Y59.BMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/_n0250_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X46Y59.A6      net (fanout=1)        0.574   EtherCATPartition_inst/MAC100/N217
    SLICE_X46Y59.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.958ns logic, 1.765ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.324ns (1.591 - 1.915)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.DQ      Tcko                  0.391   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X42Y59.B1      net (fanout=17)       0.910   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X42Y59.BMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/_n0250_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X46Y59.A6      net (fanout=1)        0.574   EtherCATPartition_inst/MAC100/N217
    SLICE_X46Y59.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      2.425ns (0.941ns logic, 1.484ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.325 - 0.295)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.CQ      Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X42Y59.B5      net (fanout=5)        0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X42Y59.BMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/_n0250_inv
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X46Y59.A6      net (fanout=1)        0.574   EtherCATPartition_inst/MAC100/N217
    SLICE_X46Y59.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.958ns logic, 0.965ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2 (SLICE_X44Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.955 - 0.852)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.DQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X44Y58.A5      net (fanout=17)       0.334   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X44Y58.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2-In1
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.388ns logic, 0.334ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9 (SLICE_X45Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.955 - 0.852)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.DQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X45Y58.C5      net (fanout=17)       0.338   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X45Y58.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9-In1
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.413ns logic, 0.338ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5 (SLICE_X47Y56.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.971 - 0.892)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_5 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y50.BQ      Tcko                  0.234   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_5
    SLICE_X47Y56.B6      net (fanout=2)        0.281   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
    SLICE_X47Y56.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data<6>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_66_OUT61
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.449ns logic, 0.281ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_CONTROL<4>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_CONTROL_4/CK
  Location pin: SLICE_X48Y66.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0/CK
  Location pin: SLICE_X48Y72.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1161 paths analyzed, 532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.070ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (SLICE_X39Y35.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.329ns (1.542 - 1.871)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y53.BQ      Tcko                  0.408   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X31Y38.D2      net (fanout=9)        1.719   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X31Y38.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X31Y38.C4      net (fanout=1)        0.296   N569
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (1.343ns logic, 2.913ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.550ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.273 - 0.271)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X31Y38.B3      net (fanout=19)       1.482   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X31Y38.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X31Y38.A5      net (fanout=1)        0.187   N571
    SLICE_X31Y38.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (1.548ns logic, 3.002ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.452 - 0.451)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.DMUX    Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X31Y38.A4      net (fanout=41)       1.859   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X31Y38.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.363   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.342ns logic, 3.192ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (SLICE_X39Y35.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 2)
  Clock Path Skew:      -0.329ns (1.542 - 1.871)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y53.BQ      Tcko                  0.408   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X31Y38.D2      net (fanout=9)        1.719   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X31Y38.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X31Y38.C4      net (fanout=1)        0.296   N569
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (1.340ns logic, 2.913ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.273 - 0.271)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X31Y38.B3      net (fanout=19)       1.482   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X31Y38.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X31Y38.A5      net (fanout=1)        0.187   N571
    SLICE_X31Y38.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.545ns logic, 3.002ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.452 - 0.451)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.DMUX    Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X31Y38.A4      net (fanout=41)       1.859   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X31Y38.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.360   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.339ns logic, 3.192ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4 (SLICE_X39Y35.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.329ns (1.542 - 1.871)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y53.BQ      Tcko                  0.408   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X31Y38.D2      net (fanout=9)        1.719   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X31Y38.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X31Y38.C4      net (fanout=1)        0.296   N569
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (1.320ns logic, 2.913ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.527ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.273 - 0.271)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X31Y38.B3      net (fanout=19)       1.482   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X31Y38.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X31Y38.A5      net (fanout=1)        0.187   N571
    SLICE_X31Y38.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (1.525ns logic, 3.002ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.511ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.452 - 0.451)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.DMUX    Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X31Y38.A4      net (fanout=41)       1.859   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X31Y38.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C2      net (fanout=2)        0.435   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X31Y38.C       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_107
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CE      net (fanout=4)        0.898   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X39Y35.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<4>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.319ns logic, 3.192ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (SLICE_X32Y46.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.914 - 0.808)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y53.BQ      Tcko                  0.200   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X32Y46.A5      net (fanout=9)        0.402   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X32Y46.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In2
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.390ns logic, 0.402ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (SLICE_X32Y46.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.914 - 0.808)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y53.BMUX    Tshcko                0.238   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tlast
    SLICE_X32Y46.A3      net (fanout=8)        0.499   EtherCATPartition_inst/rx_axis_mac_tlast
    SLICE_X32Y46.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In2
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.428ns logic, 0.499ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9 (SLICE_X41Y32.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.943 - 0.842)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1 to EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y42.BQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tdata<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_1
    SLICE_X41Y32.B6      net (fanout=2)        0.574   EtherCATPartition_inst/rx_axis_mac_tdata<1>
    SLICE_X41Y32.CLK     Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data<11>
                                                       EtherCATPartition_inst/RxControl_1/Mmux_m_Next_Rx_FIFO_Data161
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_FIFO_Data_9
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.413ns logic, 0.574ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<3>/CLK
  Logical resource: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_0/CK
  Location pin: SLICE_X28Y36.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.708ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21 (SLICE_X45Y69.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (1.569 - 1.871)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X34Y59.A3      net (fanout=31)       1.893   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X45Y69.CE      net (fanout=15)       1.929   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X45Y69.CLK     Tceck                 0.360   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (1.213ns logic, 6.354ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 2)
  Clock Path Skew:      -0.318ns (1.569 - 1.887)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.BQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y59.A2      net (fanout=35)       1.739   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X45Y69.CE      net (fanout=15)       1.929   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X45Y69.CLK     Tceck                 0.360   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (1.230ns logic, 6.200ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 2)
  Clock Path Skew:      -0.318ns (1.569 - 1.887)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y59.A6      net (fanout=19)       1.378   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X45Y69.CE      net (fanout=15)       1.929   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X45Y69.CLK     Tceck                 0.360   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_21
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (1.230ns logic, 5.839ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31 (SLICE_X45Y69.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (1.569 - 1.871)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X34Y59.A3      net (fanout=31)       1.893   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X45Y69.CE      net (fanout=15)       1.929   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X45Y69.CLK     Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (1.148ns logic, 6.354ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.318ns (1.569 - 1.887)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.BQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y59.A2      net (fanout=35)       1.739   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X45Y69.CE      net (fanout=15)       1.929   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X45Y69.CLK     Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (1.165ns logic, 6.200ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.004ns (Levels of Logic = 2)
  Clock Path Skew:      -0.318ns (1.569 - 1.887)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y59.A6      net (fanout=19)       1.378   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X45Y69.CE      net (fanout=15)       1.929   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X45Y69.CLK     Tceck                 0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<31>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_31
    -------------------------------------------------  ---------------------------
    Total                                      7.004ns (1.165ns logic, 5.839ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13 (SLICE_X42Y69.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.311ns (1.560 - 1.871)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.AQ      Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X34Y59.A3      net (fanout=31)       1.893   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X42Y69.CE      net (fanout=15)       1.883   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X42Y69.CLK     Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (1.184ns logic, 6.308ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.327ns (1.560 - 1.887)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.BQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y59.A2      net (fanout=35)       1.739   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X42Y69.CE      net (fanout=15)       1.883   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X42Y69.CLK     Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13
    -------------------------------------------------  ---------------------------
    Total                                      7.355ns (1.201ns logic, 6.154ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.994ns (Levels of Logic = 2)
  Clock Path Skew:      -0.327ns (1.560 - 1.887)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.408   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y59.A6      net (fanout=19)       1.378   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    SLICE_X34Y59.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o1
    SLICE_X27Y70.A4      net (fanout=93)       2.532   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_8131_o
    SLICE_X27Y70.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/ENABLE_REG
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o1
    SLICE_X42Y69.CE      net (fanout=15)       1.883   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_191_o
    SLICE_X42Y69.CLK     Tceck                 0.331   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC<14>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CALC_13
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (1.201ns logic, 5.793ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP (SLICE_X42Y76.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X42Y76.D2      net (fanout=9)        0.387   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X42Y76.CLK     Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<1>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (-0.097ns logic, 0.387ns route)
                                                       (-33.4% logic, 133.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP (SLICE_X42Y76.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X42Y76.D2      net (fanout=9)        0.387   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X42Y76.CLK     Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<1>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (-0.097ns logic, 0.387ns route)
                                                       (-33.4% logic, 133.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP (SLICE_X42Y76.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y77.BQ      Tcko                  0.198   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X42Y76.D2      net (fanout=9)        0.387   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X42Y76.CLK     Tah         (-Th)     0.295   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<1>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (-0.097ns logic, 0.387ns route)
                                                       (-33.4% logic, 133.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X38Y76.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X38Y76.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.996ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y10.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.504ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.996ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X12Y9.A4       net (fanout=10)       2.595   g_reset_n_IBUF
    SLICE_X12Y9.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X12Y10.SR      net (fanout=2)        0.656   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    SLICE_X12Y10.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (1.745ns logic, 3.251ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.850ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X12Y9.A1       net (fanout=10)       2.351   startup_reset
    SLICE_X12Y9.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X12Y10.SR      net (fanout=2)        0.656   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    SLICE_X12Y10.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (0.843ns logic, 3.007ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y2.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X12Y9.A5       net (fanout=2)        1.539   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X12Y9.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X12Y10.SR      net (fanout=2)        0.656   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    SLICE_X12Y10.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.826ns logic, 2.195ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.032ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.468ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X12Y9.A4       net (fanout=10)       2.595   g_reset_n_IBUF
    SLICE_X12Y9.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X12Y10.CLK     net (fanout=2)        0.312   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (1.561ns logic, 2.907ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.178ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.322ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X12Y9.A1       net (fanout=10)       2.351   startup_reset
    SLICE_X12Y9.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X12Y10.CLK     net (fanout=2)        0.312   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (0.659ns logic, 2.663ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.007ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.493ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y2.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X12Y9.A5       net (fanout=2)        1.539   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X12Y9.AMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X12Y10.CLK     net (fanout=2)        0.312   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (0.642ns logic, 1.851ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y10.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.685ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y2.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X12Y9.A5       net (fanout=2)        0.912   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X12Y9.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X12Y10.SR      net (fanout=2)        0.326   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    SLICE_X12Y10.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.447ns logic, 1.238ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.211ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X12Y9.A1       net (fanout=10)       1.436   startup_reset
    SLICE_X12Y9.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X12Y10.SR      net (fanout=2)        0.326   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    SLICE_X12Y10.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.449ns logic, 1.762ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.014ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.014ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X12Y9.A4       net (fanout=10)       1.676   g_reset_n_IBUF
    SLICE_X12Y9.A        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X12Y10.SR      net (fanout=2)        0.326   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    SLICE_X12Y10.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.012ns logic, 2.002ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.415ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y2.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X12Y9.A5       net (fanout=2)        0.912   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X12Y9.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X12Y10.CLK     net (fanout=2)        0.122   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.381ns logic, 1.034ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.941ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.941ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X12Y9.A1       net (fanout=10)       1.436   startup_reset
    SLICE_X12Y9.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X12Y10.CLK     net (fanout=2)        0.122   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.383ns logic, 1.558ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X12Y10.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.744ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.744ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X12Y9.A4       net (fanout=10)       1.676   g_reset_n_IBUF
    SLICE_X12Y9.AMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o1
    SLICE_X12Y10.CLK     net (fanout=2)        0.122   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.946ns logic, 1.798ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.814ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y9.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.686ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.814ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X12Y9.C5       net (fanout=10)       2.544   g_reset_n_IBUF
    SLICE_X12Y9.CMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X13Y9.CLK      net (fanout=2)        0.709   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.561ns logic, 3.253ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.719ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.781ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X12Y9.C4       net (fanout=10)       2.413   startup_reset
    SLICE_X12Y9.CMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X13Y9.CLK      net (fanout=2)        0.709   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.659ns logic, 3.122ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.481ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.019ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y2.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y9.C2       net (fanout=2)        1.598   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y9.CMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X13Y9.CLK      net (fanout=2)        0.709   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.712ns logic, 2.307ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y9.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.687ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.813ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X12Y9.C5       net (fanout=10)       2.544   g_reset_n_IBUF
    SLICE_X12Y9.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y9.SR       net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    SLICE_X13Y9.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.795ns logic, 3.018ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X12Y9.C4       net (fanout=10)       2.413   startup_reset
    SLICE_X12Y9.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y9.SR       net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    SLICE_X13Y9.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.893ns logic, 2.887ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y2.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y9.C2       net (fanout=2)        1.598   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y9.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y9.SR       net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    SLICE_X13Y9.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.946ns logic, 2.072ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y9.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y2.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y9.C2       net (fanout=2)        0.977   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y9.C        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y9.SR       net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    SLICE_X13Y9.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.541ns logic, 1.268ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.215ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X12Y9.C4       net (fanout=10)       1.427   startup_reset
    SLICE_X12Y9.C        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y9.SR       net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    SLICE_X13Y9.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (0.497ns logic, 1.718ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.989ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.989ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X12Y9.C5       net (fanout=10)       1.638   g_reset_n_IBUF
    SLICE_X12Y9.C        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y9.SR       net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    SLICE_X13Y9.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (1.060ns logic, 1.929ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y9.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.768ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.768ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y2.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y9.C2       net (fanout=2)        0.977   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y9.CMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X13Y9.CLK      net (fanout=2)        0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.427ns logic, 1.341ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y9.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.174ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.174ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X12Y9.C4       net (fanout=10)       1.427   startup_reset
    SLICE_X12Y9.CMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X13Y9.CLK      net (fanout=2)        0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.383ns logic, 1.791ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y9.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.948ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.948ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X12Y9.C5       net (fanout=10)       1.638   g_reset_n_IBUF
    SLICE_X12Y9.CMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o1
    SLICE_X13Y9.CLK      net (fanout=2)        0.364   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_702_o
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.946ns logic, 2.002ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO  
       TIMEGRP         
"TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         
TS_g_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.961ns.
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X1Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  19.039ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X1Y30.A3       net (fanout=10)       3.296   g_reset_n_IBUF
    SLICE_X1Y30.A        Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o1
    SLICE_X1Y30.SR       net (fanout=2)        0.816   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o
    SLICE_X1Y30.CLK      Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (1.849ns logic, 4.112ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    21.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X1Y30.A4       net (fanout=10)       2.136   startup_reset
    SLICE_X1Y30.A        Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o1
    SLICE_X1Y30.SR       net (fanout=2)        0.816   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o
    SLICE_X1Y30.CLK      Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (0.947ns logic, 2.952ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    22.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.BQ       Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X1Y30.A5       net (fanout=7)        0.584   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X1Y30.A        Tilo                  0.259   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o1
    SLICE_X1Y30.SR       net (fanout=2)        0.816   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o
    SLICE_X1Y30.CLK      Trck                  0.280   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (0.930ns logic, 1.400ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X1Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  19.766ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      5.234ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X1Y30.A3       net (fanout=10)       3.296   g_reset_n_IBUF
    SLICE_X1Y30.AMUX     Tilo                  0.313   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X1Y30.CLK      net (fanout=2)        0.315   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    -------------------------------------------------  ---------------------------
    Total                                      5.234ns (1.623ns logic, 3.611ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  21.828ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X1Y30.A4       net (fanout=10)       2.136   startup_reset
    SLICE_X1Y30.AMUX     Tilo                  0.313   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X1Y30.CLK      net (fanout=2)        0.315   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (0.721ns logic, 2.451ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  23.397ns (requirement - data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      1.603ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.BQ       Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X1Y30.A5       net (fanout=7)        0.584   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X1Y30.AMUX     Tilo                  0.313   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X1Y30.CLK      net (fanout=2)        0.315   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.704ns logic, 0.899ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO         TIMEGRP         "TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         TS_g_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X1Y30.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.BQ       Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X1Y30.A5       net (fanout=7)        0.328   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X1Y30.A        Tilo                  0.156   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o1
    SLICE_X1Y30.SR       net (fanout=2)        0.422   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o
    SLICE_X1Y30.CLK      Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.509ns logic, 0.750ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.251ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X1Y30.A4       net (fanout=10)       1.318   startup_reset
    SLICE_X1Y30.A        Tilo                  0.156   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o1
    SLICE_X1Y30.SR       net (fanout=2)        0.422   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o
    SLICE_X1Y30.CLK      Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.511ns logic, 1.740ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.557ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      3.557ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X1Y30.A3       net (fanout=10)       2.061   g_reset_n_IBUF
    SLICE_X1Y30.A        Tilo                  0.156   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o1
    SLICE_X1Y30.SR       net (fanout=2)        0.422   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8122_o
    SLICE_X1Y30.CLK      Tremck      (-Th)    -0.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (1.074ns logic, 2.483ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X1Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.901ns (data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      0.901ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.BQ       Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X1Y30.A5       net (fanout=7)        0.328   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X1Y30.AMUX     Tilo                  0.203   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X1Y30.CLK      net (fanout=2)        0.172   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.401ns logic, 0.500ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X1Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.893ns (data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      1.893ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X1Y30.A4       net (fanout=10)       1.318   startup_reset
    SLICE_X1Y30.AMUX     Tilo                  0.203   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X1Y30.CLK      net (fanout=2)        0.172   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.403ns logic, 1.490ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X1Y30.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.199ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      3.199ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X1Y30.A3       net (fanout=10)       2.061   g_reset_n_IBUF
    SLICE_X1Y30.AMUX     Tilo                  0.203   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o1
    SLICE_X1Y30.CLK      net (fanout=2)        0.172   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2791_o_AND_8121_o
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.966ns logic, 2.233ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3446 paths analyzed, 3444 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.644ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27 (SLICE_X47Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.356ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.109ns (Levels of Logic = 3)
  Clock Path Delay:     0.865ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X28Y30.B2      net (fanout=10)       4.945   g_reset_n_IBUF
    SLICE_X28Y30.B       Tilo                  0.205   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X27Y7.B1       net (fanout=866)      3.166   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X27Y7.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y13.SR      net (fanout=129)      2.911   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y13.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    -------------------------------------------------  ---------------------------
    Total                                     13.109ns (2.087ns logic, 11.022ns route)
                                                       (15.9% logic, 84.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y13.CLK     net (fanout=444)      0.859   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (-2.778ns logic, 3.643ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26 (SLICE_X47Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.380ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.085ns (Levels of Logic = 3)
  Clock Path Delay:     0.865ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X28Y30.B2      net (fanout=10)       4.945   g_reset_n_IBUF
    SLICE_X28Y30.B       Tilo                  0.205   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X27Y7.B1       net (fanout=866)      3.166   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X27Y7.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y13.SR      net (fanout=129)      2.911   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y13.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    -------------------------------------------------  ---------------------------
    Total                                     13.085ns (2.063ns logic, 11.022ns route)
                                                       (15.8% logic, 84.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y13.CLK     net (fanout=444)      0.859   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (-2.778ns logic, 3.643ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_25 (SLICE_X47Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.400ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_25 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.065ns (Levels of Logic = 3)
  Clock Path Delay:     0.865ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X28Y30.B2      net (fanout=10)       4.945   g_reset_n_IBUF
    SLICE_X28Y30.B       Tilo                  0.205   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X27Y7.B1       net (fanout=866)      3.166   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X27Y7.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X47Y13.SR      net (fanout=129)      2.911   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X47Y13.CLK     Trck                  0.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_25
    -------------------------------------------------  ---------------------------
    Total                                     13.065ns (2.043ns logic, 11.022ns route)
                                                       (15.6% logic, 84.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.206   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y13.CLK     net (fanout=444)      0.859   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (-2.778ns logic, 3.643ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0 (SLICE_X3Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CLK (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 1)
  Clock Path Delay:     3.428ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CLK to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D6.I                 Tiopi                 1.126   XY2100_CLK
                                                       XY2100_CLK
                                                       XY2100_CLK_IBUF
                                                       ProtoComp113.IMUX.3
    SLICE_X3Y66.AX       net (fanout=1)        2.389   XY2100_CLK_IBUF
    SLICE_X3Y66.CLK      Tckdi       (-Th)    -0.048   GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (1.174ns logic, 2.389ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/FilterFX_iXY2100_CLK/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y66.CLK      net (fanout=937)      1.254   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.519ns logic, 1.909ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X26Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<0> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 1)
  Clock Path Delay:     3.255ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CH<0> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E7.I                 Tiopi                 1.126   XY2100_CH<0>
                                                       XY2100_CH<0>
                                                       XY2100_CH_0_IBUF
                                                       ProtoComp113.IMUX.11
    SLICE_X26Y66.AX      net (fanout=1)        2.427   XY2100_CH_0_IBUF
    SLICE_X26Y66.CLK     Tckdi       (-Th)    -0.050   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.176ns logic, 2.427ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[0].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y66.CLK     net (fanout=937)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.519ns logic, 1.736ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X0Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<2> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 1)
  Clock Path Delay:     2.155ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: XY2100_CH<2> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F4.I                 Tiopi                 0.763   XY2100_CH<2>
                                                       XY2100_CH<2>
                                                       XY2100_CH_2_IBUF
                                                       ProtoComp113.IMUX.13
    SLICE_X0Y58.AX       net (fanout=1)        1.841   XY2100_CH_2_IBUF
    SLICE_X0Y58.CLK      Tckdi       (-Th)    -0.048   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (0.811ns logic, 1.841ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Fast Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.467   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y58.CLK      net (fanout=937)      0.738   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (0.950ns logic, 1.205ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  19.889ns.
--------------------------------------------------------------------------------

Paths for end point LaserTrigger (A9.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.111ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_2 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.596ns (Levels of Logic = 5)
  Clock Path Delay:     3.268ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y64.CLK     net (fanout=937)      1.094   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.519ns logic, 1.749ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_2 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.CQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_2
    SLICE_X27Y65.A2      net (fanout=3)        0.658   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<2>
    SLICE_X27Y65.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o21
    SLICE_X4Y68.B2       net (fanout=1)        4.831   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o2
    SLICE_X4Y68.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o23
    SLICE_X4Y68.A5       net (fanout=3)        0.182   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o
    SLICE_X4Y68.A        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X26Y67.CX      net (fanout=39)       5.076   LaserGate_OBUF
    SLICE_X26Y67.CMUX    Tcxc                  0.164   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/PAUSE_LT_CHECK_HELD
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        2.244   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     16.596ns (3.605ns logic, 12.991ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.116ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_4 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.603ns (Levels of Logic = 5)
  Clock Path Delay:     3.256ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y65.CLK     net (fanout=937)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.519ns logic, 1.737ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_4 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y65.AQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<7>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_4
    SLICE_X27Y65.A1      net (fanout=3)        0.609   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<4>
    SLICE_X27Y65.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o21
    SLICE_X4Y68.B2       net (fanout=1)        4.831   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o2
    SLICE_X4Y68.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o23
    SLICE_X4Y68.A5       net (fanout=3)        0.182   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o
    SLICE_X4Y68.A        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X26Y67.CX      net (fanout=39)       5.076   LaserGate_OBUF
    SLICE_X26Y67.CMUX    Tcxc                  0.164   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/PAUSE_LT_CHECK_HELD
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        2.244   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     16.603ns (3.661ns logic, 12.942ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.137ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_0 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.570ns (Levels of Logic = 5)
  Clock Path Delay:     3.268ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y64.CLK     net (fanout=937)      1.094   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.519ns logic, 1.749ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_0 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.AQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_0
    SLICE_X27Y65.A4      net (fanout=3)        0.632   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<0>
    SLICE_X27Y65.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o21
    SLICE_X4Y68.B2       net (fanout=1)        4.831   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o2
    SLICE_X4Y68.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o23
    SLICE_X4Y68.A5       net (fanout=3)        0.182   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o
    SLICE_X4Y68.A        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X26Y67.CX      net (fanout=39)       5.076   LaserGate_OBUF
    SLICE_X26Y67.CMUX    Tcxc                  0.164   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/PAUSE_LT_CHECK_HELD
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        2.244   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     16.570ns (3.605ns logic, 12.965ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point LaserGate (B8.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.264ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_2 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.443ns (Levels of Logic = 4)
  Clock Path Delay:     3.268ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y64.CLK     net (fanout=937)      1.094   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.519ns logic, 1.749ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_2 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.CQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_2
    SLICE_X27Y65.A2      net (fanout=3)        0.658   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<2>
    SLICE_X27Y65.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o21
    SLICE_X4Y68.B2       net (fanout=1)        4.831   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o2
    SLICE_X4Y68.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o23
    SLICE_X4Y68.A5       net (fanout=3)        0.182   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o
    SLICE_X4Y68.A        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       6.331   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     15.443ns (3.441ns logic, 12.002ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.269ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_4 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.450ns (Levels of Logic = 4)
  Clock Path Delay:     3.256ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y65.CLK     net (fanout=937)      1.082   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.519ns logic, 1.737ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_4 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y65.AQ      Tcko                  0.447   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<7>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_4
    SLICE_X27Y65.A1      net (fanout=3)        0.609   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<4>
    SLICE_X27Y65.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o21
    SLICE_X4Y68.B2       net (fanout=1)        4.831   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o2
    SLICE_X4Y68.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o23
    SLICE_X4Y68.A5       net (fanout=3)        0.182   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o
    SLICE_X4Y68.A        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       6.331   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     15.450ns (3.497ns logic, 11.953ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.290ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_0 (FF)
  Destination:          LaserGate (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.417ns (Levels of Logic = 4)
  Clock Path Delay:     3.268ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y64.CLK     net (fanout=937)      1.094   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.519ns logic, 1.749ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_0 to LaserGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.AQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount_0
    SLICE_X27Y65.A4      net (fanout=3)        0.632   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOnDelayCycleCount<0>
    SLICE_X27Y65.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<15>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o21
    SLICE_X4Y68.B2       net (fanout=1)        4.831   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o2
    SLICE_X4Y68.B        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o23
    SLICE_X4Y68.A5       net (fanout=3)        0.182   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_372_o_INV_339_o
    SLICE_X4Y68.A        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    B8.O                 net (fanout=39)       6.331   LaserGate_OBUF
    B8.PAD               Tioop                 2.381   LaserGate
                                                       LaserGate_OBUF
                                                       LaserGate
    -------------------------------------------------  ---------------------------
    Total                                     15.417ns (3.441ns logic, 11.976ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point LaserFPK (B5.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.079ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_1 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.641ns (Levels of Logic = 6)
  Clock Path Delay:     3.255ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y63.CLK     net (fanout=937)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.519ns logic, 1.736ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_1 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_1
    SLICE_X34Y71.A2      net (fanout=3)        2.047   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<1>
    SLICE_X34Y71.COUT    Topcya                0.386   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_lutdi
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X34Y72.CIN     net (fanout=1)        0.082   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X34Y72.CMUX    Tcinc                 0.284   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG6<6>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X27Y71.A6      net (fanout=1)        1.058   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X27Y71.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X4Y68.D1       net (fanout=1)        4.616   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X4Y68.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X4Y68.C6       net (fanout=1)        0.118   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X4Y68.C        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        2.609   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     14.641ns (4.111ns logic, 10.530ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.086ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_1 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.634ns (Levels of Logic = 6)
  Clock Path Delay:     3.255ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y63.CLK     net (fanout=937)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.519ns logic, 1.736ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_1 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.BQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_1
    SLICE_X34Y71.A2      net (fanout=3)        2.047   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<1>
    SLICE_X34Y71.COUT    Topcya                0.379   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_lut<0>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X34Y72.CIN     net (fanout=1)        0.082   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X34Y72.CMUX    Tcinc                 0.284   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG6<6>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X27Y71.A6      net (fanout=1)        1.058   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X27Y71.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X4Y68.D1       net (fanout=1)        4.616   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X4Y68.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X4Y68.C6       net (fanout=1)        0.118   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X4Y68.C        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        2.609   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     14.634ns (4.104ns logic, 10.530ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.152ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_3 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.568ns (Levels of Logic = 6)
  Clock Path Delay:     3.255ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y63.CLK     net (fanout=937)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.519ns logic, 1.736ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_3 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.DQ      Tcko                  0.391   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_3
    SLICE_X34Y71.B3      net (fanout=3)        1.980   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<3>
    SLICE_X34Y71.COUT    Topcyb                0.380   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_lut<1>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X34Y72.CIN     net (fanout=1)        0.082   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X34Y72.CMUX    Tcinc                 0.284   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RXD_REG6<6>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X27Y71.A6      net (fanout=1)        1.058   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X27Y71.A       Tilo                  0.259   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X4Y68.D1       net (fanout=1)        4.616   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X4Y68.D        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X4Y68.C6       net (fanout=1)        0.118   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X4Y68.C        Tilo                  0.205   cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       cnc2_GalvoMotor_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        2.609   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     14.568ns (4.105ns logic, 10.463ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (T14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.612ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 1)
  Clock Path Delay:     0.432ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X24Y9.CLK      net (fanout=444)      0.513   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (-1.884ns logic, 2.316ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y9.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.O                net (fanout=1)        1.984   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (1.596ns logic, 1.984ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (R14.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.573ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.541ns (Levels of Logic = 2)
  Clock Path Delay:     0.432ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X24Y6.CLK      net (fanout=444)      0.513   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (-1.884ns logic, 2.316ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.AQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X39Y9.C4       net (fanout=122)      1.009   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X39Y9.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_549_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.780   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (1.752ns logic, 2.789ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.515ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 2)
  Clock Path Delay:     0.393ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X30Y8.CLK      net (fanout=444)      0.474   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (-1.884ns logic, 2.277ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y8.DQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X39Y9.C1       net (fanout=57)       0.956   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X39Y9.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_549_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.780   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.786ns logic, 2.736ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.375ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.345ns (Levels of Logic = 2)
  Clock Path Delay:     0.430ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.828   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X24Y7.CLK      net (fanout=444)      0.511   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (-1.884ns logic, 2.314ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y7.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X39Y9.C5       net (fanout=97)       0.813   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X39Y9.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_549_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        1.780   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (1.752ns logic, 2.593ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point oSPI_MOSI (G1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.401ns (clock arrival + clock path + data path - uncertainty)
  Source:               GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_MOSI (FF)
  Destination:          oSPI_MOSI (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 1)
  Clock Path Delay:     1.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp113.IMUX.8
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.155   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y31.CLK      net (fanout=937)      0.700   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.822ns logic, 0.855ns route)
                                                       (49.0% logic, 51.0% route)

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_MOSI to oSPI_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.BQ       Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_MOSI
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_MOSI
    G1.O                 net (fanout=1)        1.155   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_MOSI
    G1.PAD               Tioop                 1.396   oSPI_MOSI
                                                       oSPI_MOSI_OBUF
                                                       oSPI_MOSI
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (1.594ns logic, 1.155ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.271ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.729ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.173ns (Levels of Logic = 1)
  Clock Path Delay:     0.823ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.2
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.111   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X45Y77.CLK     net (fanout=134)      1.119   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (-3.481ns logic, 4.304ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y77.DMUX    Tshcko                0.461   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    D12.O                net (fanout=1)        2.331   TXD1T1_OBUF
    D12.PAD              Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (2.842ns logic, 2.331ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.887ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.992ns (Levels of Logic = 1)
  Clock Path Delay:     0.846ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.2
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.111   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X47Y77.CLK     net (fanout=134)      1.142   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (-3.481ns logic, 4.327ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y77.AMUX    Tshcko                0.461   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    D11.O                net (fanout=1)        2.150   TXD1T3_OBUF
    D11.PAD              Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (2.842ns logic, 2.150ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  4.036ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 1)
  Clock Path Delay:     0.846ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.2
    BUFIO2_X4Y27.I       net (fanout=1)        1.931   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -5.111   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.608   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X47Y77.CLK     net (fanout=134)      1.142   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (-3.481ns logic, 4.327ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y77.AQ      Tcko                  0.391   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    E11.O                net (fanout=1)        2.071   TXD1T2_OBUF
    E11.PAD              Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (2.772ns logic, 2.071ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.833ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 1)
  Clock Path Delay:     0.496ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.2
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.803   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X33Y77.CLK     net (fanout=134)      0.493   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (-1.859ns logic, 2.355ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y77.DQ      Tcko                  0.198   TX_EN1_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    C11.O                net (fanout=1)        1.018   TX_EN1_OBUF
    C11.PAD              Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.594ns logic, 1.018ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T0 (A11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.169ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.892ns (Levels of Logic = 1)
  Clock Path Delay:     0.552ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.2
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.803   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X45Y77.CLK     net (fanout=134)      0.549   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (-1.859ns logic, 2.411ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y77.DQ      Tcko                  0.198   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    A11.O                net (fanout=1)        1.298   TXD1T0_OBUF
    A11.PAD              Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (1.594ns logic, 1.298ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.289ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      2.989ns (Levels of Logic = 1)
  Clock Path Delay:     0.575ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp113.IMUX.2
    BUFIO2_X4Y27.I       net (fanout=1)        1.255   IBUFG_CLK_Tx_25MHz
    BUFIO2_X4Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y2.CLK0        Tdmcko_CLK           -2.803   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.265   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X47Y77.CLK     net (fanout=134)      0.572   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (-1.859ns logic, 2.434ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y77.AQ      Tcko                  0.198   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    E11.O                net (fanout=1)        1.395   TXD1T2_OBUF
    E11.PAD              Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (1.594ns logic, 1.395ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 84 paths analyzed, 67 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.864ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (SLICE_X33Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.136ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      9.216ns (Levels of Logic = 2)
  Clock Path Delay:     0.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X28Y30.B2      net (fanout=10)       4.945   g_reset_n_IBUF
    SLICE_X28Y30.B       Tilo                  0.205   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X33Y49.SR      net (fanout=866)      2.533   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X33Y49.CLK     Trck                  0.223   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.216ns (1.738ns logic, 7.478ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.1
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.128   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X33Y49.CLK     net (fanout=39)       0.778   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (-2.700ns logic, 3.527ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (SLICE_X32Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.425ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      8.936ns (Levels of Logic = 2)
  Clock Path Delay:     0.836ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X28Y30.B2      net (fanout=10)       4.945   g_reset_n_IBUF
    SLICE_X28Y30.B       Tilo                  0.205   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X32Y46.SR      net (fanout=866)      2.191   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X32Y46.CLK     Trck                  0.285   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.936ns (1.800ns logic, 7.136ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.1
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.128   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X32Y46.CLK     net (fanout=39)       0.787   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (-2.700ns logic, 3.536ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (SLICE_X32Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.478ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      8.883ns (Levels of Logic = 2)
  Clock Path Delay:     0.836ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp113.IMUX.6
    SLICE_X28Y30.B2      net (fanout=10)       4.945   g_reset_n_IBUF
    SLICE_X28Y30.B       Tilo                  0.205   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
                                                       g_reset1
    SLICE_X32Y46.SR      net (fanout=866)      2.191   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/iLB_RESET_n_inv
    SLICE_X32Y46.CLK     Trck                  0.232   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.883ns (1.747ns logic, 7.136ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.1
    BUFIO2_X2Y26.I       net (fanout=1)        1.645   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK2X       Tdmcko_CLK2X         -4.128   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.542   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X32Y46.CLK     net (fanout=39)       0.787   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (-2.700ns logic, 3.536ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (SLICE_X45Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.670ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.025ns (Levels of Logic = 1)
  Clock Path Delay:     1.080ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 0.763   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp113.IMUX.26
    SLICE_X45Y76.BX      net (fanout=1)        1.203   RXD1T1_IBUF
    SLICE_X45Y76.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (0.822ns logic, 1.203ns route)
                                                       (40.6% logic, 59.4% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.1
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.535   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X45Y76.CLK     net (fanout=144)      0.609   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (-1.455ns logic, 2.535ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0 (SLICE_X45Y76.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.693ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.048ns (Levels of Logic = 1)
  Clock Path Delay:     1.080ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T0 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 0.763   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp113.IMUX.25
    SLICE_X45Y76.AX      net (fanout=1)        1.226   RXD1T0_IBUF
    SLICE_X45Y76.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.822ns logic, 1.226ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.1
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.535   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X45Y76.CLK     net (fanout=144)      0.609   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (-1.455ns logic, 2.535ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (SLICE_X39Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.723ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.042ns (Levels of Logic = 1)
  Clock Path Delay:     1.044ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RX_ER1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.I                Tiopi                 0.763   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp113.IMUX.29
    SLICE_X39Y74.AX      net (fanout=4)        1.220   RX_ER1_IBUF
    SLICE_X39Y74.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.822ns logic, 1.220ns route)
                                                       (40.3% logic, 59.7% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_ER_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp113.IMUX.1
    BUFIO2_X2Y26.I       net (fanout=1)        1.244   IBUFG_CLK_Rx_25MHz
    BUFIO2_X2Y26.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.535   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X39Y74.CLK     net (fanout=144)      0.573   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (-1.455ns logic, 2.499ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     23.840ns|     24.086ns|            0|            0|    156957539|       316996|
| TS_CLK_80MHz                  |     12.500ns|     12.043ns|      4.996ns|            0|            0|       316978|           12|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.996ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.814ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
| TS_TO_GMPartition_1SPI_Paritio|     25.000ns|      5.961ns|          N/A|            0|            0|            6|            0|
| n_1SPI_Module_1SPI_base_1m_CLK|             |             |             |             |             |             |             |
| _LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|      7.800ns|            0|            0|            0|         4097|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      3.900ns|          N/A|            0|            0|          857|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|      7.635ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     16.708ns|            0|            0|            0|         5432|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      5.070ns|          N/A|            0|            0|         1161|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     16.708ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    2.694(R)|      SLOW  |   -0.693(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    2.682(R)|      SLOW  |   -0.670(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    2.861(R)|      SLOW  |   -0.821(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    2.765(R)|      SLOW  |   -0.743(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    7.751(R)|      SLOW  |   -1.131(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    7.971(R)|      SLOW  |   -2.180(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    6.961(R)|      SLOW  |   -0.723(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    7.630(R)|      SLOW  |   -1.593(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_DV1      |    7.744(R)|      SLOW  |   -3.623(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1      |    7.403(R)|      SLOW  |   -3.381(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>   |    3.714(R)|      SLOW  |   -1.110(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2100_CH<0>|    1.597(R)|      SLOW  |   -0.323(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<1>|    2.031(R)|      SLOW  |   -0.647(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<2>|    1.760(R)|      SLOW  |   -0.472(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<3>|    2.300(R)|      SLOW  |   -0.850(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CLK  |    1.363(R)|      SLOW  |   -0.110(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_FS   |    2.078(R)|      SLOW  |   -0.713(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iRIO_Rx     |    4.694(R)|      SLOW  |   -2.414(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iSPI_MISO   |    3.318(R)|      SLOW  |   -1.385(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.939(R)|      SLOW  |   -0.669(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.482(R)|      SLOW  |   -0.963(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.564(R)|      SLOW  |   -0.974(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         5.922(R)|      SLOW  |         3.169(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         6.271(R)|      SLOW  |         3.456(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         5.964(R)|      SLOW  |         3.289(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         6.113(R)|      SLOW  |         3.403(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         5.314(R)|      SLOW  |         2.833(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LaserFPK    |        17.921(R)|      SLOW  |         5.483(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserGate   |        18.736(R)|      SLOW  |         8.022(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserTrigger|        19.889(R)|      SLOW  |         5.232(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         8.658(R)|      SLOW  |         4.375(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.986(R)|      SLOW  |         3.612(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2_CLK     |         8.198(R)|      SLOW  |         4.499(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_SYNC    |        10.176(R)|      SLOW  |         5.756(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_X       |         8.123(R)|      SLOW  |         4.432(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Y       |         8.548(R)|      SLOW  |         4.682(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Z       |         8.216(R)|      SLOW  |         4.543(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_int      |         9.957(R)|      SLOW  |         5.585(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.037(R)|      SLOW  |         5.503(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oRIO_Tx     |        11.800(R)|      SLOW  |         6.721(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_CLK    |        11.725(R)|      SLOW  |         6.530(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_CS     |         8.695(R)|      SLOW  |         4.778(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_MOSI   |         8.056(R)|      SLOW  |         4.401(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPI_MUX    |        10.500(R)|      SLOW  |         5.910(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    8.354|         |         |         |
g_reset_n      |    8.864|    8.864|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    7.635|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.085|         |         |         |
g_reset_n      |   12.644|   12.644|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    3.899|         |
g_reset_n      |         |         |    1.126|    1.126|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 12.534; Ideal Clock Offset To Actual Clock -6.123; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RX_DV1            |    7.744(R)|      SLOW  |   -3.623(R)|      FAST  |   17.256|    3.623|        6.817|
RX_ER1            |    7.403(R)|      SLOW  |   -3.381(R)|      FAST  |   17.597|    3.381|        7.108|
SRI_RX<0>         |    3.714(R)|      SLOW  |   -1.110(R)|      FAST  |   21.286|    1.110|       10.088|
XY2100_CH<0>      |    1.597(R)|      SLOW  |   -0.323(R)|      SLOW  |   23.403|    0.323|       11.540|
XY2100_CH<1>      |    2.031(R)|      SLOW  |   -0.647(R)|      FAST  |   22.969|    0.647|       11.161|
XY2100_CH<2>      |    1.760(R)|      SLOW  |   -0.472(R)|      FAST  |   23.240|    0.472|       11.384|
XY2100_CH<3>      |    2.300(R)|      SLOW  |   -0.850(R)|      FAST  |   22.700|    0.850|       10.925|
XY2100_CLK        |    1.363(R)|      SLOW  |   -0.110(R)|      SLOW  |   23.637|    0.110|       11.764|
XY2100_FS         |    2.078(R)|      SLOW  |   -0.713(R)|      FAST  |   22.922|    0.713|       11.105|
g_reset_n         |   11.239(R)|      SLOW  |   -1.276(R)|      FAST  |   13.761|    1.276|        6.243|
                  |   12.644(R)|      SLOW  |   -1.423(R)|      FAST  |   12.356|    1.423|        5.467|
iRIO_Rx           |    4.694(R)|      SLOW  |   -2.414(R)|      FAST  |   20.306|    2.414|        8.946|
iSPI_MISO         |    3.318(R)|      SLOW  |   -1.385(R)|      FAST  |   21.682|    1.385|       10.148|
lb_cs_n           |    2.939(R)|      SLOW  |   -0.669(R)|      FAST  |   22.061|    0.669|       10.696|
lb_rd_n           |    3.482(R)|      SLOW  |   -0.963(R)|      FAST  |   21.518|    0.963|       10.278|
lb_wr_n           |    3.564(R)|      SLOW  |   -0.974(R)|      FAST  |   21.436|    0.974|       10.231|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.644|         -  |      -0.110|         -  |   12.356|    0.110|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 8.194; Ideal Clock Offset To Actual Clock 14.767; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    2.694(R)|      SLOW  |   -0.693(R)|      FAST  |    7.306|   30.693|      -11.694|
RXD1T1            |    2.682(R)|      SLOW  |   -0.670(R)|      FAST  |    7.318|   30.670|      -11.676|
RXD1T2            |    2.861(R)|      SLOW  |   -0.821(R)|      FAST  |    7.139|   30.821|      -11.841|
RXD1T3            |    2.765(R)|      SLOW  |   -0.743(R)|      FAST  |    7.235|   30.743|      -11.754|
RX_DV1            |    7.751(R)|      SLOW  |   -1.131(R)|      FAST  |    2.249|   31.131|      -14.441|
                  |    7.971(R)|      SLOW  |   -2.180(R)|      FAST  |    2.029|   32.180|      -15.076|
RX_ER1            |    6.961(R)|      SLOW  |   -0.723(R)|      FAST  |    3.039|   30.723|      -13.842|
                  |    7.630(R)|      SLOW  |   -1.593(R)|      FAST  |    2.370|   31.593|      -14.612|
g_reset_n         |    8.267(R)|      SLOW  |   -4.063(R)|      FAST  |    1.733|   34.063|      -16.165|
                  |    8.864(R)|      SLOW  |   -3.045(R)|      FAST  |    1.136|   33.045|      -15.955|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.864|         -  |      -0.670|         -  |    1.136|   30.670|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 12.903 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
LaserFPK                                       |       17.921|      SLOW  |        5.483|      FAST  |        10.935|
LaserGate                                      |       18.736|      SLOW  |        8.022|      FAST  |        11.750|
LaserTrigger                                   |       19.889|      SLOW  |        5.232|      FAST  |        12.903|
SRI_RTS<0>                                     |        8.658|      SLOW  |        4.375|      FAST  |         1.672|
SRI_TX<0>                                      |        6.986|      SLOW  |        3.612|      FAST  |         0.000|
XY2_CLK                                        |        8.198|      SLOW  |        4.499|      FAST  |         1.212|
XY2_SYNC                                       |       10.176|      SLOW  |        5.756|      FAST  |         3.190|
XY2_X                                          |        8.123|      SLOW  |        4.432|      FAST  |         1.137|
XY2_Y                                          |        8.548|      SLOW  |        4.682|      FAST  |         1.562|
XY2_Z                                          |        8.216|      SLOW  |        4.543|      FAST  |         1.230|
lb_int                                         |        9.957|      SLOW  |        5.585|      FAST  |         2.971|
led_1                                          |       11.037|      SLOW  |        5.503|      FAST  |         4.051|
oRIO_Tx                                        |       11.800|      SLOW  |        6.721|      FAST  |         4.814|
oSPI_CLK                                       |       11.725|      SLOW  |        6.530|      FAST  |         4.739|
oSPI_CS                                        |        8.695|      SLOW  |        4.778|      FAST  |         1.709|
oSPI_MOSI                                      |        8.056|      SLOW  |        4.401|      FAST  |         1.070|
oSPI_MUX                                       |       10.500|      SLOW  |        5.910|      FAST  |         3.514|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.957 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        5.922|      SLOW  |        3.169|      FAST  |         0.608|
TXD1T1                                         |        6.271|      SLOW  |        3.456|      FAST  |         0.957|
TXD1T2                                         |        5.964|      SLOW  |        3.289|      FAST  |         0.650|
TXD1T3                                         |        6.113|      SLOW  |        3.403|      FAST  |         0.799|
TX_EN1                                         |        5.314|      SLOW  |        2.833|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 157288145 paths, 2 nets, and 36683 connections

Design statistics:
   Minimum period:  23.840ns{1}   (Maximum frequency:  41.946MHz)
   Maximum path delay from/to any node:   5.961ns
   Maximum net skew:   0.230ns
   Minimum input required time before clock:  12.644ns
   Minimum output required time after clock:  19.889ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 15 16:22:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 283 MB



