- name: SDCR
  long_name: "Secure Debug Control Register"
  purpose: |
       "
       Provides EL3 configuration options for self-hosted debug, trace, and the
       Performance Monitors Extension.
       "
  size: 32
  arch: armv8-a
  execution_state: aarch32
  is_internal: True

  access_mechanisms:
      - name: mrc
        is_read: True
        coproc: 0xf
        opc1: 0x0
        opc2: 0x1
        crm: 0x3
        crn: 0x1

      - name: mcr
        is_write: True
        coproc: 0xf
        opc1: 0x0
        opc2: 0x1
        crm: 0x3
        crn: 0x1

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: 0
            lsb: 0
            msb: 13
            reserved0: True

          - name: SPD
            lsb: 14
            msb: 15

          - name: 0
            lsb: 16
            msb: 16
            reserved0: True

          - name: 0
            lsb: 17
            msb: 17
            reserved0: True

          - name: SPME
            lsb: 17
            msb: 17

          - name: SPME
            lsb: 17
            msb: 17

          - name: 0
            lsb: 18
            msb: 18
            reserved0: True

          - name: STE
            lsb: 18
            msb: 18

          - name: 0
            lsb: 19
            msb: 19
            reserved0: True

          - name: TTRF
            lsb: 19
            msb: 19

          - name: EDAD
            lsb: 20
            msb: 20

          - name: EDAD
            lsb: 20
            msb: 20

          - name: EDAD
            lsb: 20
            msb: 20

          - name: 0
            lsb: 21
            msb: 21
            reserved0: True

          - name: EPMAD
            lsb: 21
            msb: 21

          - name: EPMAD
            lsb: 21
            msb: 21

          - name: 0
            lsb: 22
            msb: 22
            reserved0: True

          - name: 0
            lsb: 23
            msb: 23
            reserved0: True

          - name: SCCD
            lsb: 23
            msb: 23

          - name: 0
            lsb: 24
            msb: 31
            reserved0: True
