// Seed: 1599280888
module module_0;
  initial id_1 <= id_1;
  final id_1 = id_1;
  assign id_1 = "" !== 1'b0;
  assign id_1 = id_1 & id_1;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_1, id_1, id_1, id_1, id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6 = id_3[""], id_7;
  assign id_7 = id_4;
  wire id_8;
  module_0();
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always begin
    id_7 = id_7 & 1'h0 - 1;
    @(1) @(posedge id_1 - 1'b0 or posedge id_6) id_5 <= id_6.id_7;
    id_5 <= id_7;
    id_8 <= 1'd0;
    if (id_7) id_9 = 1;
    else id_9 = id_1;
  end
  assign id_8 = id_6;
endmodule
