// Seed: 2622880561
module module_0;
  integer id_0, id_1 = id_0;
  logic id_2 = id_1;
  logic id_3;
  logic id_4 = 1;
  assign id_1 = id_4 ? 1 : 1;
  logic id_5;
  always id_2 = id_4;
  type_9(
      1'd0, id_3, 1 - id_4, id_3
  );
  assign id_4 = id_0;
  assign id_1 = id_5 - 1;
  assign id_5 = 'd0 == id_1;
endmodule
`timescale 1 ps / 1ps
