Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 24 11:30:21 2023
| Host         : sp1c4 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                468         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            8           
TIMING-18  Warning           Missing input or output delay                              8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (468)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1340)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (468)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK_0 (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK_1 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1340)
---------------------------------------------------
 There are 1340 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.145       -0.539                      7                47871        0.036        0.000                      0                47871        8.750        0.000                       0                  7333  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.145       -0.539                      7                47871        0.036        0.000                      0                47871        8.750        0.000                       0                  7333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -0.145ns,  Total Violation       -0.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.283ns  (logic 4.738ns (24.571%)  route 14.545ns (75.429%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 25.031 - 20.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.622     5.426    u_tinyriscv0/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.834     6.716    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[30]_i_20_0[8]
    SLICE_X51Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_140/O
                         net (fo=1, routed)           0.000     6.840    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_140_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.372 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.372    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.486    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.600    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65/CO[3]
                         net (fo=1, routed)           0.009     7.723    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.837 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.171 f  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_i_11/O[1]
                         net (fo=4, routed)           1.069     9.240    u_tinyriscv0/u_id_ex/inst_ff/data3[27]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.303     9.543 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_61/O
                         net (fo=110, routed)         0.827    10.370    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X49Y95         LUT5 (Prop_lut5_I3_O)        0.124    10.494 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_27/O
                         net (fo=45, routed)          0.766    11.260    u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_37
    SLICE_X49Y106        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_46/O
                         net (fo=1, routed)           0.494    11.877    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_9
    SLICE_X45Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.001 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.958    12.959    u_tinyriscv1/u_pc_reg/_ram_reg_0_255_0_0_1
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.083 r  u_tinyriscv1/u_pc_reg/_ram_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         2.300    15.383    u_ram/_ram_reg_256_511_13_13/A1
    SLICE_X30Y83         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    15.507 r  u_ram/_ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.507    u_ram/_ram_reg_256_511_13_13/OD
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    15.748 r  u_ram/_ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.748    u_ram/_ram_reg_256_511_13_13/O0
    SLICE_X30Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    15.846 r  u_ram/_ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.360    17.206    u_ram/_ram_reg_256_511_13_13_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.319    17.525 r  u_ram/qout_r[13]_i_16/O
                         net (fo=1, routed)           0.000    17.525    u_ram/qout_r[13]_i_16_n_0
    SLICE_X37Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    17.737 r  u_ram/qout_r_reg[13]_i_9/O
                         net (fo=3, routed)           0.838    18.575    u_ram/pc_o_reg[12]_21
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299    18.874 r  u_ram/qout_r[13]_i_5__2/O
                         net (fo=4, routed)           0.959    19.832    u_tinyriscv1/u_id_ex/inst_ff/s1_data_i[13]
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.956 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_8/O
                         net (fo=1, routed)           0.151    20.107    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_8_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I2_O)        0.124    20.231 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_7/O
                         net (fo=5, routed)           0.330    20.562    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[13]
    SLICE_X53Y112        LUT6 (Prop_lut6_I3_O)        0.124    20.686 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_6/O
                         net (fo=1, routed)           0.698    21.384    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_6_n_0
    SLICE_X53Y108        LUT6 (Prop_lut6_I1_O)        0.124    21.508 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_4/O
                         net (fo=6, routed)           1.004    22.512    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[13]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.636 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_13_13_i_2/O
                         net (fo=1, routed)           0.921    23.557    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_13_13
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.681 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_13_13_i_1/O
                         net (fo=64, routed)          1.028    24.709    u_ram/_ram_reg_3328_3583_13_13/D
    SLICE_X26Y77         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.507    25.031    u_ram/_ram_reg_3328_3583_13_13/WCLK
    SLICE_X26Y77         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_13_13/RAMS64E_A/CLK
                         clock pessimism              0.294    25.325    
                         clock uncertainty           -0.035    25.290    
    SLICE_X26Y77         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.565    u_ram/_ram_reg_3328_3583_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.565    
                         arrival time                         -24.709    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_regs/regs_reg_r3_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.478ns  (logic 5.243ns (26.917%)  route 14.235ns (73.083%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT5=2 LUT6=13 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.823     5.627    u_tinyriscv1/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X53Y133        FDRE                                         r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/Q
                         net (fo=51, routed)          0.862     6.946    u_tinyriscv1/u_id_ex/op1_ff/Q[4]
    SLICE_X55Y134        LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111/O
                         net (fo=1, routed)           0.000     7.070    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.602    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.716    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0/CO[3]
                         net (fo=1, routed)           0.000     7.830    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     8.058    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     8.172    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.485 f  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[31]_i_25/O[3]
                         net (fo=4, routed)           0.975     9.460    u_tinyriscv1/u_id_ex/inst_ff/data3[31]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.306     9.766 f  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_71/O
                         net (fo=16, routed)          1.382    11.148    u_tinyriscv1/u_id_ex/inst_ff/int_assert_o_reg_15
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124    11.272 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_32/O
                         net (fo=44, routed)          0.959    12.231    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_10_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.355 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          0.768    13.123    u_tinyriscv1/u_pc_reg/_rom_reg_0_255_0_0_1
    SLICE_X57Y118        LUT5 (Prop_lut5_I0_O)        0.124    13.247 r  u_tinyriscv1/u_pc_reg/_rom_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.540    14.787    u_rom/_rom_reg_1536_1791_31_31/A1
    SLICE_X42Y118        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    15.104 r  u_rom/_rom_reg_1536_1791_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.104    u_rom/_rom_reg_1536_1791_31_31/OA
    SLICE_X42Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    15.318 r  u_rom/_rom_reg_1536_1791_31_31/F7.A/O
                         net (fo=1, routed)           0.000    15.318    u_rom/_rom_reg_1536_1791_31_31/O1
    SLICE_X42Y118        MUXF8 (Prop_muxf8_I1_O)      0.088    15.406 r  u_rom/_rom_reg_1536_1791_31_31/F8/O
                         net (fo=1, routed)           1.170    16.576    u_rom/_rom_reg_1536_1791_31_31_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.319    16.895 r  u_rom/qout_r[31]_i_31__1/O
                         net (fo=1, routed)           0.000    16.895    u_rom/qout_r[31]_i_31__1_n_0
    SLICE_X49Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    17.112 r  u_rom/qout_r_reg[31]_i_22/O
                         net (fo=3, routed)           0.517    17.629    u_rom/pc_o_reg[12]_61
    SLICE_X49Y107        LUT6 (Prop_lut6_I1_O)        0.299    17.928 r  u_rom/qout_r[31]_i_12__5/O
                         net (fo=4, routed)           0.771    18.699    u_tinyriscv0/u_id_ex/inst_ff/s0_data_i[31]
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124    18.823 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_33/O
                         net (fo=1, routed)           0.870    19.693    u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_33_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I2_O)        0.124    19.817 r  u_tinyriscv0/u_id_ex/inst_ff/qout_r[31]_i_16__3/O
                         net (fo=7, routed)           0.584    20.401    u_tinyriscv0/u_id_ex/inst_ff/m0_data_o[31]
    SLICE_X57Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.525 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_118/O
                         net (fo=3, routed)           0.496    21.021    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_118_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I2_O)        0.124    21.145 f  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_77/O
                         net (fo=8, routed)           0.330    21.475    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_77_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.599 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[11]_i_18/O
                         net (fo=1, routed)           0.424    22.023    u_tinyriscv0/u_id_ex/inst_ff/qout_r[11]_i_18_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I4_O)        0.124    22.147 f  u_tinyriscv0/u_id_ex/inst_ff/qout_r[11]_i_11/O
                         net (fo=2, routed)           0.564    22.711    u_tinyriscv0/u_id_ex/inst_ff/qout_r[11]_i_11_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.124    22.835 f  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_36/O
                         net (fo=1, routed)           0.154    22.989    u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_36_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.113 r  u_tinyriscv0/u_id_ex/inst_ff/regs_reg_r1_0_31_6_11_i_11/O
                         net (fo=5, routed)           0.932    24.045    u_jtag_top0/u_jtag_dm/ex_reg_wdata_o[4]
    SLICE_X51Y67         LUT6 (Prop_lut6_I5_O)        0.124    24.169 r  u_jtag_top0/u_jtag_dm/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=3, routed)           0.936    25.105    u_tinyriscv0/u_regs/regs_reg_r3_0_31_6_11/DIC1
    SLICE_X46Y63         RAMD32                                       r  u_tinyriscv0/u_regs/regs_reg_r3_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.473    24.997    u_tinyriscv0/u_regs/regs_reg_r3_0_31_6_11/WCLK
    SLICE_X46Y63         RAMD32                                       r  u_tinyriscv0/u_regs/regs_reg_r3_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.294    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X46Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    25.007    u_tinyriscv0/u_regs/regs_reg_r3_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         25.007    
                         arrival time                         -25.105    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2048_2303_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.403ns  (logic 4.852ns (25.006%)  route 14.551ns (74.994%))
  Logic Levels:           25  (CARRY4=7 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 25.219 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.638     5.442    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/Q
                         net (fo=18, routed)          0.731     6.629    u_tinyriscv0/u_id_ex/op1_ff/Q[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[5]_i_22/O
                         net (fo=1, routed)           0.000     6.753    u_tinyriscv0/u_id_ex/op1_ff/qout_r[5]_i_22_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.285 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.285    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[5]_i_11_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.399    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.627    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65/CO[3]
                         net (fo=1, routed)           0.009     7.750    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.198 f  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_i_11/O[1]
                         net (fo=4, routed)           1.069     9.267    u_tinyriscv0/u_id_ex/inst_ff/data3[27]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.303     9.570 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_61/O
                         net (fo=110, routed)         0.827    10.397    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X49Y95         LUT5 (Prop_lut5_I3_O)        0.124    10.521 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_27/O
                         net (fo=45, routed)          0.766    11.287    u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_37
    SLICE_X49Y106        LUT4 (Prop_lut4_I3_O)        0.124    11.411 r  u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_46/O
                         net (fo=1, routed)           0.494    11.904    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_9
    SLICE_X45Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.028 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.958    12.986    u_tinyriscv1/u_pc_reg/_ram_reg_0_255_0_0_1
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.110 r  u_tinyriscv1/u_pc_reg/_ram_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         2.300    15.410    u_ram/_ram_reg_256_511_13_13/A1
    SLICE_X30Y83         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    15.534 r  u_ram/_ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.534    u_ram/_ram_reg_256_511_13_13/OD
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    15.775 r  u_ram/_ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.775    u_ram/_ram_reg_256_511_13_13/O0
    SLICE_X30Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    15.873 r  u_ram/_ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.360    17.233    u_ram/_ram_reg_256_511_13_13_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.319    17.552 r  u_ram/qout_r[13]_i_16/O
                         net (fo=1, routed)           0.000    17.552    u_ram/qout_r[13]_i_16_n_0
    SLICE_X37Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    17.764 r  u_ram/qout_r_reg[13]_i_9/O
                         net (fo=3, routed)           0.838    18.602    u_ram/pc_o_reg[12]_21
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299    18.901 r  u_ram/qout_r[13]_i_5__2/O
                         net (fo=4, routed)           0.959    19.859    u_tinyriscv1/u_id_ex/inst_ff/s1_data_i[13]
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.983 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_8/O
                         net (fo=1, routed)           0.151    20.135    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_8_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I2_O)        0.124    20.259 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_7/O
                         net (fo=5, routed)           0.330    20.589    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[13]
    SLICE_X53Y112        LUT6 (Prop_lut6_I3_O)        0.124    20.713 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_6/O
                         net (fo=1, routed)           0.698    21.411    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_6_n_0
    SLICE_X53Y108        LUT6 (Prop_lut6_I1_O)        0.124    21.535 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_4/O
                         net (fo=6, routed)           1.004    22.539    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[13]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.663 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_13_13_i_2/O
                         net (fo=1, routed)           0.921    23.584    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_13_13
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.708 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_13_13_i_1/O
                         net (fo=64, routed)          1.138    24.846    u_ram/_ram_reg_2048_2303_13_13/D
    SLICE_X26Y107        RAMS64E                                      r  u_ram/_ram_reg_2048_2303_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.694    25.219    u_ram/_ram_reg_2048_2303_13_13/WCLK
    SLICE_X26Y107        RAMS64E                                      r  u_ram/_ram_reg_2048_2303_13_13/RAMS64E_A/CLK
                         clock pessimism              0.294    25.512    
                         clock uncertainty           -0.035    25.477    
    SLICE_X26Y107        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.752    u_ram/_ram_reg_2048_2303_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.752    
                         arrival time                         -24.846    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2304_2559_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.403ns  (logic 4.852ns (25.007%)  route 14.551ns (74.993%))
  Logic Levels:           25  (CARRY4=7 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 25.220 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.638     5.442    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/Q
                         net (fo=18, routed)          0.731     6.629    u_tinyriscv0/u_id_ex/op1_ff/Q[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[5]_i_22/O
                         net (fo=1, routed)           0.000     6.753    u_tinyriscv0/u_id_ex/op1_ff/qout_r[5]_i_22_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.285 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.285    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[5]_i_11_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.399    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.627    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65/CO[3]
                         net (fo=1, routed)           0.009     7.750    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.198 f  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_i_11/O[1]
                         net (fo=4, routed)           1.069     9.267    u_tinyriscv0/u_id_ex/inst_ff/data3[27]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.303     9.570 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_61/O
                         net (fo=110, routed)         0.827    10.397    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X49Y95         LUT5 (Prop_lut5_I3_O)        0.124    10.521 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_27/O
                         net (fo=45, routed)          0.766    11.287    u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_37
    SLICE_X49Y106        LUT4 (Prop_lut4_I3_O)        0.124    11.411 r  u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_46/O
                         net (fo=1, routed)           0.494    11.904    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_9
    SLICE_X45Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.028 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.958    12.986    u_tinyriscv1/u_pc_reg/_ram_reg_0_255_0_0_1
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.110 r  u_tinyriscv1/u_pc_reg/_ram_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         2.300    15.410    u_ram/_ram_reg_256_511_13_13/A1
    SLICE_X30Y83         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    15.534 r  u_ram/_ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.534    u_ram/_ram_reg_256_511_13_13/OD
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    15.775 r  u_ram/_ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.775    u_ram/_ram_reg_256_511_13_13/O0
    SLICE_X30Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    15.873 r  u_ram/_ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.360    17.233    u_ram/_ram_reg_256_511_13_13_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.319    17.552 r  u_ram/qout_r[13]_i_16/O
                         net (fo=1, routed)           0.000    17.552    u_ram/qout_r[13]_i_16_n_0
    SLICE_X37Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    17.764 r  u_ram/qout_r_reg[13]_i_9/O
                         net (fo=3, routed)           0.838    18.602    u_ram/pc_o_reg[12]_21
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299    18.901 r  u_ram/qout_r[13]_i_5__2/O
                         net (fo=4, routed)           0.959    19.859    u_tinyriscv1/u_id_ex/inst_ff/s1_data_i[13]
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.983 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_8/O
                         net (fo=1, routed)           0.151    20.135    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_8_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I2_O)        0.124    20.259 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_7/O
                         net (fo=5, routed)           0.330    20.589    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[13]
    SLICE_X53Y112        LUT6 (Prop_lut6_I3_O)        0.124    20.713 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_6/O
                         net (fo=1, routed)           0.698    21.411    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_6_n_0
    SLICE_X53Y108        LUT6 (Prop_lut6_I1_O)        0.124    21.535 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_4/O
                         net (fo=6, routed)           1.004    22.539    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[13]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.663 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_13_13_i_2/O
                         net (fo=1, routed)           0.921    23.584    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_13_13
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.708 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_13_13_i_1/O
                         net (fo=64, routed)          1.137    24.845    u_ram/_ram_reg_2304_2559_13_13/D
    SLICE_X26Y106        RAMS64E                                      r  u_ram/_ram_reg_2304_2559_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.695    25.220    u_ram/_ram_reg_2304_2559_13_13/WCLK
    SLICE_X26Y106        RAMS64E                                      r  u_ram/_ram_reg_2304_2559_13_13/RAMS64E_A/CLK
                         clock pessimism              0.294    25.513    
                         clock uncertainty           -0.035    25.478    
    SLICE_X26Y106        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.753    u_ram/_ram_reg_2304_2559_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.753    
                         arrival time                         -24.845    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1280_1535_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.215ns  (logic 4.738ns (24.658%)  route 14.477ns (75.342%))
  Logic Levels:           24  (CARRY4=6 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 25.039 - 20.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.622     5.426    u_tinyriscv0/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  u_tinyriscv0/u_id_ex/op2_ff/qout_r_reg[8]/Q
                         net (fo=10, routed)          0.834     6.716    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[30]_i_20_0[8]
    SLICE_X51Y71         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_140/O
                         net (fo=1, routed)           0.000     6.840    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_140_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.372 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.372    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.486    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.600    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65/CO[3]
                         net (fo=1, routed)           0.009     7.723    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.837 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.171 f  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_i_11/O[1]
                         net (fo=4, routed)           1.069     9.240    u_tinyriscv0/u_id_ex/inst_ff/data3[27]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.303     9.543 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_61/O
                         net (fo=110, routed)         0.827    10.370    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X49Y95         LUT5 (Prop_lut5_I3_O)        0.124    10.494 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_27/O
                         net (fo=45, routed)          0.766    11.260    u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_37
    SLICE_X49Y106        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_46/O
                         net (fo=1, routed)           0.494    11.877    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_9
    SLICE_X45Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.001 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          0.958    12.959    u_tinyriscv1/u_pc_reg/_ram_reg_0_255_0_0_1
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.124    13.083 r  u_tinyriscv1/u_pc_reg/_ram_reg_0_255_12_12_i_8/O
                         net (fo=192, routed)         2.300    15.383    u_ram/_ram_reg_256_511_13_13/A1
    SLICE_X30Y83         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    15.507 r  u_ram/_ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.507    u_ram/_ram_reg_256_511_13_13/OD
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    15.748 r  u_ram/_ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.748    u_ram/_ram_reg_256_511_13_13/O0
    SLICE_X30Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    15.846 r  u_ram/_ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.360    17.206    u_ram/_ram_reg_256_511_13_13_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I3_O)        0.319    17.525 r  u_ram/qout_r[13]_i_16/O
                         net (fo=1, routed)           0.000    17.525    u_ram/qout_r[13]_i_16_n_0
    SLICE_X37Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    17.737 r  u_ram/qout_r_reg[13]_i_9/O
                         net (fo=3, routed)           0.838    18.575    u_ram/pc_o_reg[12]_21
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.299    18.874 r  u_ram/qout_r[13]_i_5__2/O
                         net (fo=4, routed)           0.959    19.832    u_tinyriscv1/u_id_ex/inst_ff/s1_data_i[13]
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.956 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_8/O
                         net (fo=1, routed)           0.151    20.107    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_8_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I2_O)        0.124    20.231 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_7/O
                         net (fo=5, routed)           0.330    20.562    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[13]
    SLICE_X53Y112        LUT6 (Prop_lut6_I3_O)        0.124    20.686 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_6/O
                         net (fo=1, routed)           0.698    21.384    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_6_n_0
    SLICE_X53Y108        LUT6 (Prop_lut6_I1_O)        0.124    21.508 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_13_13_i_4/O
                         net (fo=6, routed)           1.004    22.512    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[13]
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.636 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_13_13_i_2/O
                         net (fo=1, routed)           0.921    23.557    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_13_13
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.681 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_13_13_i_1/O
                         net (fo=64, routed)          0.960    24.641    u_ram/_ram_reg_1280_1535_13_13/D
    SLICE_X30Y81         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.515    25.039    u_ram/_ram_reg_1280_1535_13_13/WCLK
    SLICE_X30Y81         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_13_13/RAMS64E_A/CLK
                         clock pessimism              0.294    25.333    
                         clock uncertainty           -0.035    25.298    
    SLICE_X30Y81         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.573    u_ram/_ram_reg_1280_1535_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                         -24.641    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1792_2047_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.987ns  (logic 4.586ns (24.153%)  route 14.401ns (75.847%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 25.047 - 20.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.823     5.627    u_tinyriscv1/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X53Y133        FDRE                                         r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/Q
                         net (fo=51, routed)          0.862     6.946    u_tinyriscv1/u_id_ex/op1_ff/Q[4]
    SLICE_X55Y134        LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111/O
                         net (fo=1, routed)           0.000     7.070    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.602    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.716    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0/CO[3]
                         net (fo=1, routed)           0.000     7.830    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     8.058    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     8.172    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.485 f  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[31]_i_25/O[3]
                         net (fo=4, routed)           0.975     9.460    u_tinyriscv1/u_id_ex/inst_ff/data3[31]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.306     9.766 f  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_71/O
                         net (fo=16, routed)          1.382    11.148    u_tinyriscv1/u_id_ex/inst_ff/int_assert_o_reg_15
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124    11.272 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_32/O
                         net (fo=44, routed)          0.959    12.231    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_10_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.355 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.458    13.813    u_tinyriscv1/u_pc_reg/_rom_reg_0_255_0_0_1
    SLICE_X45Y80         LUT5 (Prop_lut5_I0_O)        0.124    13.937 r  u_tinyriscv1/u_pc_reg/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         1.833    15.769    u_rom/_rom_reg_0_255_3_3/A1
    SLICE_X34Y65         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    15.893 r  u_rom/_rom_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.893    u_rom/_rom_reg_0_255_3_3/OD
    SLICE_X34Y65         MUXF7 (Prop_muxf7_I0_O)      0.241    16.134 r  u_rom/_rom_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    16.134    u_rom/_rom_reg_0_255_3_3/O0
    SLICE_X34Y65         MUXF8 (Prop_muxf8_I0_O)      0.098    16.232 r  u_rom/_rom_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.125    17.357    u_rom/_rom_reg_0_255_3_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.319    17.676 r  u_rom/qout_r[3]_i_18__0/O
                         net (fo=1, routed)           0.000    17.676    u_rom/qout_r[3]_i_18__0_n_0
    SLICE_X43Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    17.888 r  u_rom/qout_r_reg[3]_i_12/O
                         net (fo=3, routed)           0.576    18.464    u_rom/pc_o_reg[12]_5
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.299    18.763 r  u_rom/qout_r[3]_i_7__0/O
                         net (fo=4, routed)           1.186    19.949    u_tinyriscv1/u_id_ex/inst_ff/s0_data_i[3]
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    20.073 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_14/O
                         net (fo=1, routed)           0.158    20.231    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_14_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           0.642    20.997    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[3]
    SLICE_X48Y102        LUT6 (Prop_lut6_I2_O)        0.124    21.121 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_12/O
                         net (fo=6, routed)           1.266    22.387    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[3]
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124    22.511 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_3_3_i_10/O
                         net (fo=1, routed)           0.974    23.485    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_3_3
    SLICE_X31Y78         LUT4 (Prop_lut4_I3_O)        0.124    23.609 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_3_3_i_1/O
                         net (fo=64, routed)          1.006    24.615    u_ram/_ram_reg_1792_2047_3_3/D
    SLICE_X30Y89         RAMS64E                                      r  u_ram/_ram_reg_1792_2047_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.523    25.047    u_ram/_ram_reg_1792_2047_3_3/WCLK
    SLICE_X30Y89         RAMS64E                                      r  u_ram/_ram_reg_1792_2047_3_3/RAMS64E_A/CLK
                         clock pessimism              0.294    25.341    
                         clock uncertainty           -0.035    25.306    
    SLICE_X30Y89         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.581    u_ram/_ram_reg_1792_2047_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -24.615    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1280_1535_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.955ns  (logic 4.586ns (24.194%)  route 14.369ns (75.806%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 25.041 - 20.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.823     5.627    u_tinyriscv1/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X53Y133        FDRE                                         r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/Q
                         net (fo=51, routed)          0.862     6.946    u_tinyriscv1/u_id_ex/op1_ff/Q[4]
    SLICE_X55Y134        LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111/O
                         net (fo=1, routed)           0.000     7.070    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.602    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.716    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0/CO[3]
                         net (fo=1, routed)           0.000     7.830    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     8.058    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     8.172    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.485 f  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[31]_i_25/O[3]
                         net (fo=4, routed)           0.975     9.460    u_tinyriscv1/u_id_ex/inst_ff/data3[31]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.306     9.766 f  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_71/O
                         net (fo=16, routed)          1.382    11.148    u_tinyriscv1/u_id_ex/inst_ff/int_assert_o_reg_15
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124    11.272 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_32/O
                         net (fo=44, routed)          0.959    12.231    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_10_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.355 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.458    13.813    u_tinyriscv1/u_pc_reg/_rom_reg_0_255_0_0_1
    SLICE_X45Y80         LUT5 (Prop_lut5_I0_O)        0.124    13.937 r  u_tinyriscv1/u_pc_reg/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         1.833    15.769    u_rom/_rom_reg_0_255_3_3/A1
    SLICE_X34Y65         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    15.893 r  u_rom/_rom_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.893    u_rom/_rom_reg_0_255_3_3/OD
    SLICE_X34Y65         MUXF7 (Prop_muxf7_I0_O)      0.241    16.134 r  u_rom/_rom_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    16.134    u_rom/_rom_reg_0_255_3_3/O0
    SLICE_X34Y65         MUXF8 (Prop_muxf8_I0_O)      0.098    16.232 r  u_rom/_rom_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.125    17.357    u_rom/_rom_reg_0_255_3_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.319    17.676 r  u_rom/qout_r[3]_i_18__0/O
                         net (fo=1, routed)           0.000    17.676    u_rom/qout_r[3]_i_18__0_n_0
    SLICE_X43Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    17.888 r  u_rom/qout_r_reg[3]_i_12/O
                         net (fo=3, routed)           0.576    18.464    u_rom/pc_o_reg[12]_5
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.299    18.763 r  u_rom/qout_r[3]_i_7__0/O
                         net (fo=4, routed)           1.186    19.949    u_tinyriscv1/u_id_ex/inst_ff/s0_data_i[3]
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    20.073 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_14/O
                         net (fo=1, routed)           0.158    20.231    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_14_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           0.642    20.997    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[3]
    SLICE_X48Y102        LUT6 (Prop_lut6_I2_O)        0.124    21.121 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_12/O
                         net (fo=6, routed)           1.266    22.387    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[3]
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124    22.511 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_3_3_i_10/O
                         net (fo=1, routed)           0.974    23.485    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_3_3
    SLICE_X31Y78         LUT4 (Prop_lut4_I3_O)        0.124    23.609 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_3_3_i_1/O
                         net (fo=64, routed)          0.974    24.582    u_ram/_ram_reg_1280_1535_3_3/D
    SLICE_X26Y87         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.517    25.041    u_ram/_ram_reg_1280_1535_3_3/WCLK
    SLICE_X26Y87         RAMS64E                                      r  u_ram/_ram_reg_1280_1535_3_3/RAMS64E_A/CLK
                         clock pessimism              0.294    25.335    
                         clock uncertainty           -0.035    25.300    
    SLICE_X26Y87         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.575    u_ram/_ram_reg_1280_1535_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.575    
                         arrival time                         -24.582    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_512_767_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.947ns  (logic 4.586ns (24.205%)  route 14.361ns (75.795%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 25.042 - 20.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.823     5.627    u_tinyriscv1/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X53Y133        FDRE                                         r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/Q
                         net (fo=51, routed)          0.862     6.946    u_tinyriscv1/u_id_ex/op1_ff/Q[4]
    SLICE_X55Y134        LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111/O
                         net (fo=1, routed)           0.000     7.070    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.602    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.716    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0/CO[3]
                         net (fo=1, routed)           0.000     7.830    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     8.058    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     8.172    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.485 f  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[31]_i_25/O[3]
                         net (fo=4, routed)           0.975     9.460    u_tinyriscv1/u_id_ex/inst_ff/data3[31]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.306     9.766 f  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_71/O
                         net (fo=16, routed)          1.382    11.148    u_tinyriscv1/u_id_ex/inst_ff/int_assert_o_reg_15
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124    11.272 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_32/O
                         net (fo=44, routed)          0.959    12.231    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_10_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.355 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.458    13.813    u_tinyriscv1/u_pc_reg/_rom_reg_0_255_0_0_1
    SLICE_X45Y80         LUT5 (Prop_lut5_I0_O)        0.124    13.937 r  u_tinyriscv1/u_pc_reg/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         1.833    15.769    u_rom/_rom_reg_0_255_3_3/A1
    SLICE_X34Y65         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    15.893 r  u_rom/_rom_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.893    u_rom/_rom_reg_0_255_3_3/OD
    SLICE_X34Y65         MUXF7 (Prop_muxf7_I0_O)      0.241    16.134 r  u_rom/_rom_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    16.134    u_rom/_rom_reg_0_255_3_3/O0
    SLICE_X34Y65         MUXF8 (Prop_muxf8_I0_O)      0.098    16.232 r  u_rom/_rom_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.125    17.357    u_rom/_rom_reg_0_255_3_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.319    17.676 r  u_rom/qout_r[3]_i_18__0/O
                         net (fo=1, routed)           0.000    17.676    u_rom/qout_r[3]_i_18__0_n_0
    SLICE_X43Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    17.888 r  u_rom/qout_r_reg[3]_i_12/O
                         net (fo=3, routed)           0.576    18.464    u_rom/pc_o_reg[12]_5
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.299    18.763 r  u_rom/qout_r[3]_i_7__0/O
                         net (fo=4, routed)           1.186    19.949    u_tinyriscv1/u_id_ex/inst_ff/s0_data_i[3]
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    20.073 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_14/O
                         net (fo=1, routed)           0.158    20.231    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_14_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           0.642    20.997    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[3]
    SLICE_X48Y102        LUT6 (Prop_lut6_I2_O)        0.124    21.121 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_12/O
                         net (fo=6, routed)           1.266    22.387    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[3]
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124    22.511 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_3_3_i_10/O
                         net (fo=1, routed)           0.974    23.485    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_3_3
    SLICE_X31Y78         LUT4 (Prop_lut4_I3_O)        0.124    23.609 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_3_3_i_1/O
                         net (fo=64, routed)          0.965    24.574    u_ram/_ram_reg_512_767_3_3/D
    SLICE_X26Y88         RAMS64E                                      r  u_ram/_ram_reg_512_767_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.518    25.042    u_ram/_ram_reg_512_767_3_3/WCLK
    SLICE_X26Y88         RAMS64E                                      r  u_ram/_ram_reg_512_767_3_3/RAMS64E_A/CLK
                         clock pessimism              0.294    25.336    
                         clock uncertainty           -0.035    25.301    
    SLICE_X26Y88         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.576    u_ram/_ram_reg_512_767_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.576    
                         arrival time                         -24.574    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_768_1023_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.952ns  (logic 4.586ns (24.198%)  route 14.366ns (75.801%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 25.047 - 20.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.823     5.627    u_tinyriscv1/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X53Y133        FDRE                                         r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.456     6.083 r  u_tinyriscv1/u_id_ex/op2_ff/qout_r_reg[4]/Q
                         net (fo=51, routed)          0.862     6.946    u_tinyriscv1/u_id_ex/op1_ff/Q[4]
    SLICE_X55Y134        LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111/O
                         net (fo=1, routed)           0.000     7.070    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_111_n_0
    SLICE_X55Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.602 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.602    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_92_n_0
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.716 r  u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88/CO[3]
                         net (fo=1, routed)           0.000     7.716    u_tinyriscv1/u_id_ex/op1_ff/_rom_reg_0_255_0_0_i_88_n_0
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.830 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0/CO[3]
                         net (fo=1, routed)           0.000     7.830    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_66__0_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.944 r  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[19]_i_20_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.058 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     8.058    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_49__0_n_0
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.172 r  u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0/CO[3]
                         net (fo=1, routed)           0.000     8.172    u_tinyriscv1/u_id_ex/op1_ff/regs_reg_r1_0_31_24_29_i_39__0_n_0
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.485 f  u_tinyriscv1/u_id_ex/op1_ff/qout_r_reg[31]_i_25/O[3]
                         net (fo=4, routed)           0.975     9.460    u_tinyriscv1/u_id_ex/inst_ff/data3[31]
    SLICE_X51Y127        LUT6 (Prop_lut6_I0_O)        0.306     9.766 f  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_71/O
                         net (fo=16, routed)          1.382    11.148    u_tinyriscv1/u_id_ex/inst_ff/int_assert_o_reg_15
    SLICE_X55Y103        LUT6 (Prop_lut6_I2_O)        0.124    11.272 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_32/O
                         net (fo=44, routed)          0.959    12.231    u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_10_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.355 r  u_tinyriscv0/u_pc_reg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.458    13.813    u_tinyriscv1/u_pc_reg/_rom_reg_0_255_0_0_1
    SLICE_X45Y80         LUT5 (Prop_lut5_I0_O)        0.124    13.937 r  u_tinyriscv1/u_pc_reg/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         1.833    15.769    u_rom/_rom_reg_0_255_3_3/A1
    SLICE_X34Y65         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    15.893 r  u_rom/_rom_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.893    u_rom/_rom_reg_0_255_3_3/OD
    SLICE_X34Y65         MUXF7 (Prop_muxf7_I0_O)      0.241    16.134 r  u_rom/_rom_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    16.134    u_rom/_rom_reg_0_255_3_3/O0
    SLICE_X34Y65         MUXF8 (Prop_muxf8_I0_O)      0.098    16.232 r  u_rom/_rom_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           1.125    17.357    u_rom/_rom_reg_0_255_3_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.319    17.676 r  u_rom/qout_r[3]_i_18__0/O
                         net (fo=1, routed)           0.000    17.676    u_rom/qout_r[3]_i_18__0_n_0
    SLICE_X43Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    17.888 r  u_rom/qout_r_reg[3]_i_12/O
                         net (fo=3, routed)           0.576    18.464    u_rom/pc_o_reg[12]_5
    SLICE_X43Y84         LUT6 (Prop_lut6_I1_O)        0.299    18.763 r  u_rom/qout_r[3]_i_7__0/O
                         net (fo=4, routed)           1.186    19.949    u_tinyriscv1/u_id_ex/inst_ff/s0_data_i[3]
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    20.073 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_14/O
                         net (fo=1, routed)           0.158    20.231    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_14_n_0
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.124    20.355 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_13/O
                         net (fo=2, routed)           0.642    20.997    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[3]
    SLICE_X48Y102        LUT6 (Prop_lut6_I2_O)        0.124    21.121 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_3_3_i_12/O
                         net (fo=6, routed)           1.266    22.387    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[3]
    SLICE_X37Y82         LUT6 (Prop_lut6_I4_O)        0.124    22.511 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_3_3_i_10/O
                         net (fo=1, routed)           0.974    23.485    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_3_3
    SLICE_X31Y78         LUT4 (Prop_lut4_I3_O)        0.124    23.609 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_3_3_i_1/O
                         net (fo=64, routed)          0.970    24.579    u_ram/_ram_reg_768_1023_3_3/D
    SLICE_X30Y90         RAMS64E                                      r  u_ram/_ram_reg_768_1023_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.523    25.047    u_ram/_ram_reg_768_1023_3_3/WCLK
    SLICE_X30Y90         RAMS64E                                      r  u_ram/_ram_reg_768_1023_3_3/RAMS64E_A/CLK
                         clock pessimism              0.294    25.341    
                         clock uncertainty           -0.035    25.306    
    SLICE_X30Y90         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.581    u_ram/_ram_reg_768_1023_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -24.579    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_0_255_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.232ns  (logic 4.852ns (25.228%)  route 14.380ns (74.771%))
  Logic Levels:           25  (CARRY4=7 LUT2=1 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 25.171 - 20.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.638     5.442    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.898 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[4]/Q
                         net (fo=18, routed)          0.731     6.629    u_tinyriscv0/u_id_ex/op1_ff/Q[4]
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.753 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r[5]_i_22/O
                         net (fo=1, routed)           0.000     6.753    u_tinyriscv0/u_id_ex/op1_ff/qout_r[5]_i_22_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.285 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.285    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[5]_i_11_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.399    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_6_11_i_76_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[14]_i_7_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.627    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_103_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65/CO[3]
                         net (fo=1, routed)           0.009     7.750    u_tinyriscv0/u_id_ex/op1_ff/regs_reg_r1_0_31_18_23_i_65_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.864    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[27]_i_4_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.198 f  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_i_11/O[1]
                         net (fo=4, routed)           1.069     9.267    u_tinyriscv0/u_id_ex/inst_ff/data3[27]
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.303     9.570 f  u_tinyriscv0/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_61/O
                         net (fo=110, routed)         0.827    10.397    u_tinyriscv0/u_id_ex/inst_ff/qout_r_reg[13]_1
    SLICE_X49Y95         LUT5 (Prop_lut5_I3_O)        0.124    10.521 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_27/O
                         net (fo=45, routed)          0.852    11.373    u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_37
    SLICE_X45Y105        LUT4 (Prop_lut4_I3_O)        0.124    11.497 r  u_jtag_top0/u_jtag_dm/rx/_ram_reg_0_255_0_0_i_44/O
                         net (fo=1, routed)           0.586    12.082    u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_7
    SLICE_X49Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  u_tinyriscv0/u_pc_reg/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.145    13.351    u_tinyriscv1/u_pc_reg/_ram_reg_0_255_0_0_3
    SLICE_X33Y116        LUT5 (Prop_lut5_I0_O)        0.124    13.475 r  u_tinyriscv1/u_pc_reg/_ram_reg_0_255_18_18_i_6/O
                         net (fo=192, routed)         1.662    15.137    u_ram/_ram_reg_768_1023_19_19/A3
    SLICE_X32Y134        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.261 r  u_ram/_ram_reg_768_1023_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.261    u_ram/_ram_reg_768_1023_19_19/OD
    SLICE_X32Y134        MUXF7 (Prop_muxf7_I0_O)      0.241    15.502 r  u_ram/_ram_reg_768_1023_19_19/F7.B/O
                         net (fo=1, routed)           0.000    15.502    u_ram/_ram_reg_768_1023_19_19/O0
    SLICE_X32Y134        MUXF8 (Prop_muxf8_I0_O)      0.098    15.600 r  u_ram/_ram_reg_768_1023_19_19/F8/O
                         net (fo=1, routed)           1.178    16.777    u_ram/_ram_reg_768_1023_19_19_n_0
    SLICE_X35Y121        LUT6 (Prop_lut6_I0_O)        0.319    17.096 r  u_ram/qout_r[19]_i_16__0/O
                         net (fo=1, routed)           0.000    17.096    u_ram/qout_r[19]_i_16__0_n_0
    SLICE_X35Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    17.308 r  u_ram/qout_r_reg[19]_i_9/O
                         net (fo=3, routed)           0.761    18.069    u_ram/pc_o_reg[12]_33
    SLICE_X39Y120        LUT6 (Prop_lut6_I1_O)        0.299    18.368 r  u_ram/qout_r[19]_i_5__3/O
                         net (fo=4, routed)           1.053    19.420    u_tinyriscv1/u_id_ex/inst_ff/s1_data_i[19]
    SLICE_X55Y120        LUT6 (Prop_lut6_I0_O)        0.124    19.544 r  u_tinyriscv1/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_131__0/O
                         net (fo=1, routed)           0.654    20.198    u_tinyriscv1/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_131__0_n_0
    SLICE_X53Y122        LUT6 (Prop_lut6_I2_O)        0.124    20.322 r  u_tinyriscv1/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_71__0/O
                         net (fo=4, routed)           0.799    21.121    u_tinyriscv1/u_id_ex/inst_ff/m3_data_o[19]
    SLICE_X45Y127        LUT6 (Prop_lut6_I1_O)        0.124    21.245 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_19_19_i_6/O
                         net (fo=1, routed)           0.460    21.705    u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_19_19_i_6_n_0
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    21.829 r  u_tinyriscv1/u_id_ex/inst_ff/_rom_reg_0_255_19_19_i_4/O
                         net (fo=6, routed)           0.816    22.646    u_tinyriscv0/u_id_ex/inst_ff/m3_data_i[19]
    SLICE_X37Y123        LUT6 (Prop_lut6_I4_O)        0.124    22.770 r  u_tinyriscv0/u_id_ex/inst_ff/_ram_reg_0_255_19_19_i_2/O
                         net (fo=1, routed)           0.688    23.457    u_jtag_top1/u_jtag_dm/_ram_reg_0_255_19_19
    SLICE_X31Y123        LUT4 (Prop_lut4_I3_O)        0.124    23.581 r  u_jtag_top1/u_jtag_dm/_ram_reg_0_255_19_19_i_1/O
                         net (fo=64, routed)          1.093    24.675    u_ram/_ram_reg_0_255_19_19/D
    SLICE_X34Y132        RAMS64E                                      r  u_ram/_ram_reg_0_255_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.646    25.171    u_ram/_ram_reg_0_255_19_19/WCLK
    SLICE_X34Y132        RAMS64E                                      r  u_ram/_ram_reg_0_255_19_19/RAMS64E_A/CLK
                         clock pessimism              0.294    25.464    
                         clock uncertainty           -0.035    25.429    
    SLICE_X34Y132        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.704    u_ram/_ram_reg_0_255_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.704    
                         arrival time                         -24.675    
  -------------------------------------------------------------------
                         slack                                  0.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_clint/inst_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.939%)  route 0.237ns (56.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.548     1.514    u_tinyriscv0/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X52Y64         FDRE                                         r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[0]/Q
                         net (fo=3, routed)           0.237     1.892    u_tinyriscv0/u_id_ex/inst_ff/if_inst_addr_o[0]
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.937 r  u_tinyriscv0/u_id_ex/inst_ff/inst_addr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.937    u_tinyriscv0/u_clint/D[0]
    SLICE_X46Y62         FDRE                                         r  u_tinyriscv0/u_clint/inst_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.820     2.034    u_tinyriscv0/u_clint/clk_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  u_tinyriscv0/u_clint/inst_addr_reg[0]/C
                         clock pessimism             -0.253     1.781    
    SLICE_X46Y62         FDRE (Hold_fdre_C_D)         0.120     1.901    u_tinyriscv0/u_clint/inst_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_pc_reg/pc_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.369%)  route 0.247ns (63.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.548     1.514    u_tinyriscv0/u_pc_reg/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  u_tinyriscv0/u_pc_reg/pc_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_tinyriscv0/u_pc_reg/pc_o_reg[4]/Q
                         net (fo=6, routed)           0.247     1.902    u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[31]_1[4]
    SLICE_X48Y68         FDRE                                         r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.815     2.029    u_tinyriscv0/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[4]/C
                         clock pessimism             -0.253     1.776    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.070     1.846    u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart_0/cycle_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.580     1.546    uart_0/clk_IBUF_BUFG
    SLICE_X65Y98         FDRE                                         r  uart_0/cycle_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  uart_0/cycle_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.807    uart_0/cycle_cnt_reg[7]
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.967 r  uart_0/cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    uart_0/cycle_cnt_reg[4]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.006 r  uart_0/cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.007    uart_0/cycle_cnt_reg[8]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.061 r  uart_0/cycle_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.061    uart_0/cycle_cnt_reg[12]_i_1_n_7
    SLICE_X65Y100        FDRE                                         r  uart_0/cycle_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.935     2.149    uart_0/clk_IBUF_BUFG
    SLICE_X65Y100        FDRE                                         r  uart_0/cycle_cnt_reg[12]/C
                         clock pessimism             -0.253     1.896    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     2.001    uart_0/cycle_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_0/cycle_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.580     1.546    uart_0/clk_IBUF_BUFG
    SLICE_X65Y98         FDRE                                         r  uart_0/cycle_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  uart_0/cycle_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.807    uart_0/cycle_cnt_reg[7]
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.967 r  uart_0/cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    uart_0/cycle_cnt_reg[4]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.006 r  uart_0/cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.007    uart_0/cycle_cnt_reg[8]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.072 r  uart_0/cycle_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    uart_0/cycle_cnt_reg[12]_i_1_n_5
    SLICE_X65Y100        FDRE                                         r  uart_0/cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.935     2.149    uart_0/clk_IBUF_BUFG
    SLICE_X65Y100        FDRE                                         r  uart_0/cycle_cnt_reg[14]/C
                         clock pessimism             -0.253     1.896    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     2.001    uart_0/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_pc_reg/pc_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.470%)  route 0.280ns (66.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.547     1.513    u_tinyriscv0/u_pc_reg/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  u_tinyriscv0/u_pc_reg/pc_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_tinyriscv0/u_pc_reg/pc_o_reg[9]/Q
                         net (fo=4, routed)           0.280     1.934    u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[31]_1[9]
    SLICE_X49Y70         FDRE                                         r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.813     2.027    u_tinyriscv0/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X49Y70         FDRE                                         r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[9]/C
                         clock pessimism             -0.253     1.774    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.072     1.846    u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_jtag_top1/u_jtag_dm/dm_mem_wdata_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/spi_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.006%)  route 0.268ns (58.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.621     1.587    u_jtag_top1/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X51Y124        FDCE                                         r  u_jtag_top1/u_jtag_dm/dm_mem_wdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  u_jtag_top1/u_jtag_dm/dm_mem_wdata_reg[30]/Q
                         net (fo=7, routed)           0.268     1.996    u_jtag_top1/u_jtag_dm/m5_data_i[30]
    SLICE_X47Y122        LUT5 (Prop_lut5_I0_O)        0.045     2.041 r  u_jtag_top1/u_jtag_dm/spi_data[30]_i_1/O
                         net (fo=1, routed)           0.000     2.041    spi_0/spi_data_reg[31]_0[30]
    SLICE_X47Y122        FDRE                                         r  spi_0/spi_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.897     2.111    spi_0/clk_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  spi_0/spi_data_reg[30]/C
                         clock pessimism             -0.257     1.855    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)         0.092     1.947    spi_0/spi_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_0/cycle_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.580     1.546    uart_0/clk_IBUF_BUFG
    SLICE_X65Y98         FDRE                                         r  uart_0/cycle_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  uart_0/cycle_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.807    uart_0/cycle_cnt_reg[7]
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.967 r  uart_0/cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    uart_0/cycle_cnt_reg[4]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.006 r  uart_0/cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.007    uart_0/cycle_cnt_reg[8]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.097 r  uart_0/cycle_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.097    uart_0/cycle_cnt_reg[12]_i_1_n_6
    SLICE_X65Y100        FDRE                                         r  uart_0/cycle_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.935     2.149    uart_0/clk_IBUF_BUFG
    SLICE_X65Y100        FDRE                                         r  uart_0/cycle_cnt_reg[13]/C
                         clock pessimism             -0.253     1.896    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     2.001    uart_0/cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_0/cycle_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.580     1.546    uart_0/clk_IBUF_BUFG
    SLICE_X65Y98         FDRE                                         r  uart_0/cycle_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  uart_0/cycle_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.807    uart_0/cycle_cnt_reg[7]
    SLICE_X65Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.967 r  uart_0/cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    uart_0/cycle_cnt_reg[4]_i_1_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.006 r  uart_0/cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.007    uart_0/cycle_cnt_reg[8]_i_1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.097 r  uart_0/cycle_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.097    uart_0/cycle_cnt_reg[12]_i_1_n_4
    SLICE_X65Y100        FDRE                                         r  uart_0/cycle_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.935     2.149    uart_0/clk_IBUF_BUFG
    SLICE_X65Y100        FDRE                                         r  uart_0/cycle_cnt_reg[15]/C
                         clock pessimism             -0.253     1.896    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.105     2.001    uart_0/cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.449%)  route 0.263ns (58.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.546     1.512    u_tinyriscv0/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X45Y78         FDRE                                         r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_tinyriscv0/u_if_id/inst_addr_ff/qout_r_reg[29]/Q
                         net (fo=6, routed)           0.263     1.916    u_tinyriscv0/u_if_id/inst_ff/qout_r_reg[29]_1[28]
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.961 r  u_tinyriscv0/u_if_id/inst_ff/qout_r[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.961    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[31]_3[29]
    SLICE_X51Y78         FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.808     2.022    u_tinyriscv0/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X51Y78         FDRE                                         r  u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[29]/C
                         clock pessimism             -0.253     1.769    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.092     1.861    u_tinyriscv0/u_id_ex/op1_ff/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_jtag_top0/u_jtag_dm/data0_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.336%)  route 0.295ns (67.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.543     1.509    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X48Y76         FDCE                                         r  u_jtag_top0/u_jtag_dm/data0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_jtag_top0/u_jtag_dm/data0_reg[28]/Q
                         net (fo=2, routed)           0.295     1.945    u_jtag_top0/u_jtag_dm/data0_reg_n_0_[28]
    SLICE_X52Y79         FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.809     2.023    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X52Y79         FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[28]/C
                         clock pessimism             -0.253     1.770    
    SLICE_X52Y79         FDCE (Hold_fdce_C_D)         0.070     1.840    u_jtag_top0/u_jtag_dm/dm_reg_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X53Y94    gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X57Y89    gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X63Y90    gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X84Y94    gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X83Y108   gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X81Y89    gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X83Y108   gpio_0/gpio_ctrl_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X83Y97    gpio_0/gpio_ctrl_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X84Y95    gpio_0/gpio_ctrl_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y104   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y104   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y89    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y104   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y104   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1338 Endpoints
Min Delay          1338 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.395ns  (logic 1.652ns (5.818%)  route 26.743ns (94.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.964    28.395    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X39Y73         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.395ns  (logic 1.652ns (5.818%)  route 26.743ns (94.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.964    28.395    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X39Y73         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.395ns  (logic 1.652ns (5.818%)  route 26.743ns (94.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.964    28.395    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X39Y73         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.395ns  (logic 1.652ns (5.818%)  route 26.743ns (94.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.964    28.395    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X39Y73         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.395ns  (logic 1.652ns (5.818%)  route 26.743ns (94.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.964    28.395    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X39Y73         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.395ns  (logic 1.652ns (5.818%)  route 26.743ns (94.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.964    28.395    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X39Y73         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.395ns  (logic 1.652ns (5.818%)  route 26.743ns (94.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.964    28.395    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X39Y73         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.395ns  (logic 1.652ns (5.818%)  route 26.743ns (94.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.964    28.395    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X39Y73         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.248ns  (logic 1.652ns (5.848%)  route 26.596ns (94.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.817    28.248    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X37Y74         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.248ns  (logic 1.652ns (5.848%)  route 26.596ns (94.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.817    28.248    u_jtag_top0/u_jtag_driver/rx/p_0_in0
    SLICE_X37Y74         FDCE                                         f  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[28]/C
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[28]/Q
                         net (fo=1, routed)           0.065     0.193    u_jtag_top0/u_jtag_driver/recv_data[28]
    SLICE_X28Y76         FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[38]/C
    SLICE_X31Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[38]/Q
                         net (fo=1, routed)           0.104     0.232    u_jtag_top0/u_jtag_driver/recv_data[38]
    SLICE_X28Y77         FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y133        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[27]/C
    SLICE_X64Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[27]/Q
                         net (fo=1, routed)           0.103     0.244    u_jtag_top1/u_jtag_driver/recv_data[27]
    SLICE_X67Y134        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.564%)  route 0.104ns (42.436%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]/C
    SLICE_X31Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]/Q
                         net (fo=1, routed)           0.104     0.245    u_jtag_top0/u_jtag_driver/recv_data[39]
    SLICE_X28Y77         FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.077%)  route 0.118ns (47.923%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/C
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/Q
                         net (fo=1, routed)           0.118     0.246    u_jtag_top0/u_jtag_driver/recv_data[34]
    SLICE_X28Y77         FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/shift_reg_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top0/u_jtag_driver/dtm_req_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.839%)  route 0.107ns (43.161%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/shift_reg_reg[35]/C
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/shift_reg_reg[35]/Q
                         net (fo=2, routed)           0.107     0.248    u_jtag_top0/u_jtag_driver/shift_reg_reg_n_0_[35]
    SLICE_X31Y78         FDCE                                         r  u_jtag_top0/u_jtag_driver/dtm_req_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.379%)  route 0.121ns (48.621%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[24]/C
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[24]/Q
                         net (fo=1, routed)           0.121     0.249    u_jtag_top0/u_jtag_driver/recv_data[24]
    SLICE_X28Y76         FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.113%)  route 0.122ns (48.887%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[14]/C
    SLICE_X81Y133        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[14]/Q
                         net (fo=1, routed)           0.122     0.250    u_jtag_top1/u_jtag_driver/recv_data[14]
    SLICE_X84Y133        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/recv_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_driver/dm_resp_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y133        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[7]/C
    SLICE_X67Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    u_jtag_top1/u_jtag_driver/recv_data[7]
    SLICE_X67Y134        FDCE                                         r  u_jtag_top1/u_jtag_driver/dm_resp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/recv_data_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_driver/dm_resp_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[29]/C
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[29]/Q
                         net (fo=1, routed)           0.112     0.253    u_jtag_top0/u_jtag_driver/recv_data[29]
    SLICE_X28Y76         FDCE                                         r  u_jtag_top0/u_jtag_driver/dm_resp_data_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.249ns  (logic 4.220ns (41.171%)  route 6.029ns (58.829%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.643     5.447    gpio_0/clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  gpio_0/gpio_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.903 f  gpio_0/gpio_ctrl_reg[3]/Q
                         net (fo=7, routed)           2.493     8.396    gpio_0/Q[3]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.124     8.520 f  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.537    12.057    gpio_IOBUF[1]_inst/T
    K14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.640    15.696 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.696    gpio[1]
    K14                                                               r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 4.158ns (41.553%)  route 5.849ns (58.447%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.694     5.498    spi_0/clk_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  spi_0/spi_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     5.954 f  spi_0/spi_ctrl_reg[3]/Q
                         net (fo=3, routed)           2.162     8.116    spi_0/spi_ctrl_reg[3]_0
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     8.240 r  spi_0/spi_ss_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.687    11.927    spi_ss_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.578    15.506 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000    15.506    spi_ss
    T15                                                               r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.628ns  (logic 4.338ns (45.057%)  route 5.290ns (54.943%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.639     5.443    u_jtag_top0/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X45Y80         FDCE                                         r  u_jtag_top0/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.456     5.899 f  u_jtag_top0/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=5, routed)           0.689     6.588    u_jtag_top0/u_jtag_dm/dm_halt_req_reg_0
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.150     6.738 r  u_jtag_top0/u_jtag_dm/halted_ind_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.601    11.340    halted_ind_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.732    15.072 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000    15.072    halted_ind
    J18                                                               r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 4.110ns (44.978%)  route 5.027ns (55.022%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.712     5.516    gpio_0/clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  gpio_0/gpio_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.456     5.972 f  gpio_0/gpio_ctrl_reg[1]/Q
                         net (fo=7, routed)           1.417     7.390    gpio_0/Q[1]
    SLICE_X63Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.514 f  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.610    11.124    gpio_IOBUF[0]_inst/T
    H18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    14.654 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.654    gpio[0]
    H18                                                               r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.591ns  (logic 4.061ns (47.268%)  route 4.530ns (52.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.692     5.496    spi_0/clk_IBUF_BUFG
    SLICE_X28Y84         FDRE                                         r  spi_0/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  spi_0/spi_clk_reg/Q
                         net (fo=2, routed)           4.530    10.482    spi_clk_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.605    14.087 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    14.087    spi_clk
    T11                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 4.082ns (55.916%)  route 3.218ns (44.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.712     5.516    spi_0/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  spi_0/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456     5.972 r  spi_0/spi_mosi_reg/Q
                         net (fo=1, routed)           3.218     9.190    spi_mosi_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.626    12.816 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.816    spi_mosi
    U12                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.766ns  (logic 0.715ns (40.483%)  route 1.051ns (59.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.898     5.702    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y132        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDCE (Prop_fdce_C_Q)         0.419     6.121 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[3]/Q
                         net (fo=1, routed)           1.051     7.173    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[1]
    SLICE_X80Y132        LUT2 (Prop_lut2_I0_O)        0.296     7.469 r  u_jtag_top1/u_jtag_driver/rx/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000     7.469    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[3]
    SLICE_X80Y132        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.748ns  (logic 0.610ns (34.898%)  route 1.138ns (65.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.895     5.699    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDCE (Prop_fdce_C_Q)         0.456     6.155 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           1.138     7.293    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[28]
    SLICE_X67Y133        LUT2 (Prop_lut2_I0_O)        0.154     7.447 r  u_jtag_top1/u_jtag_driver/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     7.447    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[30]
    SLICE_X67Y133        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.739ns  (logic 0.718ns (41.289%)  route 1.021ns (58.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.896     5.700    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y131        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.419     6.119 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[15]/Q
                         net (fo=1, routed)           1.021     7.140    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[13]
    SLICE_X80Y131        LUT2 (Prop_lut2_I0_O)        0.299     7.439 r  u_jtag_top1/u_jtag_driver/rx/recv_data[15]_i_1/O
                         net (fo=1, routed)           0.000     7.439    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[15]
    SLICE_X80Y131        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_dm/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top1/u_jtag_driver/rx/recv_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.739ns  (logic 0.608ns (34.965%)  route 1.131ns (65.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.896     5.700    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X67Y131        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.456     6.156 r  u_jtag_top1/u_jtag_dm/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           1.131     7.287    u_jtag_top1/u_jtag_driver/rx/recv_data_reg[39]_0[2]
    SLICE_X80Y132        LUT2 (Prop_lut2_I0_O)        0.152     7.439 r  u_jtag_top1/u_jtag_driver/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     7.439    u_jtag_top1/u_jtag_driver/rx/recv_data0_in[4]
    SLICE_X80Y132        FDCE                                         r  u_jtag_top1/u_jtag_driver/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.560     1.526    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X27Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  u_jtag_top0/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.121     1.788    u_jtag_top0/u_jtag_driver/rx/req_d_reg_0
    SLICE_X26Y73         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.564     1.530    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[37]/Q
                         net (fo=1, routed)           0.139     1.810    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[35]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  u_jtag_top0/u_jtag_driver/rx/recv_data[37]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[37]
    SLICE_X31Y77         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.189ns (55.115%)  route 0.154ns (44.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.564     1.530    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X27Y79         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.154     1.825    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[24]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.048     1.873 r  u_jtag_top0/u_jtag_driver/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     1.873    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[26]
    SLICE_X28Y78         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.183ns (45.845%)  route 0.216ns (54.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.543     1.509    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.216     1.866    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[14]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.042     1.908 r  u_jtag_top0/u_jtag_driver/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.908    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[16]
    SLICE_X39Y73         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.799%)  route 0.203ns (52.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.567     1.533    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.203     1.877    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.922 r  u_jtag_top0/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     1.922    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X28Y78         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.190ns (48.805%)  route 0.199ns (51.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.567     1.533    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.199     1.873    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[28]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.049     1.922 r  u_jtag_top0/u_jtag_driver/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.922    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[30]
    SLICE_X29Y76         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.564     1.530    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.210     1.881    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[18]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.042     1.923 r  u_jtag_top0/u_jtag_driver/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.923    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[20]
    SLICE_X31Y77         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.190ns (48.280%)  route 0.204ns (51.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.568     1.534    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X29Y80         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.204     1.878    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[22]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.049     1.927 r  u_jtag_top0/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     1.927    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X29Y76         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.227ns (53.025%)  route 0.201ns (46.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.543     1.509    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.128     1.637 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[11]/Q
                         net (fo=1, routed)           0.201     1.838    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[9]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.099     1.937 r  u_jtag_top0/u_jtag_driver/rx/recv_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.937    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[11]
    SLICE_X39Y73         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_dm/tx/req_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top0/u_jtag_driver/rx/recv_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.226ns (52.658%)  route 0.203ns (47.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.543     1.509    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.128     1.637 r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[13]/Q
                         net (fo=1, routed)           0.203     1.840    u_jtag_top0/u_jtag_driver/rx/recv_data_reg[39]_0[11]
    SLICE_X37Y74         LUT2 (Prop_lut2_I0_O)        0.098     1.938 r  u_jtag_top0/u_jtag_driver/rx/recv_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.938    u_jtag_top0/u_jtag_driver/rx/recv_data0_in[13]
    SLICE_X37Y74         FDCE                                         r  u_jtag_top0/u_jtag_driver/rx/recv_data_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          8300 Endpoints
Min Delay          8300 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_clint/inst_addr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.389ns  (logic 1.652ns (5.819%)  route 26.737ns (94.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 r  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.958    28.389    u_tinyriscv0/u_clint/SR[0]
    SLICE_X37Y73         FDRE                                         r  u_tinyriscv0/u_clint/inst_addr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.464     4.988    u_tinyriscv0/u_clint/clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  u_tinyriscv0/u_clint/inst_addr_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv0/u_clint/inst_addr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.389ns  (logic 1.652ns (5.819%)  route 26.737ns (94.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 r  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.958    28.389    u_tinyriscv0/u_clint/SR[0]
    SLICE_X37Y73         FDRE                                         r  u_tinyriscv0/u_clint/inst_addr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.464     4.988    u_tinyriscv0/u_clint/clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  u_tinyriscv0/u_clint/inst_addr_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_dm/tx/req_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.107ns  (logic 1.652ns (5.878%)  route 26.455ns (94.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.676    28.107    u_jtag_top0/u_jtag_dm/tx/p_0_in0
    SLICE_X35Y75         FDCE                                         f  u_jtag_top0/u_jtag_dm/tx/req_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.463     4.987    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y75         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_dm/tx/req_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.107ns  (logic 1.652ns (5.878%)  route 26.455ns (94.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.676    28.107    u_jtag_top0/u_jtag_dm/tx/p_0_in0
    SLICE_X35Y75         FDCE                                         f  u_jtag_top0/u_jtag_dm/tx/req_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.463     4.987    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y75         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_dm/tx/req_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.107ns  (logic 1.652ns (5.878%)  route 26.455ns (94.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.676    28.107    u_jtag_top0/u_jtag_dm/tx/p_0_in0
    SLICE_X35Y75         FDCE                                         f  u_jtag_top0/u_jtag_dm/tx/req_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.463     4.987    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y75         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_dm/tx/req_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.107ns  (logic 1.652ns (5.878%)  route 26.455ns (94.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.676    28.107    u_jtag_top0/u_jtag_dm/tx/p_0_in0
    SLICE_X35Y75         FDCE                                         f  u_jtag_top0/u_jtag_dm/tx/req_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.463     4.987    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y75         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_dm/tx/req_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.107ns  (logic 1.652ns (5.878%)  route 26.455ns (94.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.676    28.107    u_jtag_top0/u_jtag_dm/tx/p_0_in0
    SLICE_X35Y75         FDCE                                         f  u_jtag_top0/u_jtag_dm/tx/req_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.463     4.987    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y75         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_dm/tx/req_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        28.107ns  (logic 1.652ns (5.878%)  route 26.455ns (94.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.676    28.107    u_jtag_top0/u_jtag_dm/tx/p_0_in0
    SLICE_X35Y75         FDCE                                         f  u_jtag_top0/u_jtag_dm/tx/req_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.463     4.987    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X35Y75         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/req_data_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        27.941ns  (logic 1.652ns (5.912%)  route 26.289ns (94.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.510    27.941    u_jtag_top0/u_jtag_dm/rx/p_0_in0
    SLICE_X35Y74         FDCE                                         f  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.463     4.987    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X35Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        27.941ns  (logic 1.652ns (5.912%)  route 26.289ns (94.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=553, routed)         7.779     9.307    u_tinyriscv0/u_csr_reg/rst_IBUF
    SLICE_X89Y140        LUT1 (Prop_lut1_I0_O)        0.124     9.431 f  u_tinyriscv0/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=2530, routed)       18.510    27.941    u_jtag_top0/u_jtag_dm/rx/p_0_in0
    SLICE_X35Y74         FDCE                                         f  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        1.463     4.987    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X35Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/rx/ack_reg/C
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.121     0.262    u_jtag_top0/u_jtag_dm/tx/ack
    SLICE_X27Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.827     2.041    u_jtag_top0/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X27Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.213ns (59.956%)  route 0.142ns (40.044%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[22]/C
    SLICE_X82Y131        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.142     0.306    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[22]
    SLICE_X81Y130        LUT2 (Prop_lut2_I0_O)        0.049     0.355 r  u_jtag_top1/u_jtag_dm/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.355    u_jtag_top1/u_jtag_dm/rx/recv_data[22]_i_1_n_0
    SLICE_X81Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.928     2.142    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X81Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[22]/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.320%)  route 0.227ns (61.680%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_reg/C
    SLICE_X27Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top0/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.227     0.368    u_jtag_top0/u_jtag_dm/rx/req
    SLICE_X31Y80         FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.834     2.048    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X31Y80         FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top0/u_jtag_driver/tx/req_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top0/u_jtag_dm/rx/recv_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.782%)  route 0.146ns (39.218%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDCE                         0.000     0.000 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[15]/C
    SLICE_X35Y72         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top0/u_jtag_driver/tx/req_data_reg[15]/Q
                         net (fo=1, routed)           0.146     0.274    u_jtag_top0/u_jtag_dm/rx/recv_data_reg[39]_2[15]
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.098     0.372 r  u_jtag_top0/u_jtag_dm/rx/recv_data[15]_i_1/O
                         net (fo=1, routed)           0.000     0.372    u_jtag_top0/u_jtag_dm/rx/recv_data[15]_i_1_n_0
    SLICE_X35Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.809     2.023    u_jtag_top0/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X35Y74         FDCE                                         r  u_jtag_top0/u_jtag_dm/rx/recv_data_reg[15]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.215ns (57.661%)  route 0.158ns (42.339%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[34]/C
    SLICE_X86Y130        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.158     0.322    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[34]
    SLICE_X84Y129        LUT2 (Prop_lut2_I0_O)        0.051     0.373 r  u_jtag_top1/u_jtag_dm/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     0.373    u_jtag_top1/u_jtag_dm/rx/recv_data[34]_i_1_n_0
    SLICE_X84Y129        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.927     2.141    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X84Y129        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[34]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.999%)  route 0.195ns (51.001%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[20]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.195     0.336    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[20]
    SLICE_X81Y130        LUT2 (Prop_lut2_I0_O)        0.046     0.382 r  u_jtag_top1/u_jtag_dm/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.382    u_jtag_top1/u_jtag_dm/rx/recv_data[20]_i_1_n_0
    SLICE_X81Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.928     2.142    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X81Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[20]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.629%)  route 0.196ns (51.371%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y130        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[4]/C
    SLICE_X87Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.196     0.337    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[4]
    SLICE_X84Y130        LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  u_jtag_top1/u_jtag_dm/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.382    u_jtag_top1/u_jtag_dm/rx/recv_data[4]_i_1_n_0
    SLICE_X84Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.928     2.142    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X84Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[4]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.246ns (62.901%)  route 0.145ns (37.099%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[7]/C
    SLICE_X82Y131        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[7]/Q
                         net (fo=1, routed)           0.145     0.293    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[7]
    SLICE_X81Y130        LUT2 (Prop_lut2_I0_O)        0.098     0.391 r  u_jtag_top1/u_jtag_dm/rx/recv_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.391    u_jtag_top1/u_jtag_dm/rx/recv_data[7]_i_1_n_0
    SLICE_X81Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.928     2.142    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X81Y130        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[7]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/tx/req_data_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/rx/recv_data_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.190ns (48.207%)  route 0.204ns (51.793%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[36]/C
    SLICE_X88Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/tx/req_data_reg[36]/Q
                         net (fo=1, routed)           0.204     0.345    u_jtag_top1/u_jtag_dm/rx/recv_data_reg[39]_1[36]
    SLICE_X85Y129        LUT2 (Prop_lut2_I0_O)        0.049     0.394 r  u_jtag_top1/u_jtag_dm/rx/recv_data[36]_i_1/O
                         net (fo=1, routed)           0.000     0.394    u_jtag_top1/u_jtag_dm/rx/recv_data[36]_i_1_n_0
    SLICE_X85Y129        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.927     2.141    u_jtag_top1/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X85Y129        FDCE                                         r  u_jtag_top1/u_jtag_dm/rx/recv_data_reg[36]/C

Slack:                    inf
  Source:                 u_jtag_top1/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top1/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.425%)  route 0.257ns (64.575%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y131        FDCE                         0.000     0.000 r  u_jtag_top1/u_jtag_driver/rx/ack_reg/C
    SLICE_X91Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top1/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.257     0.398    u_jtag_top1/u_jtag_dm/tx/ack
    SLICE_X86Y131        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=7332, routed)        0.930     2.144    u_jtag_top1/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X86Y131        FDCE                                         r  u_jtag_top1/u_jtag_dm/tx/ack_d_reg/C





