library verilog;
use verilog.vl_types.all;
entity v_addr_check is
    port(
        io_req_bits_vpn_27: in     vl_logic;
        io_req_bits_vpn_26: in     vl_logic;
        bad_va          : out    vl_logic
    );
end v_addr_check;
