$date
	Sun Aug 19 20:11:35 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_behav_test $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! soma $end
$var wire 1 & soma2 $end
$var wire 1 ' soma1 $end
$var wire 1 ( carry2 $end
$var wire 1 ) carry1 $end
$scope module u1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ) c $end
$var wire 1 ' s $end
$upscope $end
$scope module u2 $end
$var wire 1 % a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 & s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1&
1%
#20
1'
0%
1$
#30
1"
0!
0&
1(
1%
#40
0"
1!
1&
0(
0%
0$
1#
#50
1"
0!
0&
1(
1%
#60
0(
0'
1)
0%
1$
#70
1!
1&
1%
#80
