Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 17 15:50:47 2024
| Host         : AsusROG-Enrique running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  263         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (133)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (133)
---------------------------------
 There are 133 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.653        0.000                      0                21533        0.071        0.000                      0                21533        0.948        0.000                       0                 14536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.653        0.000                      0                21533        0.071        0.000                      0                21533        0.948        0.000                       0                 14536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[338]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.266ns (7.942%)  route 3.083ns (92.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y58         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[338]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[338]/Q
                         net (fo=131, routed)         3.083     3.843    bd_0_i/hls_inst/inst/temp2_U/Q[4]
    SLICE_X20Y76         LUT5 (Prop_lut5_I1_O)        0.043     3.886 r  bd_0_i/hls_inst/inst/temp2_U/din1_buf1[12]_i_1__1/O
                         net (fo=1, routed)           0.000     3.886    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[12]_0
    SLICE_X20Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/ap_clk
    SLICE_X20Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[12]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X20Y76         FDRE (Setup_fdre_C_D)        0.064     4.539    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 1.371ns (41.526%)  route 1.931ns (58.474%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X18Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.923     2.719    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[53]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.043     2.762 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__24/O
                         net (fo=1, routed)           0.000     2.762    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.029 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.029    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.082 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.082    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.135 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.135    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.188 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.241 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.294 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.294    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.347 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.347    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.400 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.400    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.453 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.453    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.506 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     3.514    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.567 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.567    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.620 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.620    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.673 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.839 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.839    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X24Y28         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X24Y28         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X24Y28         FDRE (Setup_fdre_C_D)        0.049     4.524    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -3.839    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 1.371ns (41.714%)  route 1.916ns (58.286%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.915     2.711    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[53]
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.043     2.754 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     2.754    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.021 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.074 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.074    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.127 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.180 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.180    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.233 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.233    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.286 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.286    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.339 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.392 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.392    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.445 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.445    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.498 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.498    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.551 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.552    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.605 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.605    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.658 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.658    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.824 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.824    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X41Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X41Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.049     4.524    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.261ns (38.697%)  route 1.998ns (61.303%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X34Y25         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.998     2.758    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[53]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.043     2.801 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__31/O
                         net (fo=1, routed)           0.000     2.801    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/a_xor_b_sub_0[3]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.994 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.994    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.047 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.047    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.100 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.153 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.153    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.206 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.206    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.259 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.259    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.312 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.312    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.365 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.365    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.418 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.471 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.471    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.524 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.577 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.577    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.630 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_10
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.796 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.796    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X39Y23         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X39Y23         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)        0.049     4.524    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.335ns (40.634%)  route 1.950ns (59.366%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X47Y50         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.950     2.710    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[53]
    SLICE_X46Y36         LUT3 (Prop_lut3_I0_O)        0.043     2.753 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     2.753    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.009 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.009    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.063 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.063    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.117 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.171 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.171    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.225 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.279 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.333 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.333    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.387 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.387    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.441 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.441    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.495 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.495    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.549 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.549    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.603 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.603    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.657 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.657    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_10
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.822 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.822    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X46Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X46Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X46Y49         FDRE (Setup_fdre_C_D)        0.076     4.551    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          4.551    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.318ns (40.572%)  route 1.931ns (59.428%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X18Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.923     2.719    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[53]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.043     2.762 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__24/O
                         net (fo=1, routed)           0.000     2.762    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.029 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.029    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.082 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.082    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.135 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.135    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.188 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.241 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.294 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.294    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.347 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.347    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.400 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.400    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.453 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.453    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.506 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     3.514    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.567 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.567    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.620 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.620    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.786 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.786    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[49]
    SLICE_X24Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X24Y27         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X24Y27         FDRE (Setup_fdre_C_D)        0.049     4.524    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.316ns (40.536%)  route 1.931ns (59.464%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X18Y29         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.923     2.719    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[53]
    SLICE_X24Y15         LUT3 (Prop_lut3_I0_O)        0.043     2.762 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__24/O
                         net (fo=1, routed)           0.000     2.762    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.029 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.029    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.082 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.082    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.135 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.135    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.188 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.241 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.294 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.294    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.347 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.347    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.400 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.400    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.453 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.453    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.506 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     3.514    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.567 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.567    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.620 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.620    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.673 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.673    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_10
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.784 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.784    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[52]
    SLICE_X24Y28         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X24Y28         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X24Y28         FDRE (Setup_fdre_C_D)        0.049     4.524    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[338]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.266ns (8.243%)  route 2.961ns (91.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y58         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[338]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[338]/Q
                         net (fo=131, routed)         2.961     3.721    bd_0_i/hls_inst/inst/temp2_U/Q[4]
    SLICE_X21Y76         LUT5 (Prop_lut5_I1_O)        0.043     3.764 r  bd_0_i/hls_inst/inst/temp2_U/din1_buf1[8]_i_1__1/O
                         net (fo=1, routed)           0.000     3.764    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[8]_0
    SLICE_X21Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/ap_clk
    SLICE_X21Y76         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[8]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X21Y76         FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -3.764    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 1.318ns (40.759%)  route 1.916ns (59.241%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.915     2.711    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[53]
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.043     2.754 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     2.754    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.021 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.074 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.074    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.127 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.180 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.180    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.233 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.233    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.286 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.286    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.339 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.392 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.392    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.445 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.445    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.498 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.498    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.551 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.552    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.605 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.605    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.771 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.771    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[49]
    SLICE_X41Y51         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X41Y51         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.049     4.524    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.316ns (40.722%)  route 1.916ns (59.278%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.915     2.711    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q[53]
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.043     2.754 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     2.754    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.021 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.074 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.074    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.127 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.180 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.180    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.233 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.233    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.286 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.286    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.339 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.339    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.392 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.392    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.445 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.445    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.498 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.498    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.551 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.552    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.605 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.605    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.658 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.658    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_10
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.769 r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.769    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[52]
    SLICE_X41Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     4.510    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X41Y52         FDRE                                         r  bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.049     4.524    bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U7/extendedKalmanFilter_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/div_reg_2476_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_56_56/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.059%)  route 0.100ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_2476_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/div_reg_2476_reg[56]/Q
                         net (fo=2, routed)           0.100     0.466    bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_56_56/D
    SLICE_X38Y66         RAMD32                                       r  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_56_56/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_56_56/WCLK
    SLICE_X38Y66         RAMD32                                       r  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_56_56/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.395    bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_56_56/SP
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_31_reg_558_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y59         FDRE                                         r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[19]/Q
                         net (fo=2, routed)           0.103     0.470    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_19_19/D
    SLICE_X40Y60         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_19_19/WCLK
    SLICE_X40Y60         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_19_19/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X40Y60         RAMS32 (Hold_rams32_CLK_I)
                                                      0.115     0.395    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_19_19/SP
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_31_reg_558_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_37_37/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[37]/Q
                         net (fo=2, routed)           0.103     0.470    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_37_37/D
    SLICE_X40Y63         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_37_37/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_37_37/WCLK
    SLICE_X40Y63         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_37_37/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X40Y63         RAMS32 (Hold_rams32_CLK_I)
                                                      0.115     0.395    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_37_37/SP
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_31_reg_558_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_48_48/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[48]/Q
                         net (fo=2, routed)           0.103     0.470    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_48_48/D
    SLICE_X40Y69         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_48_48/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_48_48/WCLK
    SLICE_X40Y69         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_48_48/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X40Y69         RAMS32 (Hold_rams32_CLK_I)
                                                      0.115     0.395    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_48_48/SP
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_31_reg_558_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[0]/Q
                         net (fo=2, routed)           0.101     0.467    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_0_0/D
    SLICE_X38Y60         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_0_0/WCLK
    SLICE_X38Y60         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y60         RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     0.390    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/div_reg_2476_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_45_45/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.439%)  route 0.106ns (51.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y56         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_2476_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/div_reg_2476_reg[45]/Q
                         net (fo=2, routed)           0.106     0.473    bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_45_45/D
    SLICE_X38Y56         RAMD32                                       r  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_45_45/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_45_45/WCLK
    SLICE_X38Y56         RAMD32                                       r  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_45_45/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.395    bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_45_45/SP
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_32_reg_627_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp1_U/ram_reg_0_7_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y58         FDRE                                         r  bd_0_i/hls_inst/inst/empty_32_reg_627_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/empty_32_reg_627_reg[19]/Q
                         net (fo=2, routed)           0.106     0.473    bd_0_i/hls_inst/inst/temp1_U/ram_reg_0_7_19_19/D
    SLICE_X42Y58         RAMS32                                       r  bd_0_i/hls_inst/inst/temp1_U/ram_reg_0_7_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/temp1_U/ram_reg_0_7_19_19/WCLK
    SLICE_X42Y58         RAMS32                                       r  bd_0_i/hls_inst/inst/temp1_U/ram_reg_0_7_19_19/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X42Y58         RAMS32 (Hold_rams32_CLK_I)
                                                      0.115     0.395    bd_0_i/hls_inst/inst/temp1_U/ram_reg_0_7_19_19/SP
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_31_reg_558_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[17]/Q
                         net (fo=2, routed)           0.102     0.469    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_17_17/D
    SLICE_X40Y60         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_17_17/WCLK
    SLICE_X40Y60         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_17_17/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X40Y60         RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     0.390    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_17_17/SP
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X41Y79         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.095     0.461    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q
    SLICE_X40Y78         SRL16E                                       r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X40Y78         SRL16E                                       r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X40Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.382    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/empty_31_reg_558_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_57_57/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y71         FDRE                                         r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/empty_31_reg_558_reg[57]/Q
                         net (fo=2, routed)           0.103     0.470    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_57_57/D
    SLICE_X42Y70         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_57_57/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.280     0.280    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_57_57/WCLK
    SLICE_X42Y70         RAMS32                                       r  bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_57_57/SP/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X42Y70         RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     0.390    bd_0_i/hls_inst/inst/temp_U/ram_reg_0_7_57_57/SP
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.000       0.948      DSP48_X1Y22   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.000       0.948      DSP48_X2Y21   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U6/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y14  bd_0_i/hls_inst/inst/P_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y14  bd_0_i/hls_inst/inst/P_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y15  bd_0_i/hls_inst/inst/temp2_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y15  bd_0_i/hls_inst/inst/temp2_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y13  bd_0_i/hls_inst/inst/tempP_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB36_X1Y13  bd_0_i/hls_inst/inst/tempP_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         4.000       2.181      DSP48_X1Y24   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         4.000       2.181      DSP48_X1Y27   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X38Y50  bd_0_i/hls_inst/inst/K_U/ram_reg_0_7_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.124ns  (logic 0.050ns (4.448%)  route 1.074ns (95.552%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X25Y55         LUT2 (Prop_lut2_I1_O)        0.050     0.587 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.124    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.030ns (5.332%)  route 0.533ns (94.668%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X25Y55         LUT2 (Prop_lut2_I1_O)        0.030     0.296 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.266     0.563    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.543ns  (logic 0.277ns (17.947%)  route 1.266ns (82.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y56         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=10, routed)          0.729     1.489    bd_0_i/hls_inst/inst/ap_CS_fsm_state49
    SLICE_X27Y55         LUT4 (Prop_lut4_I3_O)        0.054     1.543 r  bd_0_i/hls_inst/inst/output_predict_data_1_ap_vld_INST_0/O
                         net (fo=3, unset)            0.537     2.080    output_predict_data_0_ap_vld
                                                                      r  output_predict_data_0_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.543ns  (logic 0.277ns (17.947%)  route 1.266ns (82.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y56         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=10, routed)          0.729     1.489    bd_0_i/hls_inst/inst/ap_CS_fsm_state49
    SLICE_X27Y55         LUT4 (Prop_lut4_I3_O)        0.054     1.543 r  bd_0_i/hls_inst/inst/output_predict_data_1_ap_vld_INST_0/O
                         net (fo=3, unset)            0.537     2.080    output_predict_data_1_ap_vld
                                                                      r  output_predict_data_1_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_9_fu_214_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 0.277ns (18.804%)  route 1.196ns (81.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y52         FDRE                                         r  bd_0_i/hls_inst/inst/i_9_fu_214_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/i_9_fu_214_reg[2]/Q
                         net (fo=6, routed)           0.659     1.419    bd_0_i/hls_inst/inst/i_9_fu_214_reg_n_10_[2]
    SLICE_X24Y53         LUT4 (Prop_lut4_I2_O)        0.054     1.473 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.537     2.010    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_9_fu_214_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 0.277ns (18.804%)  route 1.196ns (81.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y52         FDRE                                         r  bd_0_i/hls_inst/inst/i_9_fu_214_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/i_9_fu_214_reg[2]/Q
                         net (fo=6, routed)           0.659     1.419    bd_0_i/hls_inst/inst/i_9_fu_214_reg_n_10_[2]
    SLICE_X24Y53         LUT4 (Prop_lut4_I2_O)        0.054     1.473 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.537     2.010    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.431ns  (logic 0.340ns (23.763%)  route 1.091ns (76.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y52         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDSE (Prop_fdse_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=135, routed)         0.554     1.295    bd_0_i/hls_inst/inst/ap_CS_fsm_state1
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.136     1.431 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.968    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_752_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y66         FDRE                                         r  bd_0_i/hls_inst/inst/reg_752_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/reg_752_reg[13]/Q
                         net (fo=4, unset)            0.537     1.333    output_predict_data_1[13]
                                                                      r  output_predict_data_1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_752_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y67         FDRE                                         r  bd_0_i/hls_inst/inst/reg_752_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/reg_752_reg[16]/Q
                         net (fo=4, unset)            0.537     1.333    output_predict_data_1[16]
                                                                      r  output_predict_data_1[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_752_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y66         FDRE                                         r  bd_0_i/hls_inst/inst/reg_752_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/reg_752_reg[28]/Q
                         net (fo=4, unset)            0.537     1.333    output_predict_data_1[28]
                                                                      r  output_predict_data_1[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_752_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y66         FDRE                                         r  bd_0_i/hls_inst/inst/reg_752_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/reg_752_reg[32]/Q
                         net (fo=4, unset)            0.537     1.333    output_predict_data_1[32]
                                                                      r  output_predict_data_1[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_752_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_1[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y67         FDRE                                         r  bd_0_i/hls_inst/inst/reg_752_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/reg_752_reg[38]/Q
                         net (fo=4, unset)            0.537     1.333    output_predict_data_1[38]
                                                                      r  output_predict_data_1[38] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y73         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[35]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[35]
                                                                      r  output_predict_data_0[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y70         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[36]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[36]
                                                                      r  output_predict_data_0[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[38]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[38]
                                                                      r  output_predict_data_0[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y69         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[40]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[40]
                                                                      r  output_predict_data_0[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y70         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[46]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[46]
                                                                      r  output_predict_data_0[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y73         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[47]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[47]
                                                                      r  output_predict_data_0[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[48]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[48]
                                                                      r  output_predict_data_0[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y74         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[49]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[49]
                                                                      r  output_predict_data_0[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[4]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[4]
                                                                      r  output_predict_data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_744_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            output_predict_data_0[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.091ns (25.469%)  route 0.266ns (74.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y73         FDRE                                         r  bd_0_i/hls_inst/inst/reg_744_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/reg_744_reg[50]/Q
                         net (fo=5, unset)            0.266     0.624    output_predict_data_0[50]
                                                                      r  output_predict_data_0[50] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           735 Endpoints
Min Delay           735 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.049ns (4.665%)  route 1.001ns (95.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.049     0.586 r  bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.464     1.050    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X27Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y49         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.967ns  (logic 0.043ns (4.446%)  route 0.924ns (95.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X25Y52         LUT6 (Prop_lut6_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.387     0.967    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X25Y52         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y52         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_126_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.043ns (7.414%)  route 0.537ns (92.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/i_fu_126[0]_i_1/O
                         net (fo=1, routed)           0.000     0.580    bd_0_i/hls_inst/inst/i_fu_126[0]_i_1_n_10
    SLICE_X25Y55         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_126_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y55         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_126_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_126_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.043ns (7.414%)  route 0.537ns (92.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/i_fu_126[1]_i_1/O
                         net (fo=1, routed)           0.000     0.580    bd_0_i/hls_inst/inst/i_fu_126[1]_i_1_n_10
    SLICE_X25Y55         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_126_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y55         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_126_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/i_fu_126_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.043ns (7.414%)  route 0.537ns (92.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X25Y55         LUT5 (Prop_lut5_I4_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/i_fu_126[2]_i_1/O
                         net (fo=1, routed)           0.000     0.580    bd_0_i/hls_inst/inst/i_fu_126[2]_i_1_n_10
    SLICE_X25Y55         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_126_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y55         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_126_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=353, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X25Y52         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y52         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=353, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[100]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=353, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[101]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=353, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[102]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.537ns  (logic 0.000ns (0.000%)  route 0.537ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=353, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y47         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[103]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[0]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[10]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[11]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[12]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[13]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[14]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[15]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[16]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[17]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[18]
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14535, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_15_max_dsp_1_U5/extendedKalmanFilter_dmul_64ns_64ns_64_15_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK





