if {![file exists "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/slice_sim/slice_sim.mpf"]} { 
	project new "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/slice_sim" slice_sim
	project addfile "../wb_resync.v"
	project addfile "../syscon.v"
	project addfile "../wb_spi.v"
	project addfile "../wb_arbiter.v"
	project addfile "../wb_writebuffer.v"
	project addfile "../spi_sbus.v"
	project addfile "../ts7500_top.v"
	project addfile "../tagmem.v"
	project addfile "../pll2.v"
	project addfile "../pll.v"
	project addfile "../coefficient_blockram.v"
	project addfile "../coefficient_memwindow.v"
	project addfile "../logging_bram.v"
	project addfile "../logging_memwindow.v"
	project addfile "../adc_buffer.v"
	project addfile "../biquad_filter_32bit.v"
	project addfile "../wb_biquad_interface_128.v"
	project addfile "../sigma_delta_buffer_filter.v"
	project addfile "../spi_module.v"
	project addfile "../pga_control.v"
	project addfile "../lattice_ram_24bit_16word.v"
	project addfile "../lattice_ram_36bit_512.v"
	project addfile "../slice_sim.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog -work work "../wb_resync.v"
	vlog -work work "../syscon.v"
	vlog -work work "../wb_spi.v"
	vlog -work work "../wb_arbiter.v"
	vlog -work work "../wb_writebuffer.v"
	vlog -work work "../spi_sbus.v"
	vlog -work work "../ts7500_top.v"
	vlog -work work "../tagmem.v"
	vlog -work work "../pll2.v"
	vlog -work work "../pll.v"
	vlog -work work "../coefficient_blockram.v"
	vlog -work work "../coefficient_memwindow.v"
	vlog -work work "../logging_bram.v"
	vlog -work work "../logging_memwindow.v"
	vlog -work work "../adc_buffer.v"
	vlog -work work "../biquad_filter_32bit.v"
	vlog -work work "../wb_biquad_interface_128.v"
	vlog -work work "../sigma_delta_buffer_filter.v"
	vlog -work work "../spi_module.v"
	vlog -work work "../pga_control.v"
	vlog -work work "../lattice_ram_24bit_16word.v"
	vlog -work work "../lattice_ram_36bit_512.v"
	vlog -work work "../slice_sim.v"
} else {
	project open "/usr7/research/dkouba/project_development/verilog/controlsystem/ts7500/opencore/slice_sim/slice_sim"
}
vsim -version
