// Seed: 2557269754
module module_0;
  assign id_1 = 1;
  wire id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_9 = 1;
  module_0 modCall_1 ();
  assign id_6 = 1'b0;
  wire id_10;
  wire id_11, id_12;
  always begin : LABEL_0
    @(posedge 1'b0, $display(id_10), posedge id_2) id_3 = id_2;
  end
endmodule
